vendor_name = ModelSim
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/Packet_Display.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/SoCKit_top.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/lab3.qip
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/lab3.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_irq_mapper.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, lab3/synthesis/submodules/VGA_LED.sv
source_file = 1, lab3/synthesis/submodules/VGA_LED_Emulator.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_master_0.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_master_0_timing_adt.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_jtag_dc_streaming.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_jtag_sld_node.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_jtag_streaming.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_pli_streaming.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_idle_remover.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_hps_0.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_hps_0_hps_io.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/Fifo.qip
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/Fifo.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3/synthesis/submodules/Chain2.cdf
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/lab3.sdc
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/megamux.qip
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/megamux.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/Scheduler.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/RAM.qip
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/RAM.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/Buffer.sv
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/db/SoCKit_Top.cbx.xml
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/db/ddio_out_uqe.tdf
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/VGA_LED.sv
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/db/scfifo_0i91.tdf
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/db/a_dpfifo_7o91.tdf
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/db/a_fefifo_h4f.tdf
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/db/cntr_rg7.tdf
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/db/dpram_0671.tdf
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/db/altsyncram_u6q1.tdf
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/db/cntr_fgb.tdf
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/db/mux_3kc.tdf
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/db/altsyncram_ms02.tdf
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/db/decode_5la.tdf
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/db/mux_lfb.tdf
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, /opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, /home/user3/spring16/aj2672/lab3-qsys/db/altsyncram_g0n1.tdf
design_name = SoCKit_Top
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_spim0_inst_MOSI[0]~output , u0|hps_0|hps_io|border|hps_io_spim0_inst_MOSI[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_spim1_inst_MOSI[0]~output , u0|hps_0|hps_io|border|hps_io_spim1_inst_MOSI[0]~output, SoCKit_Top, 1
instance = comp, \AUD_DACDAT~output , AUD_DACDAT~output, SoCKit_Top, 1
instance = comp, \AUD_I2C_SCLK~output , AUD_I2C_SCLK~output, SoCKit_Top, 1
instance = comp, \AUD_MUTE~output , AUD_MUTE~output, SoCKit_Top, 1
instance = comp, \AUD_XCK~output , AUD_XCK~output, SoCKit_Top, 1
instance = comp, \FAN_CTRL~output , FAN_CTRL~output, SoCKit_Top, 1
instance = comp, \HSMC_CLKOUT_n[1]~output , HSMC_CLKOUT_n[1]~output, SoCKit_Top, 1
instance = comp, \HSMC_CLKOUT_n[2]~output , HSMC_CLKOUT_n[2]~output, SoCKit_Top, 1
instance = comp, \HSMC_CLKOUT_p[1]~output , HSMC_CLKOUT_p[1]~output, SoCKit_Top, 1
instance = comp, \HSMC_CLKOUT_p[2]~output , HSMC_CLKOUT_p[2]~output, SoCKit_Top, 1
instance = comp, \HSMC_CLK_OUT0~output , HSMC_CLK_OUT0~output, SoCKit_Top, 1
instance = comp, \HSMC_SCL~output , HSMC_SCL~output, SoCKit_Top, 1
instance = comp, \LED[0]~output , LED[0]~output, SoCKit_Top, 1
instance = comp, \LED[1]~output , LED[1]~output, SoCKit_Top, 1
instance = comp, \LED[2]~output , LED[2]~output, SoCKit_Top, 1
instance = comp, \LED[3]~output , LED[3]~output, SoCKit_Top, 1
instance = comp, \TEMP_CS_n~output , TEMP_CS_n~output, SoCKit_Top, 1
instance = comp, \TEMP_DIN~output , TEMP_DIN~output, SoCKit_Top, 1
instance = comp, \TEMP_SCLK~output , TEMP_SCLK~output, SoCKit_Top, 1
instance = comp, \USB_EMPTY~output , USB_EMPTY~output, SoCKit_Top, 1
instance = comp, \USB_FULL~output , USB_FULL~output, SoCKit_Top, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, SoCKit_Top, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, SoCKit_Top, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, SoCKit_Top, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, SoCKit_Top, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, SoCKit_Top, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, SoCKit_Top, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, SoCKit_Top, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, SoCKit_Top, 1
instance = comp, \VGA_BLANK_n~output , VGA_BLANK_n~output, SoCKit_Top, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, SoCKit_Top, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, SoCKit_Top, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, SoCKit_Top, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, SoCKit_Top, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, SoCKit_Top, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, SoCKit_Top, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, SoCKit_Top, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, SoCKit_Top, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, SoCKit_Top, 1
instance = comp, \VGA_HS~output , VGA_HS~output, SoCKit_Top, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, SoCKit_Top, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, SoCKit_Top, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, SoCKit_Top, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, SoCKit_Top, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, SoCKit_Top, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, SoCKit_Top, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, SoCKit_Top, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, SoCKit_Top, 1
instance = comp, \VGA_SYNC_n~output , VGA_SYNC_n~output, SoCKit_Top, 1
instance = comp, \VGA_VS~output , VGA_VS~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[0]~output , memory_mem_a[0]~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[1]~output , memory_mem_a[1]~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[2]~output , memory_mem_a[2]~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[3]~output , memory_mem_a[3]~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[4]~output , memory_mem_a[4]~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[5]~output , memory_mem_a[5]~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[6]~output , memory_mem_a[6]~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[7]~output , memory_mem_a[7]~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[8]~output , memory_mem_a[8]~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[9]~output , memory_mem_a[9]~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[10]~output , memory_mem_a[10]~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[11]~output , memory_mem_a[11]~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[12]~output , memory_mem_a[12]~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[13]~output , memory_mem_a[13]~output, SoCKit_Top, 1
instance = comp, \memory_mem_a[14]~output , memory_mem_a[14]~output, SoCKit_Top, 1
instance = comp, \memory_mem_ba[0]~output , memory_mem_ba[0]~output, SoCKit_Top, 1
instance = comp, \memory_mem_ba[1]~output , memory_mem_ba[1]~output, SoCKit_Top, 1
instance = comp, \memory_mem_ba[2]~output , memory_mem_ba[2]~output, SoCKit_Top, 1
instance = comp, \memory_mem_cke~output , memory_mem_cke~output, SoCKit_Top, 1
instance = comp, \memory_mem_cs_n~output , memory_mem_cs_n~output, SoCKit_Top, 1
instance = comp, \memory_mem_ras_n~output , memory_mem_ras_n~output, SoCKit_Top, 1
instance = comp, \memory_mem_cas_n~output , memory_mem_cas_n~output, SoCKit_Top, 1
instance = comp, \memory_mem_we_n~output , memory_mem_we_n~output, SoCKit_Top, 1
instance = comp, \memory_mem_reset_n~output , memory_mem_reset_n~output, SoCKit_Top, 1
instance = comp, \memory_mem_odt~output , memory_mem_odt~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_emac1_inst_TX_CLK~output , hps_io_hps_io_emac1_inst_TX_CLK~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_emac1_inst_TXD0~output , hps_io_hps_io_emac1_inst_TXD0~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_emac1_inst_TXD1~output , hps_io_hps_io_emac1_inst_TXD1~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_emac1_inst_TXD2~output , hps_io_hps_io_emac1_inst_TXD2~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_emac1_inst_TXD3~output , hps_io_hps_io_emac1_inst_TXD3~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_emac1_inst_MDC~output , hps_io_hps_io_emac1_inst_MDC~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_emac1_inst_TX_CTL~output , hps_io_hps_io_emac1_inst_TX_CTL~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_qspi_inst_SS0~output , hps_io_hps_io_qspi_inst_SS0~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_qspi_inst_CLK~output , hps_io_hps_io_qspi_inst_CLK~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_sdio_inst_CLK~output , hps_io_hps_io_sdio_inst_CLK~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_usb1_inst_STP~output , hps_io_hps_io_usb1_inst_STP~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_spim0_inst_CLK~output , hps_io_hps_io_spim0_inst_CLK~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_spim0_inst_SS0~output , hps_io_hps_io_spim0_inst_SS0~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_spim1_inst_CLK~output , hps_io_hps_io_spim1_inst_CLK~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_spim1_inst_SS0~output , hps_io_hps_io_spim1_inst_SS0~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_uart0_inst_TX~output , hps_io_hps_io_uart0_inst_TX~output, SoCKit_Top, 1
instance = comp, \AUD_ADCLRCK~output , AUD_ADCLRCK~output, SoCKit_Top, 1
instance = comp, \AUD_BCLK~output , AUD_BCLK~output, SoCKit_Top, 1
instance = comp, \AUD_DACLRCK~output , AUD_DACLRCK~output, SoCKit_Top, 1
instance = comp, \AUD_I2C_SDAT~output , AUD_I2C_SDAT~output, SoCKit_Top, 1
instance = comp, \HSMC_D[0]~output , HSMC_D[0]~output, SoCKit_Top, 1
instance = comp, \HSMC_D[1]~output , HSMC_D[1]~output, SoCKit_Top, 1
instance = comp, \HSMC_D[2]~output , HSMC_D[2]~output, SoCKit_Top, 1
instance = comp, \HSMC_D[3]~output , HSMC_D[3]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[0]~output , HSMC_RX_n[0]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[1]~output , HSMC_RX_n[1]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[2]~output , HSMC_RX_n[2]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[3]~output , HSMC_RX_n[3]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[4]~output , HSMC_RX_n[4]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[5]~output , HSMC_RX_n[5]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[6]~output , HSMC_RX_n[6]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[7]~output , HSMC_RX_n[7]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[8]~output , HSMC_RX_n[8]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[9]~output , HSMC_RX_n[9]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[10]~output , HSMC_RX_n[10]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[11]~output , HSMC_RX_n[11]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[12]~output , HSMC_RX_n[12]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[13]~output , HSMC_RX_n[13]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[14]~output , HSMC_RX_n[14]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[15]~output , HSMC_RX_n[15]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[16]~output , HSMC_RX_n[16]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[0]~output , HSMC_RX_p[0]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[1]~output , HSMC_RX_p[1]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[2]~output , HSMC_RX_p[2]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[3]~output , HSMC_RX_p[3]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[4]~output , HSMC_RX_p[4]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[5]~output , HSMC_RX_p[5]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[6]~output , HSMC_RX_p[6]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[7]~output , HSMC_RX_p[7]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[8]~output , HSMC_RX_p[8]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[9]~output , HSMC_RX_p[9]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[10]~output , HSMC_RX_p[10]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[11]~output , HSMC_RX_p[11]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[12]~output , HSMC_RX_p[12]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[13]~output , HSMC_RX_p[13]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[14]~output , HSMC_RX_p[14]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[15]~output , HSMC_RX_p[15]~output, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[16]~output , HSMC_RX_p[16]~output, SoCKit_Top, 1
instance = comp, \HSMC_SDA~output , HSMC_SDA~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[0]~output , HSMC_TX_n[0]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[1]~output , HSMC_TX_n[1]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[2]~output , HSMC_TX_n[2]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[3]~output , HSMC_TX_n[3]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[4]~output , HSMC_TX_n[4]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[5]~output , HSMC_TX_n[5]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[6]~output , HSMC_TX_n[6]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[7]~output , HSMC_TX_n[7]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[8]~output , HSMC_TX_n[8]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[9]~output , HSMC_TX_n[9]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[10]~output , HSMC_TX_n[10]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[11]~output , HSMC_TX_n[11]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[12]~output , HSMC_TX_n[12]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[13]~output , HSMC_TX_n[13]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[14]~output , HSMC_TX_n[14]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[15]~output , HSMC_TX_n[15]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[16]~output , HSMC_TX_n[16]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[0]~output , HSMC_TX_p[0]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[1]~output , HSMC_TX_p[1]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[2]~output , HSMC_TX_p[2]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[3]~output , HSMC_TX_p[3]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[4]~output , HSMC_TX_p[4]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[5]~output , HSMC_TX_p[5]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[6]~output , HSMC_TX_p[6]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[7]~output , HSMC_TX_p[7]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[8]~output , HSMC_TX_p[8]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[9]~output , HSMC_TX_p[9]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[10]~output , HSMC_TX_p[10]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[11]~output , HSMC_TX_p[11]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[12]~output , HSMC_TX_p[12]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[13]~output , HSMC_TX_p[13]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[14]~output , HSMC_TX_p[14]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[15]~output , HSMC_TX_p[15]~output, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[16]~output , HSMC_TX_p[16]~output, SoCKit_Top, 1
instance = comp, \SI5338_SCL~output , SI5338_SCL~output, SoCKit_Top, 1
instance = comp, \SI5338_SDA~output , SI5338_SDA~output, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[0]~output , USB_B2_DATA[0]~output, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[1]~output , USB_B2_DATA[1]~output, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[2]~output , USB_B2_DATA[2]~output, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[3]~output , USB_B2_DATA[3]~output, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[4]~output , USB_B2_DATA[4]~output, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[5]~output , USB_B2_DATA[5]~output, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[6]~output , USB_B2_DATA[6]~output, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[7]~output , USB_B2_DATA[7]~output, SoCKit_Top, 1
instance = comp, \USB_SCL~output , USB_SCL~output, SoCKit_Top, 1
instance = comp, \USB_SDA~output , USB_SDA~output, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_gpio_inst_GPIO00~output , hps_io_hps_io_gpio_inst_GPIO00~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output , u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~output , u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~output , u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~output, SoCKit_Top, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll , u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m , u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst , u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, SoCKit_Top, 1
instance = comp, \memory_oct_rzqin~input , memory_oct_rzqin~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0 , u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, SoCKit_Top, 1
instance = comp, \memory_mem_dm[2]~_s2p_logic_blk , memory_mem_dm[2]~_s2p_logic_blk, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, SoCKit_Top, 1
instance = comp, \memory_mem_dm[0]~_s2p_logic_blk , memory_mem_dm[0]~_s2p_logic_blk, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_spim0_inst_MISO~input , hps_io_hps_io_spim0_inst_MISO~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|spim0_inst , u0|hps_0|hps_io|border|spim0_inst, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_spim1_inst_MISO~input , hps_io_hps_io_spim1_inst_MISO~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|spim1_inst , u0|hps_0|hps_io|border|spim1_inst, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_emac1_inst_RX_CLK~input , hps_io_hps_io_emac1_inst_RX_CLK~input, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_emac1_inst_RX_CTL~input , hps_io_hps_io_emac1_inst_RX_CTL~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input , u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_emac1_inst_RXD0~input , hps_io_hps_io_emac1_inst_RXD0~input, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_emac1_inst_RXD1~input , hps_io_hps_io_emac1_inst_RXD1~input, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_emac1_inst_RXD2~input , hps_io_hps_io_emac1_inst_RXD2~input, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_emac1_inst_RXD3~input , hps_io_hps_io_emac1_inst_RXD3~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|emac1_inst , u0|hps_0|hps_io|border|emac1_inst, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|qspi_inst , u0|hps_0|hps_io|border|qspi_inst, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|sdio_inst , u0|hps_0|hps_io|border|sdio_inst, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_usb1_inst_CLK~input , hps_io_hps_io_usb1_inst_CLK~input, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_usb1_inst_DIR~input , hps_io_hps_io_usb1_inst_DIR~input, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_usb1_inst_NXT~input , hps_io_hps_io_usb1_inst_NXT~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|usb1_inst , u0|hps_0|hps_io|border|usb1_inst, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input , u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input , u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|i2c1_inst , u0|hps_0|hps_io|border|i2c1_inst, SoCKit_Top, 1
instance = comp, \SW[0]~input , SW[0]~input, SoCKit_Top, 1
instance = comp, \SW[1]~input , SW[1]~input, SoCKit_Top, 1
instance = comp, \SW[2]~input , SW[2]~input, SoCKit_Top, 1
instance = comp, \SW[3]~input , SW[3]~input, SoCKit_Top, 1
instance = comp, \OSC_50_B4A~input , OSC_50_B4A~input, SoCKit_Top, 1
instance = comp, \OSC_50_B4A~inputCLKENA0 , OSC_50_B4A~inputCLKENA0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~61 , u0|vga_led_0|packet_Display|Add1~61, SoCKit_Top, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, SoCKit_Top, 1
instance = comp, \hps_reset_counter[0] , hps_reset_counter[0], SoCKit_Top, 1
instance = comp, \hps_reset_counter[0]~0 , hps_reset_counter[0]~0, SoCKit_Top, 1
instance = comp, \hps_reset_counter[0]~DUPLICATE , hps_reset_counter[0]~DUPLICATE, SoCKit_Top, 1
instance = comp, \Add0~1 , Add0~1, SoCKit_Top, 1
instance = comp, \hps_reset_counter[1] , hps_reset_counter[1], SoCKit_Top, 1
instance = comp, \Add0~9 , Add0~9, SoCKit_Top, 1
instance = comp, \hps_reset_counter[2] , hps_reset_counter[2], SoCKit_Top, 1
instance = comp, \Add0~5 , Add0~5, SoCKit_Top, 1
instance = comp, \hps_reset_counter[3] , hps_reset_counter[3], SoCKit_Top, 1
instance = comp, \Add0~25 , Add0~25, SoCKit_Top, 1
instance = comp, \hps_reset_counter[4] , hps_reset_counter[4], SoCKit_Top, 1
instance = comp, \Add0~21 , Add0~21, SoCKit_Top, 1
instance = comp, \hps_reset_counter[5] , hps_reset_counter[5], SoCKit_Top, 1
instance = comp, \Add0~17 , Add0~17, SoCKit_Top, 1
instance = comp, \hps_reset_counter[6] , hps_reset_counter[6], SoCKit_Top, 1
instance = comp, \Add0~13 , Add0~13, SoCKit_Top, 1
instance = comp, \hps_reset_counter[7] , hps_reset_counter[7], SoCKit_Top, 1
instance = comp, \Equal0~0 , Equal0~0, SoCKit_Top, 1
instance = comp, \Add0~37 , Add0~37, SoCKit_Top, 1
instance = comp, \hps_reset_counter[8] , hps_reset_counter[8], SoCKit_Top, 1
instance = comp, \Add0~33 , Add0~33, SoCKit_Top, 1
instance = comp, \hps_reset_counter[9] , hps_reset_counter[9], SoCKit_Top, 1
instance = comp, \Add0~73 , Add0~73, SoCKit_Top, 1
instance = comp, \hps_reset_counter[10] , hps_reset_counter[10], SoCKit_Top, 1
instance = comp, \Add0~69 , Add0~69, SoCKit_Top, 1
instance = comp, \hps_reset_counter[11] , hps_reset_counter[11], SoCKit_Top, 1
instance = comp, \Add0~65 , Add0~65, SoCKit_Top, 1
instance = comp, \hps_reset_counter[12] , hps_reset_counter[12], SoCKit_Top, 1
instance = comp, \Add0~61 , Add0~61, SoCKit_Top, 1
instance = comp, \hps_reset_counter[13] , hps_reset_counter[13], SoCKit_Top, 1
instance = comp, \Add0~29 , Add0~29, SoCKit_Top, 1
instance = comp, \hps_reset_counter[14] , hps_reset_counter[14], SoCKit_Top, 1
instance = comp, \Equal0~2 , Equal0~2, SoCKit_Top, 1
instance = comp, \Add0~57 , Add0~57, SoCKit_Top, 1
instance = comp, \hps_reset_counter[15] , hps_reset_counter[15], SoCKit_Top, 1
instance = comp, \Add0~53 , Add0~53, SoCKit_Top, 1
instance = comp, \hps_reset_counter[16] , hps_reset_counter[16], SoCKit_Top, 1
instance = comp, \Add0~49 , Add0~49, SoCKit_Top, 1
instance = comp, \hps_reset_counter[17] , hps_reset_counter[17], SoCKit_Top, 1
instance = comp, \Add0~45 , Add0~45, SoCKit_Top, 1
instance = comp, \hps_reset_counter[18] , hps_reset_counter[18], SoCKit_Top, 1
instance = comp, \Add0~41 , Add0~41, SoCKit_Top, 1
instance = comp, \hps_reset_counter[19] , hps_reset_counter[19], SoCKit_Top, 1
instance = comp, \Equal0~1 , Equal0~1, SoCKit_Top, 1
instance = comp, \Equal0~3 , Equal0~3, SoCKit_Top, 1
instance = comp, \Equal0~4 , Equal0~4, SoCKit_Top, 1
instance = comp, \hps_fpga_reset_n~0 , hps_fpga_reset_n~0, SoCKit_Top, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], SoCKit_Top, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, SoCKit_Top, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], SoCKit_Top, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, SoCKit_Top, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, SoCKit_Top, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~5 , u0|vga_led_0|packet_Display|Add1~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~1 , u0|vga_led_0|packet_Display|Add1~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~29 , u0|vga_led_0|packet_Display|Add0~29, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[0] , u0|vga_led_0|packet_Display|hcount[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~77 , u0|vga_led_0|packet_Display|Add0~77, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[1] , u0|vga_led_0|packet_Display|hcount[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~81 , u0|vga_led_0|packet_Display|Add0~81, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[2] , u0|vga_led_0|packet_Display|hcount[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~85 , u0|vga_led_0|packet_Display|Add0~85, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[3] , u0|vga_led_0|packet_Display|hcount[3], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~21 , u0|vga_led_0|packet_Display|Add0~21, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[4] , u0|vga_led_0|packet_Display|hcount[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~17 , u0|vga_led_0|packet_Display|Add0~17, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[5] , u0|vga_led_0|packet_Display|hcount[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~13 , u0|vga_led_0|packet_Display|Add0~13, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[6] , u0|vga_led_0|packet_Display|hcount[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~9 , u0|vga_led_0|packet_Display|Add0~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[7] , u0|vga_led_0|packet_Display|hcount[7], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~1 , u0|vga_led_0|packet_Display|Add0~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[8] , u0|vga_led_0|packet_Display|hcount[8], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~5 , u0|vga_led_0|packet_Display|Add0~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[9] , u0|vga_led_0|packet_Display|hcount[9], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~25 , u0|vga_led_0|packet_Display|Add0~25, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[10] , u0|vga_led_0|packet_Display|hcount[10], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~65 , u0|vga_led_0|packet_Display|Add0~65, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[11] , u0|vga_led_0|packet_Display|hcount[11], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~89 , u0|vga_led_0|packet_Display|Add0~89, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[12] , u0|vga_led_0|packet_Display|hcount[12], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~93 , u0|vga_led_0|packet_Display|Add0~93, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[13] , u0|vga_led_0|packet_Display|hcount[13], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~97 , u0|vga_led_0|packet_Display|Add0~97, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[14] , u0|vga_led_0|packet_Display|hcount[14], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~101 , u0|vga_led_0|packet_Display|Add0~101, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[15] , u0|vga_led_0|packet_Display|hcount[15], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal0~3 , u0|vga_led_0|packet_Display|Equal0~3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~69 , u0|vga_led_0|packet_Display|Add0~69, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[16] , u0|vga_led_0|packet_Display|hcount[16], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~73 , u0|vga_led_0|packet_Display|Add0~73, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[17] , u0|vga_led_0|packet_Display|hcount[17], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal0~2 , u0|vga_led_0|packet_Display|Equal0~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal0~4 , u0|vga_led_0|packet_Display|Equal0~4, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~49 , u0|vga_led_0|packet_Display|Add0~49, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[18] , u0|vga_led_0|packet_Display|hcount[18], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~53 , u0|vga_led_0|packet_Display|Add0~53, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[19] , u0|vga_led_0|packet_Display|hcount[19], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~57 , u0|vga_led_0|packet_Display|Add0~57, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[20] , u0|vga_led_0|packet_Display|hcount[20], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~61 , u0|vga_led_0|packet_Display|Add0~61, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[21] , u0|vga_led_0|packet_Display|hcount[21], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal0~1 , u0|vga_led_0|packet_Display|Equal0~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~41 , u0|vga_led_0|packet_Display|Add0~41, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[22] , u0|vga_led_0|packet_Display|hcount[22], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~45 , u0|vga_led_0|packet_Display|Add0~45, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[23] , u0|vga_led_0|packet_Display|hcount[23], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal0~5 , u0|vga_led_0|packet_Display|Equal0~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~33 , u0|vga_led_0|packet_Display|Add0~33, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[24] , u0|vga_led_0|packet_Display|hcount[24], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add0~37 , u0|vga_led_0|packet_Display|Add0~37, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|hcount[25] , u0|vga_led_0|packet_Display|hcount[25], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal0~0 , u0|vga_led_0|packet_Display|Equal0~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal0~6 , u0|vga_led_0|packet_Display|Equal0~6, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[9] , u0|vga_led_0|packet_Display|vcount[9], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~45 , u0|vga_led_0|packet_Display|Add1~45, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[10] , u0|vga_led_0|packet_Display|vcount[10], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~49 , u0|vga_led_0|packet_Display|Add1~49, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[11] , u0|vga_led_0|packet_Display|vcount[11], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~53 , u0|vga_led_0|packet_Display|Add1~53, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[12] , u0|vga_led_0|packet_Display|vcount[12], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~89 , u0|vga_led_0|packet_Display|Add1~89, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[13] , u0|vga_led_0|packet_Display|vcount[13], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~41 , u0|vga_led_0|packet_Display|Add1~41, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[14] , u0|vga_led_0|packet_Display|vcount[14], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~57 , u0|vga_led_0|packet_Display|Add1~57, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[15] , u0|vga_led_0|packet_Display|vcount[15], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~37 , u0|vga_led_0|packet_Display|Add1~37, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[16] , u0|vga_led_0|packet_Display|vcount[16], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~97 , u0|vga_led_0|packet_Display|Add1~97, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[17] , u0|vga_led_0|packet_Display|vcount[17], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~101 , u0|vga_led_0|packet_Display|Add1~101, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[18] , u0|vga_led_0|packet_Display|vcount[18], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~81 , u0|vga_led_0|packet_Display|Add1~81, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[19] , u0|vga_led_0|packet_Display|vcount[19], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~85 , u0|vga_led_0|packet_Display|Add1~85, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[20] , u0|vga_led_0|packet_Display|vcount[20], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~93 , u0|vga_led_0|packet_Display|Add1~93, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[21] , u0|vga_led_0|packet_Display|vcount[21], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~77 , u0|vga_led_0|packet_Display|Add1~77, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[22] , u0|vga_led_0|packet_Display|vcount[22], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal1~2 , u0|vga_led_0|packet_Display|Equal1~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[6]~DUPLICATE , u0|vga_led_0|packet_Display|vcount[6]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal1~3 , u0|vga_led_0|packet_Display|Equal1~3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal1~4 , u0|vga_led_0|packet_Display|Equal1~4, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~65 , u0|vga_led_0|packet_Display|Add1~65, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[23] , u0|vga_led_0|packet_Display|vcount[23], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~69 , u0|vga_led_0|packet_Display|Add1~69, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[24] , u0|vga_led_0|packet_Display|vcount[24], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~73 , u0|vga_led_0|packet_Display|Add1~73, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[25] , u0|vga_led_0|packet_Display|vcount[25], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal1~1 , u0|vga_led_0|packet_Display|Equal1~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal1~5 , u0|vga_led_0|packet_Display|Equal1~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal1~0 , u0|vga_led_0|packet_Display|Equal1~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal1~6 , u0|vga_led_0|packet_Display|Equal1~6, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[0] , u0|vga_led_0|packet_Display|vcount[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~29 , u0|vga_led_0|packet_Display|Add1~29, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[1] , u0|vga_led_0|packet_Display|vcount[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~33 , u0|vga_led_0|packet_Display|Add1~33, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[2] , u0|vga_led_0|packet_Display|vcount[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~13 , u0|vga_led_0|packet_Display|Add1~13, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[3] , u0|vga_led_0|packet_Display|vcount[3], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~21 , u0|vga_led_0|packet_Display|Add1~21, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[4] , u0|vga_led_0|packet_Display|vcount[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~17 , u0|vga_led_0|packet_Display|Add1~17, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[5] , u0|vga_led_0|packet_Display|vcount[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~25 , u0|vga_led_0|packet_Display|Add1~25, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[6] , u0|vga_led_0|packet_Display|vcount[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Add1~9 , u0|vga_led_0|packet_Display|Add1~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[7] , u0|vga_led_0|packet_Display|vcount[7], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[8] , u0|vga_led_0|packet_Display|vcount[8], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[7]~DUPLICATE , u0|vga_led_0|packet_Display|vcount[7]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|curSegs~0 , u0|vga_led_0|packet_Display|curSegs~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|vcount[4]~DUPLICATE , u0|vga_led_0|packet_Display|vcount[4]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|topCol , u0|vga_led_0|packet_Display|topCol, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|VGA_B[5]~0 , u0|vga_led_0|packet_Display|VGA_B[5]~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|botCol~0 , u0|vga_led_0|packet_Display|botCol~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|VGA_B[5]~1 , u0|vga_led_0|packet_Display|VGA_B[5]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], SoCKit_Top, 1
instance = comp, \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], SoCKit_Top, 1
instance = comp, \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, SoCKit_Top, 1
instance = comp, \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 , u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.0000~DUPLICATE , u0|master_0|transacto|p2m|state.0000~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|wr_ptr[0]~0 , u0|master_0|fifo|wr_ptr[0]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|wr_ptr[0] , u0|master_0|fifo|wr_ptr[0], SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|Add0~4 , u0|master_0|fifo|Add0~4, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|wr_ptr[1] , u0|master_0|fifo|wr_ptr[1], SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|Add0~2 , u0|master_0|fifo|Add0~2, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|wr_ptr[2] , u0|master_0|fifo|wr_ptr[2], SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|Add0~3 , u0|master_0|fifo|Add0~3, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|wr_ptr[3] , u0|master_0|fifo|wr_ptr[3], SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|Add0~1 , u0|master_0|fifo|Add0~1, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|wr_ptr[4] , u0|master_0|fifo|wr_ptr[4], SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|Add0~0 , u0|master_0|fifo|Add0~0, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|wr_ptr[5] , u0|master_0|fifo|wr_ptr[5], SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|mem_rd_ptr[0]~0 , u0|master_0|fifo|mem_rd_ptr[0]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|rd_ptr[0] , u0|master_0|fifo|rd_ptr[0], SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|mem_rd_ptr[1]~1 , u0|master_0|fifo|mem_rd_ptr[1]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|rd_ptr[1] , u0|master_0|fifo|rd_ptr[1], SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|mem_rd_ptr[2]~2 , u0|master_0|fifo|mem_rd_ptr[2]~2, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|rd_ptr[2] , u0|master_0|fifo|rd_ptr[2], SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|mem_rd_ptr[3]~3 , u0|master_0|fifo|mem_rd_ptr[3]~3, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|rd_ptr[3] , u0|master_0|fifo|rd_ptr[3], SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|Add1~0 , u0|master_0|fifo|Add1~0, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|mem_rd_ptr[4]~4 , u0|master_0|fifo|mem_rd_ptr[4]~4, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|rd_ptr[4] , u0|master_0|fifo|rd_ptr[4], SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|Equal0~0 , u0|master_0|fifo|Equal0~0, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|internal_out_valid~0 , u0|master_0|fifo|internal_out_valid~0, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|internal_out_valid~1 , u0|master_0|fifo|internal_out_valid~1, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|internal_out_valid~2 , u0|master_0|fifo|internal_out_valid~2, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|next_empty~0 , u0|master_0|fifo|next_empty~0, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|empty , u0|master_0|fifo|empty, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|internal_out_valid~3 , u0|master_0|fifo|internal_out_valid~3, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|internal_out_valid , u0|master_0|fifo|internal_out_valid, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|out_valid , u0|master_0|fifo|out_valid, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|internal_out_ready , u0|master_0|fifo|internal_out_ready, SoCKit_Top, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, SoCKit_Top, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, SoCKit_Top, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~DUPLICATE , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~DUPLICATE, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, SoCKit_Top, 1
instance = comp, \~GND , ~GND, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~DUPLICATE , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~DUPLICATE, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|node|sld_virtual_jtag_component|virtual_state_sdr~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|node|sld_virtual_jtag_component|virtual_state_sdr~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|node|sld_virtual_jtag_component|virtual_state_cdr , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|node|sld_virtual_jtag_component|virtual_state_cdr, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8]~9 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8]~9, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0 , u0|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|packet_in_progress , u0|mm_interconnect_0|cmd_xbar_mux|packet_in_progress, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~2 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[70] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[70], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|master_0_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder , u0|mm_interconnect_0|master_0_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|master_0_master_translator_avalon_universal_master_0_agent|hold_waitrequest , u0|mm_interconnect_0|master_0_master_translator_avalon_universal_master_0_agent|hold_waitrequest, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_valid , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_valid, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[43] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[43], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[41] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[41], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_out_valid~0 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_out_valid~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_valid_reg , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_valid_reg, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|wait_latency_counter~1 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|wait_latency_counter~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|wait_latency_counter[0] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|wait_latency_counter[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|wait_latency_counter~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|wait_latency_counter~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|wait_latency_counter[1] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|wait_latency_counter[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_waitrequest_generated~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add4~13 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add4~13, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt~14 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt~14, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt~15 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt~15, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0]~feeder , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[0]~18 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[0]~18, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[5]~16 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[5]~16, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[6]~17 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[6]~17, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[4]~22 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[4]~22, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[1]~21 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[1]~21, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[2]~19 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[2]~19, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[3]~20 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[3]~20, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector2~1 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector2~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector2~2 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector2~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector2~3 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector2~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector2~4 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector2~4, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_busy~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_busy~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_busy~feeder , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_busy~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_busy , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_busy, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|first_packet_beat , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|first_packet_beat, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[0]~0 , u0|vga_led_0|buffer|wrcount3[0]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|wrreq0~0 , u0|vga_led_0|wrreq0~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|wrreq2~0 , u0|vga_led_0|wrreq2~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|wrreq2 , u0|vga_led_0|wrreq2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[95] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[95], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]~feeder , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[93] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[93], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[94] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[94], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|LessThan13~0 , u0|mm_interconnect_0|width_adapter|LessThan13~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[0]~0 , u0|vga_led_0|buffer|wrcount2[0]~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|wrreq1~0 , u0|vga_led_0|wrreq1~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|wrreq1 , u0|vga_led_0|wrreq1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|wrreq0~1 , u0|vga_led_0|wrreq0~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|wrreq0 , u0|vga_led_0|wrreq0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|din0[0]~0 , u0|vga_led_0|din0[0]~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|din0[0] , u0|vga_led_0|din0[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|writedata[24]~0 , u0|master_0|transacto|p2m|writedata[24]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|writedata[25] , u0|master_0|transacto|p2m|writedata[25], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[0]~0 , u0|vga_led_0|buffer|wrcount1[0]~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal8~1 , u0|vga_led_0|buffer|Equal8~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , u0|vga_led_0|fifo0|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal2~0 , u0|vga_led_0|buffer|Equal2~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|din1[0]~0 , u0|vga_led_0|din1[0]~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|din1[0] , u0|vga_led_0|din1[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|din1[1] , u0|vga_led_0|din1[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal5~1 , u0|vga_led_0|buffer|Equal5~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel1~0 , u0|vga_led_0|scheduler|sel1~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|en1 , u0|vga_led_0|scheduler|en1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[0] , u0|vga_led_0|buffer|wrcount1[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add1~1 , u0|vga_led_0|buffer|Add1~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[1] , u0|vga_led_0|buffer|wrcount1[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add1~5 , u0|vga_led_0|buffer|Add1~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[2] , u0|vga_led_0|buffer|wrcount1[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add1~9 , u0|vga_led_0|buffer|Add1~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[3] , u0|vga_led_0|buffer|wrcount1[3], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add1~13 , u0|vga_led_0|buffer|Add1~13, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[4] , u0|vga_led_0|buffer|wrcount1[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add1~17 , u0|vga_led_0|buffer|Add1~17, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[5] , u0|vga_led_0|buffer|wrcount1[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add3~1 , u0|vga_led_0|buffer|Add3~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add3~9 , u0|vga_led_0|buffer|Add3~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[2] , u0|vga_led_0|buffer|wrcount3[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add3~13 , u0|vga_led_0|buffer|Add3~13, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[3] , u0|vga_led_0|buffer|wrcount3[3], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add3~17 , u0|vga_led_0|buffer|Add3~17, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[4] , u0|vga_led_0|buffer|wrcount3[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add3~21 , u0|vga_led_0|buffer|Add3~21, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[5] , u0|vga_led_0|buffer|wrcount3[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add2~17 , u0|vga_led_0|buffer|Add2~17, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add2~21 , u0|vga_led_0|buffer|Add2~21, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[5] , u0|vga_led_0|buffer|wrcount2[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal6~0 , u0|vga_led_0|buffer|Equal6~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|Equal0~0 , u0|vga_led_0|scheduler|Equal0~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal3~0 , u0|vga_led_0|buffer|Equal3~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal2~1 , u0|vga_led_0|buffer|Equal2~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|Equal14~0 , u0|vga_led_0|scheduler|Equal14~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal8~0 , u0|vga_led_0|buffer|Equal8~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|Selector2~0 , u0|vga_led_0|scheduler|Selector2~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|Selector1~0 , u0|vga_led_0|scheduler|Selector1~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|Selector2~2 , u0|vga_led_0|scheduler|Selector2~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|Selector2~3 , u0|vga_led_0|scheduler|Selector2~3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|Selector2~1 , u0|vga_led_0|scheduler|Selector2~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|Selector2~4 , u0|vga_led_0|scheduler|Selector2~4, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|rdreq3 , u0|vga_led_0|scheduler|rdreq3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|din3[0]~0 , u0|vga_led_0|din3[0]~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|din3[0] , u0|vga_led_0|din3[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|din3[1] , u0|vga_led_0|din3[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal9~0 , u0|vga_led_0|buffer|Equal9~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|en0~0 , u0|vga_led_0|scheduler|en0~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|en0 , u0|vga_led_0|scheduler|en0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[5] , u0|vga_led_0|buffer|wrcount0[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[0]~0 , u0|vga_led_0|buffer|wrcount0[0]~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[0] , u0|vga_led_0|buffer|wrcount0[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add0~1 , u0|vga_led_0|buffer|Add0~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[1] , u0|vga_led_0|buffer|wrcount0[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add0~5 , u0|vga_led_0|buffer|Add0~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[2] , u0|vga_led_0|buffer|wrcount0[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add0~9 , u0|vga_led_0|buffer|Add0~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[3] , u0|vga_led_0|buffer|wrcount0[3], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add0~13 , u0|vga_led_0|buffer|Add0~13, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[4] , u0|vga_led_0|buffer|wrcount0[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add0~17 , u0|vga_led_0|buffer|Add0~17, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[5]~DUPLICATE , u0|vga_led_0|buffer|wrcount0[5]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~7 , u0|vga_led_0|buffer|readdata~7, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~8 , u0|vga_led_0|buffer|readdata~8, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata[5] , u0|vga_led_0|buffer|readdata[5], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[5] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[5], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[5]~5 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[5]~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~5 , u0|mm_interconnect_0|width_adapter|data_reg~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|always9~0 , u0|mm_interconnect_0|width_adapter|always9~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[5] , u0|mm_interconnect_0|width_adapter|data_reg[5], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[5]~5 , u0|mm_interconnect_0|width_adapter|out_data[5]~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add3~25 , u0|vga_led_0|buffer|Add3~25, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[6] , u0|vga_led_0|buffer|wrcount3[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add0~21 , u0|vga_led_0|buffer|Add0~21, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[6] , u0|vga_led_0|buffer|wrcount0[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add1~21 , u0|vga_led_0|buffer|Add1~21, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[6] , u0|vga_led_0|buffer|wrcount1[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add2~25 , u0|vga_led_0|buffer|Add2~25, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[6] , u0|vga_led_0|buffer|wrcount2[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~9 , u0|vga_led_0|buffer|readdata~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~10 , u0|vga_led_0|buffer|readdata~10, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata[6] , u0|vga_led_0|buffer|readdata[6], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[6]~feeder , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[6]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[6] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[6], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[6]~6 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[6]~6, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~6 , u0|mm_interconnect_0|width_adapter|data_reg~6, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[6] , u0|mm_interconnect_0|width_adapter|data_reg[6], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[6]~6 , u0|mm_interconnect_0|width_adapter|out_data[6]~6, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add0~25 , u0|vga_led_0|buffer|Add0~25, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[7] , u0|vga_led_0|buffer|wrcount0[7], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add3~29 , u0|vga_led_0|buffer|Add3~29, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[7] , u0|vga_led_0|buffer|wrcount3[7], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add2~29 , u0|vga_led_0|buffer|Add2~29, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[7] , u0|vga_led_0|buffer|wrcount2[7], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add1~25 , u0|vga_led_0|buffer|Add1~25, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[7] , u0|vga_led_0|buffer|wrcount1[7], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~11 , u0|vga_led_0|buffer|readdata~11, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~12 , u0|vga_led_0|buffer|readdata~12, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata[7] , u0|vga_led_0|buffer|readdata[7], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[7] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[7], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[7]~7 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[7]~7, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~7 , u0|mm_interconnect_0|width_adapter|data_reg~7, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[7] , u0|mm_interconnect_0|width_adapter|data_reg[7], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[7]~7 , u0|mm_interconnect_0|width_adapter|out_data[7]~7, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]~feeder , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|always10~0 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|always10~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~feeder , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|always1~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|always1~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[0] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|ShiftLeft0~2 , u0|mm_interconnect_0|width_adapter|ShiftLeft0~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add3~33 , u0|vga_led_0|buffer|Add3~33, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[8] , u0|vga_led_0|buffer|wrcount3[8], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add3~37 , u0|vga_led_0|buffer|Add3~37, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[9] , u0|vga_led_0|buffer|wrcount3[9], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add3~5 , u0|vga_led_0|buffer|Add3~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[10] , u0|vga_led_0|buffer|wrcount3[10], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add3~41 , u0|vga_led_0|buffer|Add3~41, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[11] , u0|vga_led_0|buffer|wrcount3[11], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add3~45 , u0|vga_led_0|buffer|Add3~45, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[12] , u0|vga_led_0|buffer|wrcount3[12], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add3~49 , u0|vga_led_0|buffer|Add3~49, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[13] , u0|vga_led_0|buffer|wrcount3[13], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ramwr3 , u0|vga_led_0|buffer|ramwr3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|decode2|eq_node[1] , u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|decode2|eq_node[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[0]~1 , u0|vga_led_0|buffer|rdcount3[0]~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[13]~0 , u0|vga_led_0|buffer|rdcount3[13]~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[0] , u0|vga_led_0|buffer|rdcount3[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add7~5 , u0|vga_led_0|buffer|Add7~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[1] , u0|vga_led_0|buffer|rdcount3[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add7~9 , u0|vga_led_0|buffer|Add7~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[2] , u0|vga_led_0|buffer|rdcount3[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add7~13 , u0|vga_led_0|buffer|Add7~13, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[3] , u0|vga_led_0|buffer|rdcount3[3], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add7~17 , u0|vga_led_0|buffer|Add7~17, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[4] , u0|vga_led_0|buffer|rdcount3[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add7~21 , u0|vga_led_0|buffer|Add7~21, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[5] , u0|vga_led_0|buffer|rdcount3[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add7~25 , u0|vga_led_0|buffer|Add7~25, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[6] , u0|vga_led_0|buffer|rdcount3[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add7~29 , u0|vga_led_0|buffer|Add7~29, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[7] , u0|vga_led_0|buffer|rdcount3[7], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add7~33 , u0|vga_led_0|buffer|Add7~33, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[8] , u0|vga_led_0|buffer|rdcount3[8], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add7~37 , u0|vga_led_0|buffer|Add7~37, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[9] , u0|vga_led_0|buffer|rdcount3[9], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan3~5 , u0|vga_led_0|buffer|LessThan3~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan3~4 , u0|vga_led_0|buffer|LessThan3~4, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan3~6 , u0|vga_led_0|buffer|LessThan3~6, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add7~1 , u0|vga_led_0|buffer|Add7~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[10] , u0|vga_led_0|buffer|rdcount3[10], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan3~2 , u0|vga_led_0|buffer|LessThan3~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan3~0 , u0|vga_led_0|buffer|LessThan3~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan3~1 , u0|vga_led_0|buffer|LessThan3~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan3~3 , u0|vga_led_0|buffer|LessThan3~3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan3~7 , u0|vga_led_0|buffer|LessThan3~7, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add7~41 , u0|vga_led_0|buffer|Add7~41, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[11] , u0|vga_led_0|buffer|rdcount3[11], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add7~45 , u0|vga_led_0|buffer|Add7~45, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[12] , u0|vga_led_0|buffer|rdcount3[12], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add7~49 , u0|vga_led_0|buffer|Add7~49, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount3[13] , u0|vga_led_0|buffer|rdcount3[13], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan3~8 , u0|vga_led_0|buffer|LessThan3~8, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan3~9 , u0|vga_led_0|buffer|LessThan3~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan3~10 , u0|vga_led_0|buffer|LessThan3~10, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ramrd3~0 , u0|vga_led_0|buffer|ramrd3~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ramrd3 , u0|vga_led_0|buffer|ramrd3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|rden_decode_b|eq_node[1] , u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|rden_decode_b|eq_node[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel3~0 , u0|vga_led_0|scheduler|sel3~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel3~1 , u0|vga_led_0|scheduler|sel3~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel3[0] , u0|vga_led_0|scheduler|sel3[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel3~2 , u0|vga_led_0|scheduler|sel3~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel3[1] , u0|vga_led_0|scheduler|sel3[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|megamux3|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 , u0|vga_led_0|megamux3|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|megamux3|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_wirecell , u0|vga_led_0|megamux3|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_wirecell, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|ram_block1a8 , u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|ram_block1a8, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|decode2|eq_node[0] , u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|decode2|eq_node[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|rden_decode_b|eq_node[0] , u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|rden_decode_b|eq_node[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|ram_block1a0 , u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|ram_block1a0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|address_reg_b[0] , u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|address_reg_b[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|out_address_reg_b[0] , u0|vga_led_0|buffer|ram3|altsyncram_component|auto_generated|out_address_reg_b[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~14 , u0|vga_led_0|buffer|readdata~14, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[0]~1 , u0|vga_led_0|buffer|rdcount1[0]~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[13]~0 , u0|vga_led_0|buffer|rdcount1[13]~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[0] , u0|vga_led_0|buffer|rdcount1[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add5~5 , u0|vga_led_0|buffer|Add5~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[1] , u0|vga_led_0|buffer|rdcount1[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add5~9 , u0|vga_led_0|buffer|Add5~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[2] , u0|vga_led_0|buffer|rdcount1[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add5~13 , u0|vga_led_0|buffer|Add5~13, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[3] , u0|vga_led_0|buffer|rdcount1[3], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add5~17 , u0|vga_led_0|buffer|Add5~17, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[4] , u0|vga_led_0|buffer|rdcount1[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add5~21 , u0|vga_led_0|buffer|Add5~21, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[5] , u0|vga_led_0|buffer|rdcount1[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add5~25 , u0|vga_led_0|buffer|Add5~25, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[6] , u0|vga_led_0|buffer|rdcount1[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add5~29 , u0|vga_led_0|buffer|Add5~29, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[7] , u0|vga_led_0|buffer|rdcount1[7], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add5~33 , u0|vga_led_0|buffer|Add5~33, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[8] , u0|vga_led_0|buffer|rdcount1[8], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add5~37 , u0|vga_led_0|buffer|Add5~37, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[9] , u0|vga_led_0|buffer|rdcount1[9], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add5~1 , u0|vga_led_0|buffer|Add5~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[10] , u0|vga_led_0|buffer|rdcount1[10], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add5~41 , u0|vga_led_0|buffer|Add5~41, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[11] , u0|vga_led_0|buffer|rdcount1[11], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add1~33 , u0|vga_led_0|buffer|Add1~33, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[8] , u0|vga_led_0|buffer|wrcount1[8], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add1~37 , u0|vga_led_0|buffer|Add1~37, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[9] , u0|vga_led_0|buffer|wrcount1[9], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add1~29 , u0|vga_led_0|buffer|Add1~29, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[10] , u0|vga_led_0|buffer|wrcount1[10], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan1~6 , u0|vga_led_0|buffer|LessThan1~6, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan1~4 , u0|vga_led_0|buffer|LessThan1~4, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan1~0 , u0|vga_led_0|buffer|LessThan1~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan1~1 , u0|vga_led_0|buffer|LessThan1~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan1~2 , u0|vga_led_0|buffer|LessThan1~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan1~3 , u0|vga_led_0|buffer|LessThan1~3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan1~5 , u0|vga_led_0|buffer|LessThan1~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan1~7 , u0|vga_led_0|buffer|LessThan1~7, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add1~41 , u0|vga_led_0|buffer|Add1~41, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[11] , u0|vga_led_0|buffer|wrcount1[11], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add1~45 , u0|vga_led_0|buffer|Add1~45, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[12] , u0|vga_led_0|buffer|wrcount1[12], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add1~49 , u0|vga_led_0|buffer|Add1~49, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount1[13] , u0|vga_led_0|buffer|wrcount1[13], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add5~45 , u0|vga_led_0|buffer|Add5~45, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[12] , u0|vga_led_0|buffer|rdcount1[12], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add5~49 , u0|vga_led_0|buffer|Add5~49, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount1[13] , u0|vga_led_0|buffer|rdcount1[13], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan1~9 , u0|vga_led_0|buffer|LessThan1~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan1~8 , u0|vga_led_0|buffer|LessThan1~8, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan1~10 , u0|vga_led_0|buffer|LessThan1~10, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ramwr1 , u0|vga_led_0|buffer|ramwr1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|decode2|eq_node[1] , u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|decode2|eq_node[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ramrd1~0 , u0|vga_led_0|buffer|ramrd1~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ramrd1 , u0|vga_led_0|buffer|ramrd1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|rden_decode_b|eq_node[1] , u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|rden_decode_b|eq_node[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel1~1 , u0|vga_led_0|scheduler|sel1~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel1[0] , u0|vga_led_0|scheduler|sel1[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel1[1]~2 , u0|vga_led_0|scheduler|sel1[1]~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel1[1] , u0|vga_led_0|scheduler|sel1[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|megamux1|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 , u0|vga_led_0|megamux1|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|megamux1|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_wirecell , u0|vga_led_0|megamux1|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_wirecell, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|ram_block1a8 , u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|ram_block1a8, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|address_reg_b[0] , u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|address_reg_b[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|out_address_reg_b[0] , u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|out_address_reg_b[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|decode2|eq_node[0] , u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|decode2|eq_node[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|rden_decode_b|eq_node[0] , u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|rden_decode_b|eq_node[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|ram_block1a0 , u0|vga_led_0|buffer|ram1|altsyncram_component|auto_generated|ram_block1a0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~13 , u0|vga_led_0|buffer|readdata~13, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add2~33 , u0|vga_led_0|buffer|Add2~33, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[8] , u0|vga_led_0|buffer|wrcount2[8], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add2~37 , u0|vga_led_0|buffer|Add2~37, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[9] , u0|vga_led_0|buffer|wrcount2[9], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add2~5 , u0|vga_led_0|buffer|Add2~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[10] , u0|vga_led_0|buffer|wrcount2[10], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add2~41 , u0|vga_led_0|buffer|Add2~41, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[11] , u0|vga_led_0|buffer|wrcount2[11], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add2~45 , u0|vga_led_0|buffer|Add2~45, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[12] , u0|vga_led_0|buffer|wrcount2[12], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[0]~1 , u0|vga_led_0|buffer|rdcount2[0]~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[13]~0 , u0|vga_led_0|buffer|rdcount2[13]~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[0] , u0|vga_led_0|buffer|rdcount2[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add6~5 , u0|vga_led_0|buffer|Add6~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[1] , u0|vga_led_0|buffer|rdcount2[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add6~9 , u0|vga_led_0|buffer|Add6~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[2] , u0|vga_led_0|buffer|rdcount2[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add6~13 , u0|vga_led_0|buffer|Add6~13, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[3] , u0|vga_led_0|buffer|rdcount2[3], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add6~17 , u0|vga_led_0|buffer|Add6~17, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[4] , u0|vga_led_0|buffer|rdcount2[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add6~21 , u0|vga_led_0|buffer|Add6~21, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[5] , u0|vga_led_0|buffer|rdcount2[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add6~25 , u0|vga_led_0|buffer|Add6~25, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[6] , u0|vga_led_0|buffer|rdcount2[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add6~29 , u0|vga_led_0|buffer|Add6~29, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[7] , u0|vga_led_0|buffer|rdcount2[7], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add6~33 , u0|vga_led_0|buffer|Add6~33, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[8] , u0|vga_led_0|buffer|rdcount2[8], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add6~37 , u0|vga_led_0|buffer|Add6~37, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[9] , u0|vga_led_0|buffer|rdcount2[9], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add6~1 , u0|vga_led_0|buffer|Add6~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[10] , u0|vga_led_0|buffer|rdcount2[10], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add6~41 , u0|vga_led_0|buffer|Add6~41, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[11] , u0|vga_led_0|buffer|rdcount2[11], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add6~45 , u0|vga_led_0|buffer|Add6~45, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[12] , u0|vga_led_0|buffer|rdcount2[12], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add2~49 , u0|vga_led_0|buffer|Add2~49, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[13] , u0|vga_led_0|buffer|wrcount2[13], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[13] , u0|vga_led_0|buffer|rdcount2[13], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add6~49 , u0|vga_led_0|buffer|Add6~49, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[13]~DUPLICATE , u0|vga_led_0|buffer|rdcount2[13]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan2~9 , u0|vga_led_0|buffer|LessThan2~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan2~4 , u0|vga_led_0|buffer|LessThan2~4, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan2~5 , u0|vga_led_0|buffer|LessThan2~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add2~1 , u0|vga_led_0|buffer|Add2~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[1] , u0|vga_led_0|buffer|wrcount2[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan2~0 , u0|vga_led_0|buffer|LessThan2~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan2~1 , u0|vga_led_0|buffer|LessThan2~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan2~2 , u0|vga_led_0|buffer|LessThan2~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan2~3 , u0|vga_led_0|buffer|LessThan2~3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan2~6 , u0|vga_led_0|buffer|LessThan2~6, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan2~7 , u0|vga_led_0|buffer|LessThan2~7, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan2~8 , u0|vga_led_0|buffer|LessThan2~8, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan2~10 , u0|vga_led_0|buffer|LessThan2~10, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ramwr2 , u0|vga_led_0|buffer|ramwr2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|decode2|eq_node[1] , u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|decode2|eq_node[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ramrd2~0 , u0|vga_led_0|buffer|ramrd2~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ramrd2 , u0|vga_led_0|buffer|ramrd2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|rden_decode_b|eq_node[1] , u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|rden_decode_b|eq_node[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel2~1 , u0|vga_led_0|scheduler|sel2~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel2[0] , u0|vga_led_0|scheduler|sel2[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel2[1]~2 , u0|vga_led_0|scheduler|sel2[1]~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel2[1] , u0|vga_led_0|scheduler|sel2[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|megamux2|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 , u0|vga_led_0|megamux2|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|megamux2|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_wirecell , u0|vga_led_0|megamux2|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_wirecell, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount2[2]~DUPLICATE , u0|vga_led_0|buffer|rdcount2[2]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|ram_block1a8 , u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|ram_block1a8, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|address_reg_b[0] , u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|address_reg_b[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|out_address_reg_b[0] , u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|out_address_reg_b[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|decode2|eq_node[0] , u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|decode2|eq_node[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|rden_decode_b|eq_node[0] , u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|rden_decode_b|eq_node[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|ram_block1a0 , u0|vga_led_0|buffer|ram2|altsyncram_component|auto_generated|ram_block1a0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~16 , u0|vga_led_0|buffer|readdata~16, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ramwr0 , u0|vga_led_0|buffer|ramwr0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add0~33 , u0|vga_led_0|buffer|Add0~33, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[8] , u0|vga_led_0|buffer|wrcount0[8], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add0~37 , u0|vga_led_0|buffer|Add0~37, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[9] , u0|vga_led_0|buffer|wrcount0[9], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add0~29 , u0|vga_led_0|buffer|Add0~29, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[10] , u0|vga_led_0|buffer|wrcount0[10], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add0~41 , u0|vga_led_0|buffer|Add0~41, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[11] , u0|vga_led_0|buffer|wrcount0[11], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add0~45 , u0|vga_led_0|buffer|Add0~45, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[12] , u0|vga_led_0|buffer|wrcount0[12], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add0~49 , u0|vga_led_0|buffer|Add0~49, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount0[13] , u0|vga_led_0|buffer|wrcount0[13], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|decode2|eq_node[0] , u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|decode2|eq_node[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[0]~1 , u0|vga_led_0|buffer|rdcount0[0]~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan0~9 , u0|vga_led_0|buffer|LessThan0~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan0~6 , u0|vga_led_0|buffer|LessThan0~6, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan0~4 , u0|vga_led_0|buffer|LessThan0~4, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan0~5 , u0|vga_led_0|buffer|LessThan0~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add4~5 , u0|vga_led_0|buffer|Add4~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[1] , u0|vga_led_0|buffer|rdcount0[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan0~0 , u0|vga_led_0|buffer|LessThan0~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan0~1 , u0|vga_led_0|buffer|LessThan0~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan0~2 , u0|vga_led_0|buffer|LessThan0~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan0~3 , u0|vga_led_0|buffer|LessThan0~3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan0~7 , u0|vga_led_0|buffer|LessThan0~7, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan0~8 , u0|vga_led_0|buffer|LessThan0~8, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|LessThan0~10 , u0|vga_led_0|buffer|LessThan0~10, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[13]~0 , u0|vga_led_0|buffer|rdcount0[13]~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[0] , u0|vga_led_0|buffer|rdcount0[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add4~9 , u0|vga_led_0|buffer|Add4~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[2] , u0|vga_led_0|buffer|rdcount0[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add4~13 , u0|vga_led_0|buffer|Add4~13, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[3] , u0|vga_led_0|buffer|rdcount0[3], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add4~17 , u0|vga_led_0|buffer|Add4~17, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[4] , u0|vga_led_0|buffer|rdcount0[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add4~21 , u0|vga_led_0|buffer|Add4~21, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[5] , u0|vga_led_0|buffer|rdcount0[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add4~25 , u0|vga_led_0|buffer|Add4~25, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[6] , u0|vga_led_0|buffer|rdcount0[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add4~29 , u0|vga_led_0|buffer|Add4~29, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[7] , u0|vga_led_0|buffer|rdcount0[7], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add4~33 , u0|vga_led_0|buffer|Add4~33, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[8] , u0|vga_led_0|buffer|rdcount0[8], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add4~37 , u0|vga_led_0|buffer|Add4~37, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[9] , u0|vga_led_0|buffer|rdcount0[9], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add4~1 , u0|vga_led_0|buffer|Add4~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[10] , u0|vga_led_0|buffer|rdcount0[10], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add4~41 , u0|vga_led_0|buffer|Add4~41, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[11] , u0|vga_led_0|buffer|rdcount0[11], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add4~45 , u0|vga_led_0|buffer|Add4~45, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[12] , u0|vga_led_0|buffer|rdcount0[12], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add4~49 , u0|vga_led_0|buffer|Add4~49, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|rdcount0[13] , u0|vga_led_0|buffer|rdcount0[13], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ramrd0~0 , u0|vga_led_0|buffer|ramrd0~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ramrd0 , u0|vga_led_0|buffer|ramrd0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|rden_decode_b|eq_node[0] , u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|rden_decode_b|eq_node[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel0~0 , u0|vga_led_0|scheduler|sel0~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel0[0] , u0|vga_led_0|scheduler|sel0[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel0[1]~1 , u0|vga_led_0|scheduler|sel0[1]~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel0[1] , u0|vga_led_0|scheduler|sel0[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|megamux0|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 , u0|vga_led_0|megamux0|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|megamux0|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_wirecell , u0|vga_led_0|megamux0|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_wirecell, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|ram_block1a0 , u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|ram_block1a0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|decode2|eq_node[1] , u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|decode2|eq_node[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|rden_decode_b|eq_node[1] , u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|rden_decode_b|eq_node[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|ram_block1a8 , u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|ram_block1a8, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|address_reg_b[0] , u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|address_reg_b[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|out_address_reg_b[0] , u0|vga_led_0|buffer|ram0|altsyncram_component|auto_generated|out_address_reg_b[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~15 , u0|vga_led_0|buffer|readdata~15, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Mux7~4 , u0|vga_led_0|buffer|Mux7~4, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Mux7~0 , u0|vga_led_0|buffer|Mux7~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~0 , u0|vga_led_0|buffer|readdata~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata[0] , u0|vga_led_0|buffer|readdata[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[0]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[0] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~8 , u0|mm_interconnect_0|width_adapter|data_reg~8, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[8] , u0|mm_interconnect_0|width_adapter|data_reg[8], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[8]~8 , u0|mm_interconnect_0|width_adapter|out_data[8]~8, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~9 , u0|mm_interconnect_0|width_adapter|data_reg~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[9] , u0|mm_interconnect_0|width_adapter|data_reg[9], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[9]~9 , u0|mm_interconnect_0|width_adapter|out_data[9]~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~10 , u0|mm_interconnect_0|width_adapter|data_reg~10, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[10] , u0|mm_interconnect_0|width_adapter|data_reg[10], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[10]~10 , u0|mm_interconnect_0|width_adapter|out_data[10]~10, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~11 , u0|mm_interconnect_0|width_adapter|data_reg~11, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[11] , u0|mm_interconnect_0|width_adapter|data_reg[11], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[11]~11 , u0|mm_interconnect_0|width_adapter|out_data[11]~11, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~12 , u0|mm_interconnect_0|width_adapter|data_reg~12, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[12] , u0|mm_interconnect_0|width_adapter|data_reg[12], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[12]~12 , u0|mm_interconnect_0|width_adapter|out_data[12]~12, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~13 , u0|mm_interconnect_0|width_adapter|data_reg~13, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[13] , u0|mm_interconnect_0|width_adapter|data_reg[13], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[13]~13 , u0|mm_interconnect_0|width_adapter|out_data[13]~13, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~14 , u0|mm_interconnect_0|width_adapter|data_reg~14, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[14] , u0|mm_interconnect_0|width_adapter|data_reg[14], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[14]~14 , u0|mm_interconnect_0|width_adapter|out_data[14]~14, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~15 , u0|mm_interconnect_0|width_adapter|data_reg~15, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[15] , u0|mm_interconnect_0|width_adapter|data_reg[15], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[15]~15 , u0|mm_interconnect_0|width_adapter|out_data[15]~15, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|ShiftLeft0~3 , u0|mm_interconnect_0|width_adapter|ShiftLeft0~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~16 , u0|mm_interconnect_0|width_adapter|data_reg~16, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[16] , u0|mm_interconnect_0|width_adapter|data_reg[16], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[16]~16 , u0|mm_interconnect_0|width_adapter|out_data[16]~16, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~17 , u0|mm_interconnect_0|width_adapter|data_reg~17, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[17] , u0|mm_interconnect_0|width_adapter|data_reg[17], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[17]~17 , u0|mm_interconnect_0|width_adapter|out_data[17]~17, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~18 , u0|mm_interconnect_0|width_adapter|data_reg~18, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[18] , u0|mm_interconnect_0|width_adapter|data_reg[18], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[18]~18 , u0|mm_interconnect_0|width_adapter|out_data[18]~18, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~19 , u0|mm_interconnect_0|width_adapter|data_reg~19, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[19] , u0|mm_interconnect_0|width_adapter|data_reg[19], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[19]~19 , u0|mm_interconnect_0|width_adapter|out_data[19]~19, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~20 , u0|mm_interconnect_0|width_adapter|data_reg~20, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[20] , u0|mm_interconnect_0|width_adapter|data_reg[20], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[20]~20 , u0|mm_interconnect_0|width_adapter|out_data[20]~20, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~21 , u0|mm_interconnect_0|width_adapter|data_reg~21, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[21] , u0|mm_interconnect_0|width_adapter|data_reg[21], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[21]~21 , u0|mm_interconnect_0|width_adapter|out_data[21]~21, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~22 , u0|mm_interconnect_0|width_adapter|data_reg~22, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[22] , u0|mm_interconnect_0|width_adapter|data_reg[22], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[22]~22 , u0|mm_interconnect_0|width_adapter|out_data[22]~22, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~23 , u0|mm_interconnect_0|width_adapter|data_reg~23, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[23] , u0|mm_interconnect_0|width_adapter|data_reg[23], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[23]~23 , u0|mm_interconnect_0|width_adapter|out_data[23]~23, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~DUPLICATE , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|ShiftLeft2~0 , u0|mm_interconnect_0|width_adapter|ShiftLeft2~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|ShiftLeft2~1 , u0|mm_interconnect_0|width_adapter|ShiftLeft2~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|ShiftLeft2~2 , u0|mm_interconnect_0|width_adapter|ShiftLeft2~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|ShiftLeft2~3 , u0|mm_interconnect_0|width_adapter|ShiftLeft2~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|ShiftLeft2~4 , u0|mm_interconnect_0|width_adapter|ShiftLeft2~4, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|ShiftLeft2~5 , u0|mm_interconnect_0|width_adapter|ShiftLeft2~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|ShiftLeft2~6 , u0|mm_interconnect_0|width_adapter|ShiftLeft2~6, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|ShiftLeft2~7 , u0|mm_interconnect_0|width_adapter|ShiftLeft2~7, SoCKit_Top, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga_light_weight , u0|hps_0|fpga_interfaces|hps2fpga_light_weight, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[25] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[25], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Decoder0~1 , u0|mm_interconnect_0|width_adapter_001|Decoder0~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Decoder0~0 , u0|mm_interconnect_0|width_adapter_001|Decoder0~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Decoder0~2 , u0|mm_interconnect_0|width_adapter_001|Decoder0~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Add1~1 , u0|mm_interconnect_0|width_adapter_001|Add1~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|address_reg[12]~0 , u0|mm_interconnect_0|width_adapter_001|address_reg[12]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|address_reg[0] , u0|mm_interconnect_0|width_adapter_001|address_reg[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0, SoCKit_Top, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, SoCKit_Top, 1
instance = comp, \u0|hps_0|fpga_interfaces|clocks_resets , u0|hps_0|fpga_interfaces|clocks_resets, SoCKit_Top, 1
instance = comp, \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 , u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, SoCKit_Top, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], SoCKit_Top, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], SoCKit_Top, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, SoCKit_Top, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan64~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan64~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector31~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector31~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|int_output_sel[0]~0 , u0|mm_interconnect_0|width_adapter_001|int_output_sel[0]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|int_output_sel[0]~1 , u0|mm_interconnect_0|width_adapter_001|int_output_sel[0]~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Decoder0~3 , u0|mm_interconnect_0|width_adapter_001|Decoder0~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Add1~5 , u0|mm_interconnect_0|width_adapter_001|Add1~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|address_reg[1] , u0|mm_interconnect_0|width_adapter_001|address_reg[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector30~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector30~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|int_output_sel[1]~2 , u0|mm_interconnect_0|width_adapter_001|int_output_sel[1]~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|int_output_sel[1]~3 , u0|mm_interconnect_0|width_adapter_001|int_output_sel[1]~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~22 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~22, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~21 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~21, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18]~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18]~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~41 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~41, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~4 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~4, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7], SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 , u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|Equal0~0 , u0|master_0|b2p|Equal0~0, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|received_esc~0 , u0|master_0|b2p|received_esc~0, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|always2~0 , u0|master_0|b2p|always2~0, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|received_esc , u0|master_0|b2p|received_esc, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|Equal0~1 , u0|master_0|b2p|Equal0~1, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_valid~0 , u0|master_0|b2p|out_valid~0, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|received_channel~0 , u0|master_0|b2p|received_channel~0, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|received_channel , u0|master_0|b2p|received_channel, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|always0~0 , u0|master_0|b2p|always0~0, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_startofpacket~0 , u0|master_0|b2p|out_startofpacket~0, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_startofpacket , u0|master_0|b2p|out_startofpacket, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_channel[7]~0 , u0|master_0|b2p|out_channel[7]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_channel[3] , u0|master_0|b2p|out_channel[3], SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_channel[2] , u0|master_0|b2p|out_channel[2], SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_channel[6] , u0|master_0|b2p|out_channel[6], SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_channel[7] , u0|master_0|b2p|out_channel[7], SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_channel[0] , u0|master_0|b2p|out_channel[0], SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_channel[4] , u0|master_0|b2p|out_channel[4], SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_data[5]~0 , u0|master_0|b2p|out_data[5]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_channel[5] , u0|master_0|b2p|out_channel[5], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|enable~0 , u0|master_0|transacto|p2m|enable~0, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_channel[1] , u0|master_0|b2p|out_channel[1], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|enable , u0|master_0|transacto|p2m|enable, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~5 , u0|master_0|transacto|p2m|Add3~5, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~5 , u0|master_0|transacto|p2m|Add0~5, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector37~0 , u0|master_0|transacto|p2m|Selector37~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|always1~0 , u0|master_0|transacto|p2m|always1~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~65 , u0|master_0|transacto|p2m|state~65, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[70] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[70], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|master_0_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 , u0|mm_interconnect_0|master_0_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~72 , u0|master_0|transacto|p2m|state~72, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.READ_DATA_WAIT , u0|master_0|transacto|p2m|state.READ_DATA_WAIT, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_data~0 , u0|master_0|transacto|p2m|out_data~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~66 , u0|master_0|transacto|p2m|state~66, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.READ_SEND_ISSUE , u0|master_0|transacto|p2m|state.READ_SEND_ISSUE, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~64 , u0|master_0|transacto|p2m|state~64, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.READ_SEND_WAIT , u0|master_0|transacto|p2m|state.READ_SEND_WAIT, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[4]~0 , u0|master_0|transacto|p2m|counter[4]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[0] , u0|master_0|transacto|p2m|counter[0], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~1 , u0|master_0|transacto|p2m|Add3~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~1 , u0|master_0|transacto|p2m|Add0~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector36~0 , u0|master_0|transacto|p2m|Selector36~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[1] , u0|master_0|transacto|p2m|counter[1], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~21 , u0|master_0|transacto|p2m|Add3~21, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~21 , u0|master_0|transacto|p2m|Add0~21, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector35~0 , u0|master_0|transacto|p2m|Selector35~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[2] , u0|master_0|transacto|p2m|counter[2], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~17 , u0|master_0|transacto|p2m|Add3~17, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~17 , u0|master_0|transacto|p2m|Add0~17, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector34~0 , u0|master_0|transacto|p2m|Selector34~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[3] , u0|master_0|transacto|p2m|counter[3], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~13 , u0|master_0|transacto|p2m|Add3~13, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~13 , u0|master_0|transacto|p2m|Add0~13, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector33~0 , u0|master_0|transacto|p2m|Selector33~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[4] , u0|master_0|transacto|p2m|counter[4], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~61 , u0|master_0|transacto|p2m|Add3~61, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~61 , u0|master_0|transacto|p2m|Add0~61, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector32~0 , u0|master_0|transacto|p2m|Selector32~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[5] , u0|master_0|transacto|p2m|counter[5], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~57 , u0|master_0|transacto|p2m|Add3~57, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~57 , u0|master_0|transacto|p2m|Add0~57, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector31~0 , u0|master_0|transacto|p2m|Selector31~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[6] , u0|master_0|transacto|p2m|counter[6], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~53 , u0|master_0|transacto|p2m|Add3~53, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~53 , u0|master_0|transacto|p2m|Add0~53, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector30~0 , u0|master_0|transacto|p2m|Selector30~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[7] , u0|master_0|transacto|p2m|counter[7], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~49 , u0|master_0|transacto|p2m|Add3~49, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~49 , u0|master_0|transacto|p2m|Add0~49, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector29~0 , u0|master_0|transacto|p2m|Selector29~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[8]~1 , u0|master_0|transacto|p2m|counter[8]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[8] , u0|master_0|transacto|p2m|counter[8], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~45 , u0|master_0|transacto|p2m|Add3~45, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~45 , u0|master_0|transacto|p2m|Add0~45, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector28~0 , u0|master_0|transacto|p2m|Selector28~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[9] , u0|master_0|transacto|p2m|counter[9], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~9 , u0|master_0|transacto|p2m|Add3~9, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~9 , u0|master_0|transacto|p2m|Add0~9, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector27~0 , u0|master_0|transacto|p2m|Selector27~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[10] , u0|master_0|transacto|p2m|counter[10], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~41 , u0|master_0|transacto|p2m|Add3~41, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~41 , u0|master_0|transacto|p2m|Add0~41, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector26~0 , u0|master_0|transacto|p2m|Selector26~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[11] , u0|master_0|transacto|p2m|counter[11], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~37 , u0|master_0|transacto|p2m|Add3~37, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~37 , u0|master_0|transacto|p2m|Add0~37, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector25~0 , u0|master_0|transacto|p2m|Selector25~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[12] , u0|master_0|transacto|p2m|counter[12], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~33 , u0|master_0|transacto|p2m|Add3~33, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~33 , u0|master_0|transacto|p2m|Add0~33, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector24~0 , u0|master_0|transacto|p2m|Selector24~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[13] , u0|master_0|transacto|p2m|counter[13], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~29 , u0|master_0|transacto|p2m|Add3~29, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~29 , u0|master_0|transacto|p2m|Add0~29, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector23~0 , u0|master_0|transacto|p2m|Selector23~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[14] , u0|master_0|transacto|p2m|counter[14], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add3~25 , u0|master_0|transacto|p2m|Add3~25, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Add0~25 , u0|master_0|transacto|p2m|Add0~25, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector22~0 , u0|master_0|transacto|p2m|Selector22~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[15] , u0|master_0|transacto|p2m|counter[15], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Equal0~0 , u0|master_0|transacto|p2m|Equal0~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Equal0~1 , u0|master_0|transacto|p2m|Equal0~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Equal0~2 , u0|master_0|transacto|p2m|Equal0~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Equal10~0 , u0|master_0|transacto|p2m|Equal10~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~48 , u0|master_0|transacto|p2m|state~48, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~70 , u0|master_0|transacto|p2m|state~70, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.GET_ADDR2 , u0|master_0|transacto|p2m|state.GET_ADDR2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~71 , u0|master_0|transacto|p2m|state~71, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.GET_ADDR3 , u0|master_0|transacto|p2m|state.GET_ADDR3, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~63 , u0|master_0|transacto|p2m|state~63, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.GET_ADDR4 , u0|master_0|transacto|p2m|state.GET_ADDR4, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~47 , u0|master_0|transacto|p2m|state~47, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~49 , u0|master_0|transacto|p2m|state~49, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.READ_ASSERT , u0|master_0|transacto|p2m|state.READ_ASSERT, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~54 , u0|master_0|transacto|p2m|state~54, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~57 , u0|master_0|transacto|p2m|state~57, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~58 , u0|master_0|transacto|p2m|state~58, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.WRITE_WAIT , u0|master_0|transacto|p2m|state.WRITE_WAIT, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~52 , u0|master_0|transacto|p2m|state~52, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~53 , u0|master_0|transacto|p2m|state~53, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|Equal1~0 , u0|master_0|b2p|Equal1~0, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_endofpacket~0 , u0|master_0|b2p|out_endofpacket~0, SoCKit_Top, 1
instance = comp, \u0|master_0|b2p|out_endofpacket , u0|master_0|b2p|out_endofpacket, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~46 , u0|master_0|transacto|p2m|state~46, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~50 , u0|master_0|transacto|p2m|state~50, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~51 , u0|master_0|transacto|p2m|state~51, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~55 , u0|master_0|transacto|p2m|state~55, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~56 , u0|master_0|transacto|p2m|state~56, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.READ_CMD_WAIT , u0|master_0|transacto|p2m|state.READ_CMD_WAIT, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector81~0 , u0|master_0|transacto|p2m|Selector81~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~61 , u0|master_0|transacto|p2m|state~61, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~60 , u0|master_0|transacto|p2m|state~60, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~62 , u0|master_0|transacto|p2m|state~62, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.GET_EXTRA , u0|master_0|transacto|p2m|state.GET_EXTRA, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~67 , u0|master_0|transacto|p2m|state~67, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.GET_SIZE1 , u0|master_0|transacto|p2m|state.GET_SIZE1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~68 , u0|master_0|transacto|p2m|state~68, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.GET_SIZE2 , u0|master_0|transacto|p2m|state.GET_SIZE2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~69 , u0|master_0|transacto|p2m|state~69, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.GET_ADDR1 , u0|master_0|transacto|p2m|state.GET_ADDR1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector39~0 , u0|master_0|transacto|p2m|Selector39~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|last_trans , u0|master_0|transacto|p2m|last_trans, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|WideOr14~0 , u0|master_0|transacto|p2m|WideOr14~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|current_byte[1]~1 , u0|master_0|transacto|p2m|current_byte[1]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|current_byte[1]~2 , u0|master_0|transacto|p2m|current_byte[1]~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|current_byte[0] , u0|master_0|transacto|p2m|current_byte[0], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector70~0 , u0|master_0|transacto|p2m|Selector70~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|current_byte[1] , u0|master_0|transacto|p2m|current_byte[1], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|writedata[8]~2 , u0|master_0|transacto|p2m|writedata[8]~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|writedata[9] , u0|master_0|transacto|p2m|writedata[9], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[9] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[9], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|writedata[0]~1 , u0|master_0|transacto|p2m|writedata[0]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|writedata[1] , u0|master_0|transacto|p2m|writedata[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[1] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[1], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|writedata[16]~3 , u0|master_0|transacto|p2m|writedata[16]~3, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|writedata[17] , u0|master_0|transacto|p2m|writedata[17], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[17] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[17], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Mux7~0 , u0|mm_interconnect_0|width_adapter_001|Mux7~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[1] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|din0[1] , u0|vga_led_0|din0[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|Selector0~0 , u0|vga_led_0|scheduler|Selector0~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|rdreq1 , u0|vga_led_0|scheduler|rdreq1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq , u0|vga_led_0|fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal5~0 , u0|vga_led_0|buffer|Equal5~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|sel2~0 , u0|vga_led_0|scheduler|sel2~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|en2 , u0|vga_led_0|scheduler|en2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[0] , u0|vga_led_0|buffer|wrcount2[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add2~9 , u0|vga_led_0|buffer|Add2~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[2] , u0|vga_led_0|buffer|wrcount2[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Add2~13 , u0|vga_led_0|buffer|Add2~13, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[3] , u0|vga_led_0|buffer|wrcount2[3], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount2[4] , u0|vga_led_0|buffer|wrcount2[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~5 , u0|vga_led_0|buffer|readdata~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~6 , u0|vga_led_0|buffer|readdata~6, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata[4] , u0|vga_led_0|buffer|readdata[4], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[4] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[4], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[4]~4 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[4]~4, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~4 , u0|mm_interconnect_0|width_adapter|data_reg~4, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[4] , u0|mm_interconnect_0|width_adapter|data_reg[4], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[4]~4 , u0|mm_interconnect_0|width_adapter|out_data[4]~4, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[83]~7 , u0|mm_interconnect_0|cmd_xbar_mux|src_data[83]~7, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[83]~8 , u0|mm_interconnect_0|cmd_xbar_mux|src_data[83]~8, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector29~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector29~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[83]~9 , u0|mm_interconnect_0|cmd_xbar_mux|src_data[83]~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[83]~10 , u0|mm_interconnect_0|cmd_xbar_mux|src_data[83]~10, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[2] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add0~1 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add0~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add0~5 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add0~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add0~9 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add0~9, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|command[2] , u0|master_0|transacto|p2m|command[2], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|address[7]~0 , u0|master_0|transacto|p2m|address[7]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|address[2]~1 , u0|master_0|transacto|p2m|address[2]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|address[2] , u0|master_0|transacto|p2m|address[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector29~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector29~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[38] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[38], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Add1~9 , u0|mm_interconnect_0|width_adapter_001|Add1~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|address_reg[2] , u0|mm_interconnect_0|width_adapter_001|address_reg[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|d0_int_nxt_addr[2]~0 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|d0_int_nxt_addr[2]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_addr[2]~2 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_addr[2]~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_with_offset[2] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_with_offset[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~1 , u0|vga_led_0|buffer|readdata~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~2 , u0|vga_led_0|buffer|readdata~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata[2] , u0|vga_led_0|buffer|readdata[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[2] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[2]~2 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[2]~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~2 , u0|mm_interconnect_0|width_adapter|data_reg~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[2] , u0|mm_interconnect_0|width_adapter|data_reg[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[2]~2 , u0|mm_interconnect_0|width_adapter|out_data[2]~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|writedata[0] , u0|master_0|transacto|p2m|writedata[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[0] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[0], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|writedata[8] , u0|master_0|transacto|p2m|writedata[8], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[8] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[8], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|writedata[16] , u0|master_0|transacto|p2m|writedata[16], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[16] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[16], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|writedata[24] , u0|master_0|transacto|p2m|writedata[24], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[24] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[24], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Mux8~0 , u0|mm_interconnect_0|width_adapter_001|Mux8~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[0] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|din2[0]~0 , u0|vga_led_0|din2[0]~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|din2[0] , u0|vga_led_0|din2[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|din2[1] , u0|vga_led_0|din2[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|Selector1~1 , u0|vga_led_0|scheduler|Selector1~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|rdreq2 , u0|vga_led_0|scheduler|rdreq2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq , u0|vga_led_0|fifo2|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|en3~0 , u0|vga_led_0|scheduler|en3~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|en3 , u0|vga_led_0|scheduler|en3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[0] , u0|vga_led_0|buffer|wrcount3[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|wrcount3[1] , u0|vga_led_0|buffer|wrcount3[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Mux6~0 , u0|vga_led_0|buffer|Mux6~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~17 , u0|vga_led_0|buffer|readdata~17, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata[1] , u0|vga_led_0|buffer|readdata[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[1]~feeder , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[1]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[1] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~1 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~1 , u0|mm_interconnect_0|width_adapter|data_reg~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[1] , u0|mm_interconnect_0|width_adapter|data_reg[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[1]~1 , u0|mm_interconnect_0|width_adapter|out_data[1]~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[81]~0 , u0|mm_interconnect_0|cmd_xbar_mux|src_data[81]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[82]~4 , u0|mm_interconnect_0|cmd_xbar_mux|src_data[82]~4, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[82]~5 , u0|mm_interconnect_0|cmd_xbar_mux|src_data[82]~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[82]~6 , u0|mm_interconnect_0|cmd_xbar_mux|src_data[82]~6, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[1] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[1]~feeder , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[1]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[1] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~feeder , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add2~5 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add2~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~1 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~1 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|ShiftLeft0~1 , u0|mm_interconnect_0|width_adapter|ShiftLeft0~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~0 , u0|mm_interconnect_0|width_adapter|data_reg~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[0] , u0|mm_interconnect_0|width_adapter|data_reg[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[0]~0 , u0|mm_interconnect_0|width_adapter|out_data[0]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~15 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~15, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[83] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[83], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~14 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~14, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[82] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[82], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~feeder , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~13 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~13, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[81] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[81], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~12 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~12, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[80] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[80], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~feeder , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~11 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~11, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[79] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[79], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~10 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~10, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[78] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[78], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~9 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[77] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[77], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~8 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~8, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[76] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[76], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~feeder , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~7 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~7, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[75] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[75], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~feeder , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~6 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~6, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[74] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[74], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~feeder , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~5 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[73] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[73], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~4 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~4, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[72] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[72], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~feeder , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[89] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[89], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|LessThan2~0 , u0|mm_interconnect_0|width_adapter_001|LessThan2~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|count~0 , u0|mm_interconnect_0|width_adapter_001|count~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|count[0] , u0|mm_interconnect_0|width_adapter_001|count[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|count[1]~1 , u0|mm_interconnect_0|width_adapter_001|count[1]~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|count[1] , u0|mm_interconnect_0|width_adapter_001|count[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|count[0]~DUPLICATE , u0|mm_interconnect_0|width_adapter_001|count[0]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|out_endofpacket~0 , u0|mm_interconnect_0|width_adapter_001|out_endofpacket~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|in_ready~0 , u0|mm_interconnect_0|width_adapter_001|in_ready~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[81]~2 , u0|mm_interconnect_0|cmd_xbar_mux|src_data[81]~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[81]~1 , u0|mm_interconnect_0|cmd_xbar_mux|src_data[81]~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[81]~3 , u0|mm_interconnect_0|cmd_xbar_mux|src_data[81]~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_addr[0]~0 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_addr[0]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_with_offset[0] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_with_offset[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]~feeder , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|ShiftLeft0~0 , u0|mm_interconnect_0|width_adapter|ShiftLeft0~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|always10~0 , u0|mm_interconnect_0|width_adapter|always10~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|always10~1 , u0|mm_interconnect_0|width_adapter|always10~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector83~0 , u0|master_0|transacto|p2m|Selector83~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read , u0|master_0|transacto|p2m|read, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[71] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[71], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[44] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[44], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|rsp_xbar_demux|sink_ready~0 , u0|mm_interconnect_0|rsp_xbar_demux|sink_ready~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|rsp_xbar_demux|src1_valid~0 , u0|mm_interconnect_0|rsp_xbar_demux|src1_valid~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload[0] , u0|mm_interconnect_0|cmd_xbar_mux|src_payload[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|endofpacket_reg , u0|mm_interconnect_0|width_adapter_001|endofpacket_reg, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|out_endofpacket~1 , u0|mm_interconnect_0|width_adapter_001|out_endofpacket~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_eop_reg , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_eop_reg, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector3~0 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector3~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector2~5 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector2~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector2~0 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector2~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector2~6 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector2~6, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add4~17 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add4~17, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add4~21 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add4~21, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add4~25 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add4~25, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add4~1 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add4~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add4~5 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add4~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[5] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[5], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add4~9 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add4~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[6] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[6], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|last_packet_beat~1 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|last_packet_beat~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|last_packet_beat~2 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|last_packet_beat~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~25 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~25, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~17 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~17, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~21 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~21, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~1 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~5 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~25 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~25, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~17 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~17, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~21 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~21, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~1 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~5 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~9 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~9 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~13 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~13, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~13 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~13, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|LessThan0~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|LessThan0~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~29 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add0~29, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~29 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|Add1~29, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~8 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~8, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|last_packet_beat~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|last_packet_beat~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|last_packet_beat~3 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|last_packet_beat~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_endofpacket , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_endofpacket, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~1 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[76]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[76]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[76] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[76], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~0 , u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Add2~1 , u0|mm_interconnect_0|width_adapter_001|Add2~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|byte_cnt_reg[0] , u0|mm_interconnect_0|width_adapter_001|byte_cnt_reg[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|out_data[47]~0 , u0|mm_interconnect_0|width_adapter_001|out_data[47]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|WideNor0 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|WideNor0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_bytecount_reg_zero , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_bytecount_reg_zero, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~0 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~1 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[42] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_data_reg[42], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|p1_ready~0 , u0|mm_interconnect_0|width_adapter|p1_ready~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|p1_ready , u0|mm_interconnect_0|width_adapter|p1_ready, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|rsp_xbar_demux|src0_valid~0 , u0|mm_interconnect_0|rsp_xbar_demux|src0_valid~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~0 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|in_ready~1 , u0|mm_interconnect_0|width_adapter_001|in_ready~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|update_grant~0 , u0|mm_interconnect_0|cmd_xbar_mux|update_grant~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|saved_grant[2] , u0|mm_interconnect_0|cmd_xbar_mux|saved_grant[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|master_0_master_translator_avalon_universal_master_0_agent|av_waitrequest , u0|mm_interconnect_0|master_0_master_translator_avalon_universal_master_0_agent|av_waitrequest, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector5~0 , u0|master_0|transacto|p2m|Selector5~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|unshifted_byteenable~0 , u0|master_0|transacto|p2m|unshifted_byteenable~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|unshifted_byteenable[2]~1 , u0|master_0|transacto|p2m|unshifted_byteenable[2]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|unshifted_byteenable[1] , u0|master_0|transacto|p2m|unshifted_byteenable[1], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|unshifted_byteenable[0]~feeder , u0|master_0|transacto|p2m|unshifted_byteenable[0]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|unshifted_byteenable[0] , u0|master_0|transacto|p2m|unshifted_byteenable[0], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector4~0 , u0|master_0|transacto|p2m|Selector4~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector4~1 , u0|master_0|transacto|p2m|Selector4~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector4~2 , u0|master_0|transacto|p2m|Selector4~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|byteenable[1] , u0|master_0|transacto|p2m|byteenable[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[33] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[33], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector5~1 , u0|master_0|transacto|p2m|Selector5~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|byteenable[0] , u0|master_0|transacto|p2m|byteenable[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[32] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[32], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|unshifted_byteenable~2 , u0|master_0|transacto|p2m|unshifted_byteenable~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|unshifted_byteenable[2] , u0|master_0|transacto|p2m|unshifted_byteenable[2], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector3~0 , u0|master_0|transacto|p2m|Selector3~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector3~1 , u0|master_0|transacto|p2m|Selector3~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|byteenable[2] , u0|master_0|transacto|p2m|byteenable[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[34] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[34], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|unshifted_byteenable[3] , u0|master_0|transacto|p2m|unshifted_byteenable[3], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector2~1 , u0|master_0|transacto|p2m|Selector2~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector2~0 , u0|master_0|transacto|p2m|Selector2~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|byteenable[3] , u0|master_0|transacto|p2m|byteenable[3], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_data[35] , u0|mm_interconnect_0|cmd_xbar_mux|src_data[35], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Mux0~0 , u0|mm_interconnect_0|width_adapter_001|Mux0~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|read_latency_shift_reg~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|read_latency_shift_reg[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~3 , u0|vga_led_0|buffer|readdata~3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata~4 , u0|vga_led_0|buffer|readdata~4, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|readdata[3] , u0|vga_led_0|buffer|readdata[3], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[3]~feeder , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[3]~feeder, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[3] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator|av_readdata_pre[3], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3] , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[3]~3 , u0|mm_interconnect_0|vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[3]~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg~3 , u0|mm_interconnect_0|width_adapter|data_reg~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|data_reg[3] , u0|mm_interconnect_0|width_adapter|data_reg[3], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter|out_data[3]~3 , u0|mm_interconnect_0|width_adapter|out_data[3]~3, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[11] , u0|master_0|transacto|p2m|read_data_buffer[11], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[3] , u0|master_0|transacto|p2m|read_data_buffer[3], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[19] , u0|master_0|transacto|p2m|read_data_buffer[19], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector77~0 , u0|master_0|transacto|p2m|Selector77~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|command[3] , u0|master_0|transacto|p2m|command[3], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector77~1 , u0|master_0|transacto|p2m|Selector77~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector77~2 , u0|master_0|transacto|p2m|Selector77~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_data[2]~1 , u0|master_0|transacto|p2m|out_data[2]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_data[2]~4 , u0|master_0|transacto|p2m|out_data[2]~4, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_data[2]~3 , u0|master_0|transacto|p2m|out_data[2]~3, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_data[3] , u0|master_0|transacto|p2m|out_data[3], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|command[5] , u0|master_0|transacto|p2m|command[5], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|counter[13]~DUPLICATE , u0|master_0|transacto|p2m|counter[13]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector75~1 , u0|master_0|transacto|p2m|Selector75~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[13] , u0|master_0|transacto|p2m|read_data_buffer[13], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[5] , u0|master_0|transacto|p2m|read_data_buffer[5], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[21] , u0|master_0|transacto|p2m|read_data_buffer[21], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector75~0 , u0|master_0|transacto|p2m|Selector75~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector75~2 , u0|master_0|transacto|p2m|Selector75~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_data[5] , u0|master_0|transacto|p2m|out_data[5], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[14] , u0|master_0|transacto|p2m|read_data_buffer[14], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[6] , u0|master_0|transacto|p2m|read_data_buffer[6], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[22] , u0|master_0|transacto|p2m|read_data_buffer[22], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector74~0 , u0|master_0|transacto|p2m|Selector74~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|command[6]~feeder , u0|master_0|transacto|p2m|command[6]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|command[6] , u0|master_0|transacto|p2m|command[6], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector74~1 , u0|master_0|transacto|p2m|Selector74~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector74~2 , u0|master_0|transacto|p2m|Selector74~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_data[6] , u0|master_0|transacto|p2m|out_data[6], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector72~0 , u0|master_0|transacto|p2m|Selector72~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector38~0 , u0|master_0|transacto|p2m|Selector38~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|first_trans , u0|master_0|transacto|p2m|first_trans, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector72~1 , u0|master_0|transacto|p2m|Selector72~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_startofpacket , u0|master_0|transacto|p2m|out_startofpacket, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector82~0 , u0|master_0|transacto|p2m|Selector82~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector82~1 , u0|master_0|transacto|p2m|Selector82~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_endofpacket , u0|master_0|transacto|p2m|out_endofpacket, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|sent_eop~0 , u0|master_0|p2b|sent_eop~0, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|sent_eop~1 , u0|master_0|p2b|sent_eop~1, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|sent_eop , u0|master_0|p2b|sent_eop, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|in_ready~2 , u0|master_0|p2b|in_ready~2, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|sent_esc~0 , u0|master_0|p2b|sent_esc~0, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|sent_esc , u0|master_0|p2b|sent_esc, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector73~0 , u0|master_0|transacto|p2m|Selector73~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_data[2]~2 , u0|master_0|transacto|p2m|out_data[2]~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector73~1 , u0|master_0|transacto|p2m|Selector73~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[15] , u0|master_0|transacto|p2m|read_data_buffer[15], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[7] , u0|master_0|transacto|p2m|read_data_buffer[7], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[23] , u0|master_0|transacto|p2m|read_data_buffer[23], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Mux8~0 , u0|master_0|transacto|p2m|Mux8~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector73~2 , u0|master_0|transacto|p2m|Selector73~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector73~3 , u0|master_0|transacto|p2m|Selector73~3, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_data[7] , u0|master_0|transacto|p2m|out_data[7], SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|in_ready~3 , u0|master_0|p2b|in_ready~3, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector76~1 , u0|master_0|transacto|p2m|Selector76~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[4] , u0|master_0|transacto|p2m|read_data_buffer[4], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[12] , u0|master_0|transacto|p2m|read_data_buffer[12], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[20] , u0|master_0|transacto|p2m|read_data_buffer[20], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector76~0 , u0|master_0|transacto|p2m|Selector76~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector76~2 , u0|master_0|transacto|p2m|Selector76~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_data[4] , u0|master_0|transacto|p2m|out_data[4], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector78~1 , u0|master_0|transacto|p2m|Selector78~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[2] , u0|master_0|transacto|p2m|read_data_buffer[2], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[18] , u0|master_0|transacto|p2m|read_data_buffer[18], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[10] , u0|master_0|transacto|p2m|read_data_buffer[10], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector78~0 , u0|master_0|transacto|p2m|Selector78~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector78~2 , u0|master_0|transacto|p2m|Selector78~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_data[2] , u0|master_0|transacto|p2m|out_data[2], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector79~1 , u0|master_0|transacto|p2m|Selector79~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[17] , u0|master_0|transacto|p2m|read_data_buffer[17], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[9] , u0|master_0|transacto|p2m|read_data_buffer[9], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[1] , u0|master_0|transacto|p2m|read_data_buffer[1], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector79~0 , u0|master_0|transacto|p2m|Selector79~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector79~2 , u0|master_0|transacto|p2m|Selector79~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_data[1] , u0|master_0|transacto|p2m|out_data[1], SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|in_ready~4 , u0|master_0|p2b|in_ready~4, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|sent_channel~0 , u0|master_0|p2b|sent_channel~0, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|sent_sop~0 , u0|master_0|p2b|sent_sop~0, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|sent_sop , u0|master_0|p2b|sent_sop, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|sent_channel~1 , u0|master_0|p2b|sent_channel~1, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|sent_channel_char~0 , u0|master_0|p2b|sent_channel_char~0, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|sent_channel_char , u0|master_0|p2b|sent_channel_char, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|sent_channel~2 , u0|master_0|p2b|sent_channel~2, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|sent_channel , u0|master_0|p2b|sent_channel, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|stored_channel[0]~0 , u0|master_0|p2b|stored_channel[0]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|stored_channel[0] , u0|master_0|p2b|stored_channel[0], SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|in_ready~1 , u0|master_0|p2b|in_ready~1, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data~1 , u0|master_0|p2b|out_data~1, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data~2 , u0|master_0|p2b|out_data~2, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data[1] , u0|master_0|p2b|out_data[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~5 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~5, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~11 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~11, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector42~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector42~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~11 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~11, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~8 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~8, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~4 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~4, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~5 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~5, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~6 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~6, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~7 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~7, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~9 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~9, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~10 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~10, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[9]~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[9]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~4 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~4, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~5 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~5, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~6 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~6, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data[7]~4 , u0|master_0|p2b|out_data[7]~4, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data~9 , u0|master_0|p2b|out_data~9, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data[7] , u0|master_0|p2b|out_data[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7], SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data~8 , u0|master_0|p2b|out_data~8, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data[6] , u0|master_0|p2b|out_data[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6], SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data~5 , u0|master_0|p2b|out_data~5, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data[4] , u0|master_0|p2b|out_data[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4], SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data~6 , u0|master_0|p2b|out_data~6, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data[3] , u0|master_0|p2b|out_data[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3], SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data~7 , u0|master_0|p2b|out_data~7, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data[5] , u0|master_0|p2b|out_data[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[0] , u0|master_0|transacto|p2m|read_data_buffer[0], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[8] , u0|master_0|transacto|p2m|read_data_buffer[8], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|read_data_buffer[16] , u0|master_0|transacto|p2m|read_data_buffer[16], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector80~0 , u0|master_0|transacto|p2m|Selector80~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|command[0] , u0|master_0|transacto|p2m|command[0], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector80~1 , u0|master_0|transacto|p2m|Selector80~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector80~2 , u0|master_0|transacto|p2m|Selector80~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_data[0] , u0|master_0|transacto|p2m|out_data[0], SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data~0 , u0|master_0|p2b|out_data~0, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data[0] , u0|master_0|p2b|out_data[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0], SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data~3 , u0|master_0|p2b|out_data~3, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_data[2] , u0|master_0|p2b|out_data[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~7 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~7, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~8 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~8, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~DUPLICATE , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~12 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~12, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~15 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~15, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~24 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~24, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~28 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~28, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~29 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~29, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~10 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~10, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~30 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~30, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~22 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~22, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~25 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~25, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~26 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~26, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~27 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~27, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~34 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~34, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~38 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~38, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~19 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~19, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~18 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~18, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~13 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~13, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~16 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~16, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~17 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~17, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~9 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~9, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|node|sld_virtual_jtag_component|virtual_state_udr , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|node|sld_virtual_jtag_component|virtual_state_udr, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0 , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, SoCKit_Top, 1
instance = comp, \altera_internal_jtag~TCKUTAPCLKENA0 , altera_internal_jtag~TCKUTAPCLKENA0, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0], SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0]~feeder , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0]~feeder, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0] , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|command[1] , u0|master_0|transacto|p2m|command[1], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|command[7] , u0|master_0|transacto|p2m|command[7], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Equal4~0 , u0|master_0|transacto|p2m|Equal4~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector0~0 , u0|master_0|transacto|p2m|Selector0~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|current_byte[1]~0 , u0|master_0|transacto|p2m|current_byte[1]~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector71~0 , u0|master_0|transacto|p2m|Selector71~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|current_byte[0]~DUPLICATE , u0|master_0|transacto|p2m|current_byte[0]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Equal8~0 , u0|master_0|transacto|p2m|Equal8~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~73 , u0|master_0|transacto|p2m|state~73, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.RETURN_PACKET , u0|master_0|transacto|p2m|state.RETURN_PACKET, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector0~1 , u0|master_0|transacto|p2m|Selector0~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector0~2 , u0|master_0|transacto|p2m|Selector0~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|out_valid , u0|master_0|transacto|p2m|out_valid, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_valid~0 , u0|master_0|p2b|out_valid~0, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|out_valid , u0|master_0|p2b|out_valid, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|in_ready~0 , u0|master_0|p2b|in_ready~0, SoCKit_Top, 1
instance = comp, \u0|master_0|p2b|in_ready , u0|master_0|p2b|in_ready, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~74 , u0|master_0|transacto|p2m|state~74, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~75 , u0|master_0|transacto|p2m|state~75, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.0000 , u0|master_0|transacto|p2m|state.0000, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector1~0 , u0|master_0|transacto|p2m|Selector1~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|in_ready_0~0 , u0|master_0|transacto|p2m|in_ready_0~0, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|in_ready_0~1 , u0|master_0|transacto|p2m|in_ready_0~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|in_ready_0 , u0|master_0|transacto|p2m|in_ready_0, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|read~0 , u0|master_0|fifo|read~0, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|mem_rd_ptr[5]~5 , u0|master_0|fifo|mem_rd_ptr[5]~5, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|rd_ptr[5] , u0|master_0|fifo|rd_ptr[5], SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|next_full~1 , u0|master_0|fifo|next_full~1, SoCKit_Top, 1
instance = comp, \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid , u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|next_full~0 , u0|master_0|fifo|next_full~0, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|next_full~2 , u0|master_0|fifo|next_full~2, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|next_full~3 , u0|master_0|fifo|next_full~3, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|full , u0|master_0|fifo|full, SoCKit_Top, 1
instance = comp, \u0|master_0|fifo|write , u0|master_0|fifo|write, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|command[4] , u0|master_0|transacto|p2m|command[4], SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state~59 , u0|master_0|transacto|p2m|state~59, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|state.GET_WRITE_DATA , u0|master_0|transacto|p2m|state.GET_WRITE_DATA, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector81~1 , u0|master_0|transacto|p2m|Selector81~1, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|Selector81~2 , u0|master_0|transacto|p2m|Selector81~2, SoCKit_Top, 1
instance = comp, \u0|master_0|transacto|p2m|write , u0|master_0|transacto|p2m|write, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[2] , u0|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]~DUPLICATE , u0|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]~DUPLICATE, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|arb|adder|full_adder.cout[1] , u0|mm_interconnect_0|cmd_xbar_mux|arb|adder|full_adder.cout[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|arb|grant[2]~2 , u0|mm_interconnect_0|cmd_xbar_mux|arb|grant[2]~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|arb|adder|cout~0 , u0|mm_interconnect_0|cmd_xbar_mux|arb|adder|cout~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|saved_grant[0] , u0|mm_interconnect_0|cmd_xbar_mux|saved_grant[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_addr_data_both_valid , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_addr_data_both_valid, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|saved_grant[1] , u0|mm_interconnect_0|cmd_xbar_mux|saved_grant[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read~0 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|always3~0 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|always3~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector0~0 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector0~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~0 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector1~0 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Selector1~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~1 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~2 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|sink1_ready , u0|mm_interconnect_0|cmd_xbar_mux|sink1_ready, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_valid~0 , u0|mm_interconnect_0|cmd_xbar_mux|src_valid~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|WideOr1 , u0|mm_interconnect_0|cmd_xbar_mux|WideOr1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|always4~0 , u0|mm_interconnect_0|width_adapter_001|always4~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|use_reg~0 , u0|mm_interconnect_0|width_adapter_001|use_reg~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|use_reg , u0|mm_interconnect_0|width_adapter_001|use_reg, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add9~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add9~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[77]~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[77]~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add9~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add9~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[78]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[78]~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~1 , u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~2 , u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~3 , u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~5 , u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~6 , u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~6, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~12 , u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~12, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Add2~21 , u0|mm_interconnect_0|width_adapter_001|Add2~21, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|byte_cnt_reg[1] , u0|mm_interconnect_0|width_adapter_001|byte_cnt_reg[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Add2~25 , u0|mm_interconnect_0|width_adapter_001|Add2~25, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|byte_cnt_reg[2] , u0|mm_interconnect_0|width_adapter_001|byte_cnt_reg[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|out_data[49]~6 , u0|mm_interconnect_0|width_adapter_001|out_data[49]~6, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add9~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add9~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add8~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add8~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[79]~4 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[79]~4, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~7 , u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~7, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~8 , u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~8, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add9~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add9~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[80]~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[80]~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|cmd_xbar_mux|src_payload~3 , u0|mm_interconnect_0|cmd_xbar_mux|src_payload~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~9 , u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~13 , u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~13, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~10 , u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~10, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~11 , u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~11, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Add2~17 , u0|mm_interconnect_0|width_adapter_001|Add2~17, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|byte_cnt_reg[3] , u0|mm_interconnect_0|width_adapter_001|byte_cnt_reg[3], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Add2~13 , u0|mm_interconnect_0|width_adapter_001|Add2~13, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|byte_cnt_reg[4] , u0|mm_interconnect_0|width_adapter_001|byte_cnt_reg[4], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Add2~9 , u0|mm_interconnect_0|width_adapter_001|Add2~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|byte_cnt_reg[5] , u0|mm_interconnect_0|width_adapter_001|byte_cnt_reg[5], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|out_data[52]~2 , u0|mm_interconnect_0|width_adapter_001|out_data[52]~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~4 , u0|mm_interconnect_0|width_adapter_001|ShiftLeft0~4, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|Add2~5 , u0|mm_interconnect_0|width_adapter_001|Add2~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|byte_cnt_reg[6] , u0|mm_interconnect_0|width_adapter_001|byte_cnt_reg[6], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|out_data[53]~1 , u0|mm_interconnect_0|width_adapter_001|out_data[53]~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|out_data[48]~5 , u0|mm_interconnect_0|width_adapter_001|out_data[48]~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|out_data[50]~4 , u0|mm_interconnect_0|width_adapter_001|out_data[50]~4, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|width_adapter_001|out_data[51]~3 , u0|mm_interconnect_0|width_adapter_001|out_data[51]~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|new_burst_reg~0 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|new_burst_reg~0, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add1~17 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add1~17, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add1~21 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add1~21, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[2] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[2], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add1~25 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add1~25, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|new_burst_reg~1 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|new_burst_reg~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[3] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[3], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add1~1 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add1~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[6] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[6], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add1~5 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add1~5, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[4] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[4], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add1~9 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add1~9, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[5] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[5], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add1~13 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|Add1~13, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|new_burst_reg~2 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|new_burst_reg~2, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|new_burst_reg~3 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|new_burst_reg~3, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|new_burst_reg , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|new_burst_reg, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_addr[1]~1 , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|nxt_addr[1]~1, SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_with_offset[1] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_with_offset[1], SoCKit_Top, 1
instance = comp, \u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1] , u0|mm_interconnect_0|burst_adapter|altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|wrreq3~0 , u0|vga_led_0|wrreq3~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|wrreq3 , u0|vga_led_0|wrreq3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq , u0|vga_led_0|fifo3|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|scheduler|Equal14~1 , u0|vga_led_0|scheduler|Equal14~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex3[0] , u0|vga_led_0|buffer|hex3[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex1[0] , u0|vga_led_0|buffer|hex1[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex2[0]~feeder , u0|vga_led_0|buffer|hex2[0]~feeder, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex2[0] , u0|vga_led_0|buffer|hex2[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|curSegs[6]~1 , u0|vga_led_0|packet_Display|curSegs[6]~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|curSegs[6]~3 , u0|vga_led_0|packet_Display|curSegs[6]~3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|curSegs[6]~2 , u0|vga_led_0|packet_Display|curSegs[6]~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|megamux3|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0 , u0|vga_led_0|megamux3|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal22~0 , u0|vga_led_0|buffer|Equal22~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex7[0] , u0|vga_led_0|buffer|hex7[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|megamux0|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0 , u0|vga_led_0|megamux0|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal13~0 , u0|vga_led_0|buffer|Equal13~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex4[0] , u0|vga_led_0|buffer|hex4[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|megamux2|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0 , u0|vga_led_0|megamux2|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal19~0 , u0|vga_led_0|buffer|Equal19~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex6[0] , u0|vga_led_0|buffer|hex6[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|megamux1|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0 , u0|vga_led_0|megamux1|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal16~0 , u0|vga_led_0|buffer|Equal16~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex5[0] , u0|vga_led_0|buffer|hex5[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|curSegs[0]~9 , u0|vga_led_0|packet_Display|curSegs[0]~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|curSegs[0]~10 , u0|vga_led_0|packet_Display|curSegs[0]~10, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|segment[5]~0 , u0|vga_led_0|packet_Display|segment[5]~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|segment[6] , u0|vga_led_0|packet_Display|segment[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex0[5] , u0|vga_led_0|buffer|hex0[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex0[6] , u0|vga_led_0|buffer|hex0[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex0[2] , u0|vga_led_0|buffer|hex0[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex0[4]~3 , u0|vga_led_0|buffer|hex0[4]~3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex0[4] , u0|vga_led_0|buffer|hex0[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~14 , u0|vga_led_0|packet_Display|WideOr0~14, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~15 , u0|vga_led_0|packet_Display|WideOr0~15, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~13 , u0|vga_led_0|packet_Display|WideOr0~13, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex0[0] , u0|vga_led_0|buffer|hex0[0], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|curSegs[6]~8 , u0|vga_led_0|packet_Display|curSegs[6]~8, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~9 , u0|vga_led_0|packet_Display|WideOr0~9, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|segment[1]~3 , u0|vga_led_0|packet_Display|segment[1]~3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~10 , u0|vga_led_0|packet_Display|WideOr0~10, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~11 , u0|vga_led_0|packet_Display|WideOr0~11, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~12 , u0|vga_led_0|packet_Display|WideOr0~12, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~16 , u0|vga_led_0|packet_Display|WideOr0~16, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|VGA_R[0]~0 , u0|vga_led_0|packet_Display|VGA_R[0]~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex3[2] , u0|vga_led_0|buffer|hex3[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex3[4]~2 , u0|vga_led_0|buffer|hex3[4]~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex3[4] , u0|vga_led_0|buffer|hex3[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~4 , u0|vga_led_0|packet_Display|WideOr0~4, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex3[6] , u0|vga_led_0|buffer|hex3[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex3[5] , u0|vga_led_0|buffer|hex3[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~5 , u0|vga_led_0|packet_Display|WideOr0~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex2[2] , u0|vga_led_0|buffer|hex2[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex2[4]~2 , u0|vga_led_0|buffer|hex2[4]~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex2[4] , u0|vga_led_0|buffer|hex2[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~0 , u0|vga_led_0|packet_Display|WideOr0~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex2[6] , u0|vga_led_0|buffer|hex2[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex2[5] , u0|vga_led_0|buffer|hex2[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~1 , u0|vga_led_0|packet_Display|WideOr0~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex1[2] , u0|vga_led_0|buffer|hex1[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex1[4]~2 , u0|vga_led_0|buffer|hex1[4]~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex1[4] , u0|vga_led_0|buffer|hex1[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~2 , u0|vga_led_0|packet_Display|WideOr0~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex1[6] , u0|vga_led_0|buffer|hex1[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex1[5] , u0|vga_led_0|buffer|hex1[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~3 , u0|vga_led_0|packet_Display|WideOr0~3, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~6 , u0|vga_led_0|packet_Display|WideOr0~6, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|segment[4]~2 , u0|vga_led_0|packet_Display|segment[4]~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|segment[2]~1 , u0|vga_led_0|packet_Display|segment[2]~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal12~0 , u0|vga_led_0|buffer|Equal12~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex4[5] , u0|vga_led_0|buffer|hex4[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal15~0 , u0|vga_led_0|buffer|Equal15~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex5[5] , u0|vga_led_0|buffer|hex5[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal21~0 , u0|vga_led_0|buffer|Equal21~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex7[5] , u0|vga_led_0|buffer|hex7[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal18~0 , u0|vga_led_0|buffer|Equal18~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex6[5] , u0|vga_led_0|buffer|hex6[5], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|curSegs[5]~7 , u0|vga_led_0|packet_Display|curSegs[5]~7, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal14~0 , u0|vga_led_0|buffer|Equal14~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex4[2] , u0|vga_led_0|buffer|hex4[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal17~0 , u0|vga_led_0|buffer|Equal17~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex5[2] , u0|vga_led_0|buffer|hex5[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal20~0 , u0|vga_led_0|buffer|Equal20~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex6[2] , u0|vga_led_0|buffer|hex6[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|Equal23~0 , u0|vga_led_0|buffer|Equal23~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex7[2] , u0|vga_led_0|buffer|hex7[2], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|curSegs[2]~5 , u0|vga_led_0|packet_Display|curSegs[2]~5, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex4~1 , u0|vga_led_0|buffer|hex4~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex4[4] , u0|vga_led_0|buffer|hex4[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex7~1 , u0|vga_led_0|buffer|hex7~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex7[4] , u0|vga_led_0|buffer|hex7[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex5~1 , u0|vga_led_0|buffer|hex5~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex5[4] , u0|vga_led_0|buffer|hex5[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex6~1 , u0|vga_led_0|buffer|hex6~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex6[4] , u0|vga_led_0|buffer|hex6[4], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|curSegs[4]~6 , u0|vga_led_0|packet_Display|curSegs[4]~6, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~7 , u0|vga_led_0|packet_Display|WideOr0~7, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex4~0 , u0|vga_led_0|buffer|hex4~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex4[6] , u0|vga_led_0|buffer|hex4[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex5~0 , u0|vga_led_0|buffer|hex5~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex5[6] , u0|vga_led_0|buffer|hex5[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex6~0 , u0|vga_led_0|buffer|hex6~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex6[6] , u0|vga_led_0|buffer|hex6[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex7~0 , u0|vga_led_0|buffer|hex7~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|buffer|hex7[6] , u0|vga_led_0|buffer|hex7[6], SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|curSegs[6]~4 , u0|vga_led_0|packet_Display|curSegs[6]~4, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|WideOr0~8 , u0|vga_led_0|packet_Display|WideOr0~8, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|VGA_B[5]~2 , u0|vga_led_0|packet_Display|VGA_B[5]~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal4~0 , u0|vga_led_0|packet_Display|Equal4~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|VGA_BLANK_n~0 , u0|vga_led_0|packet_Display|VGA_BLANK_n~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|VGA_HS~0 , u0|vga_led_0|packet_Display|VGA_HS~0, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|VGA_R[0]~1 , u0|vga_led_0|packet_Display|VGA_R[0]~1, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|VGA_R[5]~2 , u0|vga_led_0|packet_Display|VGA_R[5]~2, SoCKit_Top, 1
instance = comp, \u0|vga_led_0|packet_Display|Equal4~1 , u0|vga_led_0|packet_Display|Equal4~1, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_uart0_inst_RX~input , hps_io_hps_io_uart0_inst_RX~input, SoCKit_Top, 1
instance = comp, \u0|hps_0|hps_io|border|uart0_inst , u0|hps_0|hps_io|border|uart0_inst, SoCKit_Top, 1
instance = comp, \u0|hps_0|fpga_interfaces|debug_apb , u0|hps_0|fpga_interfaces|debug_apb, SoCKit_Top, 1
instance = comp, \u0|hps_0|fpga_interfaces|tpiu , u0|hps_0|fpga_interfaces|tpiu, SoCKit_Top, 1
instance = comp, \u0|hps_0|fpga_interfaces|boot_from_fpga , u0|hps_0|fpga_interfaces|boot_from_fpga, SoCKit_Top, 1
instance = comp, \u0|hps_0|fpga_interfaces|fpga2hps , u0|hps_0|fpga_interfaces|fpga2hps, SoCKit_Top, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga , u0|hps_0|fpga_interfaces|hps2fpga, SoCKit_Top, 1
instance = comp, \u0|hps_0|fpga_interfaces|f2sdram , u0|hps_0|fpga_interfaces|f2sdram, SoCKit_Top, 1
instance = comp, \u0|hps_0|fpga_interfaces|interrupts , u0|hps_0|fpga_interfaces|interrupts, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], SoCKit_Top, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, SoCKit_Top, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, SoCKit_Top, 1
instance = comp, \AUD_ADCDAT~input , AUD_ADCDAT~input, SoCKit_Top, 1
instance = comp, \HSMC_CLKIN_n[1]~input , HSMC_CLKIN_n[1]~input, SoCKit_Top, 1
instance = comp, \HSMC_CLKIN_n[2]~input , HSMC_CLKIN_n[2]~input, SoCKit_Top, 1
instance = comp, \HSMC_CLKIN_p[1]~input , HSMC_CLKIN_p[1]~input, SoCKit_Top, 1
instance = comp, \HSMC_CLKIN_p[2]~input , HSMC_CLKIN_p[2]~input, SoCKit_Top, 1
instance = comp, \HSMC_CLK_IN0~input , HSMC_CLK_IN0~input, SoCKit_Top, 1
instance = comp, \IRDA_RXD~input , IRDA_RXD~input, SoCKit_Top, 1
instance = comp, \KEY[0]~input , KEY[0]~input, SoCKit_Top, 1
instance = comp, \KEY[1]~input , KEY[1]~input, SoCKit_Top, 1
instance = comp, \KEY[2]~input , KEY[2]~input, SoCKit_Top, 1
instance = comp, \KEY[3]~input , KEY[3]~input, SoCKit_Top, 1
instance = comp, \OSC_50_B3B~input , OSC_50_B3B~input, SoCKit_Top, 1
instance = comp, \OSC_50_B5B~input , OSC_50_B5B~input, SoCKit_Top, 1
instance = comp, \OSC_50_B8A~input , OSC_50_B8A~input, SoCKit_Top, 1
instance = comp, \PCIE_PERST_n~input , PCIE_PERST_n~input, SoCKit_Top, 1
instance = comp, \PCIE_WAKE_n~input , PCIE_WAKE_n~input, SoCKit_Top, 1
instance = comp, \RESET_n~input , RESET_n~input, SoCKit_Top, 1
instance = comp, \TEMP_DOUT~input , TEMP_DOUT~input, SoCKit_Top, 1
instance = comp, \USB_B2_CLK~input , USB_B2_CLK~input, SoCKit_Top, 1
instance = comp, \USB_OE_n~input , USB_OE_n~input, SoCKit_Top, 1
instance = comp, \USB_RD_n~input , USB_RD_n~input, SoCKit_Top, 1
instance = comp, \USB_RESET_n~input , USB_RESET_n~input, SoCKit_Top, 1
instance = comp, \USB_WR_n~input , USB_WR_n~input, SoCKit_Top, 1
instance = comp, \AUD_ADCLRCK~input , AUD_ADCLRCK~input, SoCKit_Top, 1
instance = comp, \AUD_BCLK~input , AUD_BCLK~input, SoCKit_Top, 1
instance = comp, \AUD_DACLRCK~input , AUD_DACLRCK~input, SoCKit_Top, 1
instance = comp, \AUD_I2C_SDAT~input , AUD_I2C_SDAT~input, SoCKit_Top, 1
instance = comp, \HSMC_D[0]~input , HSMC_D[0]~input, SoCKit_Top, 1
instance = comp, \HSMC_D[1]~input , HSMC_D[1]~input, SoCKit_Top, 1
instance = comp, \HSMC_D[2]~input , HSMC_D[2]~input, SoCKit_Top, 1
instance = comp, \HSMC_D[3]~input , HSMC_D[3]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[0]~input , HSMC_RX_n[0]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[1]~input , HSMC_RX_n[1]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[2]~input , HSMC_RX_n[2]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[3]~input , HSMC_RX_n[3]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[4]~input , HSMC_RX_n[4]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[5]~input , HSMC_RX_n[5]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[6]~input , HSMC_RX_n[6]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[7]~input , HSMC_RX_n[7]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[8]~input , HSMC_RX_n[8]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[9]~input , HSMC_RX_n[9]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[10]~input , HSMC_RX_n[10]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[11]~input , HSMC_RX_n[11]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[12]~input , HSMC_RX_n[12]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[13]~input , HSMC_RX_n[13]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[14]~input , HSMC_RX_n[14]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[15]~input , HSMC_RX_n[15]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_n[16]~input , HSMC_RX_n[16]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[0]~input , HSMC_RX_p[0]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[1]~input , HSMC_RX_p[1]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[2]~input , HSMC_RX_p[2]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[3]~input , HSMC_RX_p[3]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[4]~input , HSMC_RX_p[4]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[5]~input , HSMC_RX_p[5]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[6]~input , HSMC_RX_p[6]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[7]~input , HSMC_RX_p[7]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[8]~input , HSMC_RX_p[8]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[9]~input , HSMC_RX_p[9]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[10]~input , HSMC_RX_p[10]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[11]~input , HSMC_RX_p[11]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[12]~input , HSMC_RX_p[12]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[13]~input , HSMC_RX_p[13]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[14]~input , HSMC_RX_p[14]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[15]~input , HSMC_RX_p[15]~input, SoCKit_Top, 1
instance = comp, \HSMC_RX_p[16]~input , HSMC_RX_p[16]~input, SoCKit_Top, 1
instance = comp, \HSMC_SDA~input , HSMC_SDA~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[0]~input , HSMC_TX_n[0]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[1]~input , HSMC_TX_n[1]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[2]~input , HSMC_TX_n[2]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[3]~input , HSMC_TX_n[3]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[4]~input , HSMC_TX_n[4]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[5]~input , HSMC_TX_n[5]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[6]~input , HSMC_TX_n[6]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[7]~input , HSMC_TX_n[7]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[8]~input , HSMC_TX_n[8]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[9]~input , HSMC_TX_n[9]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[10]~input , HSMC_TX_n[10]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[11]~input , HSMC_TX_n[11]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[12]~input , HSMC_TX_n[12]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[13]~input , HSMC_TX_n[13]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[14]~input , HSMC_TX_n[14]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[15]~input , HSMC_TX_n[15]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_n[16]~input , HSMC_TX_n[16]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[0]~input , HSMC_TX_p[0]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[1]~input , HSMC_TX_p[1]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[2]~input , HSMC_TX_p[2]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[3]~input , HSMC_TX_p[3]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[4]~input , HSMC_TX_p[4]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[5]~input , HSMC_TX_p[5]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[6]~input , HSMC_TX_p[6]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[7]~input , HSMC_TX_p[7]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[8]~input , HSMC_TX_p[8]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[9]~input , HSMC_TX_p[9]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[10]~input , HSMC_TX_p[10]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[11]~input , HSMC_TX_p[11]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[12]~input , HSMC_TX_p[12]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[13]~input , HSMC_TX_p[13]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[14]~input , HSMC_TX_p[14]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[15]~input , HSMC_TX_p[15]~input, SoCKit_Top, 1
instance = comp, \HSMC_TX_p[16]~input , HSMC_TX_p[16]~input, SoCKit_Top, 1
instance = comp, \SI5338_SCL~input , SI5338_SCL~input, SoCKit_Top, 1
instance = comp, \SI5338_SDA~input , SI5338_SDA~input, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[0]~input , USB_B2_DATA[0]~input, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[1]~input , USB_B2_DATA[1]~input, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[2]~input , USB_B2_DATA[2]~input, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[3]~input , USB_B2_DATA[3]~input, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[4]~input , USB_B2_DATA[4]~input, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[5]~input , USB_B2_DATA[5]~input, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[6]~input , USB_B2_DATA[6]~input, SoCKit_Top, 1
instance = comp, \USB_B2_DATA[7]~input , USB_B2_DATA[7]~input, SoCKit_Top, 1
instance = comp, \USB_SCL~input , USB_SCL~input, SoCKit_Top, 1
instance = comp, \USB_SDA~input , USB_SDA~input, SoCKit_Top, 1
instance = comp, \hps_io_hps_io_gpio_inst_GPIO00~input , hps_io_hps_io_gpio_inst_GPIO00~input, SoCKit_Top, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, SoCKit_Top, 1
