// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hcal_cluster_hls_hcal_cluster_hls,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx550t-ffg1927-1,HLS_INPUT_CLOCK=32.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=22.825500,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1660,HLS_SYN_LUT=18351,HLS_VERSION=2023_2}" *)

module hcal_cluster_hls (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_fadc_hits_vxs_dout,
        s_fadc_hits_vxs_empty_n,
        s_fadc_hits_vxs_read,
        s_fadc_hits_fiber_dout,
        s_fadc_hits_fiber_empty_n,
        s_fadc_hits_fiber_read,
        s_cluster_all_0_din,
        s_cluster_all_0_full_n,
        s_cluster_all_0_write,
        s_cluster_all_1_din,
        s_cluster_all_1_full_n,
        s_cluster_all_1_write,
        s_cluster_all_2_din,
        s_cluster_all_2_full_n,
        s_cluster_all_2_write,
        s_cluster_all_3_din,
        s_cluster_all_3_full_n,
        s_cluster_all_3_write,
        s_fiberout_din,
        s_fiberout_full_n,
        s_fiberout_write,
        hit_dt,
        seed_threshold,
        cluster_threshold
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [4095:0] s_fadc_hits_vxs_dout;
input   s_fadc_hits_vxs_empty_n;
output   s_fadc_hits_vxs_read;
input  [511:0] s_fadc_hits_fiber_dout;
input   s_fadc_hits_fiber_empty_n;
output   s_fadc_hits_fiber_read;
output  [2303:0] s_cluster_all_0_din;
input   s_cluster_all_0_full_n;
output   s_cluster_all_0_write;
output  [2303:0] s_cluster_all_1_din;
input   s_cluster_all_1_full_n;
output   s_cluster_all_1_write;
output  [2303:0] s_cluster_all_2_din;
input   s_cluster_all_2_full_n;
output   s_cluster_all_2_write;
output  [2303:0] s_cluster_all_3_din;
input   s_cluster_all_3_full_n;
output   s_cluster_all_3_write;
output  [511:0] s_fiberout_din;
input   s_fiberout_full_n;
output   s_fiberout_write;
input  [2:0] hit_dt;
input  [12:0] seed_threshold;
input  [15:0] cluster_threshold;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg s_fadc_hits_vxs_read;
reg s_fadc_hits_fiber_read;
reg s_cluster_all_0_write;
reg s_cluster_all_1_write;
reg s_cluster_all_2_write;
reg s_cluster_all_3_write;
reg s_fiberout_write;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_23;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_22;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_46;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_10;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_9;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_27;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_26;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_11;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_6;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_44;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_17;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_16;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_37;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_36;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_5;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_4;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_42;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_15;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_14;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_35;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_34;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_3;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_2;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_40;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_13;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_12;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_33;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_32;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_1;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_38;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_11;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_10;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_31;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_30;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_21;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_20;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_36;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_9;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_8;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_29;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_28;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_19;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_18;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_34;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_7;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_6;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_27;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_26;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_17;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_16;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_32;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_5;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_4;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_25;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_24;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_15;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_14;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_30;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_3;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_2;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_23;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_22;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_13;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_12;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_29;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_28;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_1;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_21;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_20;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_19;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_18;
reg   [12:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_39;
reg   [2:0] p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_38;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_8;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_7;
reg   [12:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_25;
reg   [2:0] hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_24;
reg    s_fadc_hits_vxs_blk_n;
reg    s_fadc_hits_fiber_blk_n;
reg    s_fiberout_blk_n;
reg    s_cluster_all_0_blk_n;
reg    s_cluster_all_1_blk_n;
reg    s_cluster_all_2_blk_n;
reg    s_cluster_all_3_blk_n;
reg   [15:0] cluster_threshold_read_reg_15656;
wire   [12:0] vxs_hits_e_23_fu_578_p4;
reg   [12:0] vxs_hits_e_23_reg_15670;
wire   [12:0] vxs_hits_e_24_fu_598_p4;
reg   [12:0] vxs_hits_e_24_reg_15675;
wire   [12:0] vxs_hits_e_25_fu_618_p4;
reg   [12:0] vxs_hits_e_25_reg_15680;
wire   [12:0] vxs_hits_e_26_fu_638_p4;
reg   [12:0] vxs_hits_e_26_reg_15685;
wire   [12:0] vxs_hits_e_27_fu_658_p4;
reg   [12:0] vxs_hits_e_27_reg_15690;
wire   [12:0] vxs_hits_e_28_fu_678_p4;
reg   [12:0] vxs_hits_e_28_reg_15695;
wire   [12:0] vxs_hits_e_29_fu_698_p4;
reg   [12:0] vxs_hits_e_29_reg_15700;
wire   [12:0] vxs_hits_e_30_fu_718_p4;
reg   [12:0] vxs_hits_e_30_reg_15705;
reg   [12:0] vxs_hits_e_31_reg_15711;
reg   [12:0] vxs_hits_e_41_reg_15719;
reg   [12:0] vxs_hits_e_42_reg_15727;
reg   [2:0] nearby_hit_cur_t_23_reg_15735;
wire   [3:0] allc_nhits_fu_1970_p3;
reg   [3:0] allc_nhits_reg_15740;
wire   [2:0] allc_t_fu_1978_p3;
reg   [2:0] allc_t_reg_15745;
wire   [15:0] allc_e_fu_1986_p3;
reg   [15:0] allc_e_reg_15751;
reg   [12:0] nearby_hit_pre_e_4_reg_15757;
reg   [12:0] nearby_hit_cur_e_24_reg_15762;
reg   [2:0] nearby_hit_cur_t_24_reg_15767;
wire   [15:0] total_e_37_fu_2762_p3;
reg   [15:0] total_e_37_reg_15772;
wire   [0:0] or_ln265_37_fu_2828_p2;
reg   [0:0] or_ln265_37_reg_15778;
wire   [0:0] or_ln265_39_fu_2902_p2;
reg   [0:0] or_ln265_39_reg_15783;
wire   [0:0] or_ln265_41_fu_2976_p2;
reg   [0:0] or_ln265_41_reg_15788;
wire   [15:0] zext_ln303_7_fu_3060_p1;
reg   [15:0] zext_ln303_7_reg_15793;
wire   [0:0] or_ln265_43_fu_3064_p2;
reg   [0:0] or_ln265_43_reg_15798;
wire   [15:0] zext_ln310_7_fu_3134_p1;
reg   [15:0] zext_ln310_7_reg_15803;
wire   [0:0] or_ln265_45_fu_3138_p2;
reg   [0:0] or_ln265_45_reg_15808;
wire   [15:0] zext_ln317_7_fu_3196_p1;
reg   [15:0] zext_ln317_7_reg_15813;
wire   [0:0] or_ln265_47_fu_3212_p2;
reg   [0:0] or_ln265_47_reg_15818;
wire   [3:0] add_ln324_7_fu_3284_p2;
reg   [3:0] add_ln324_7_reg_15823;
wire   [0:0] or_ln321_1_fu_3290_p2;
reg   [0:0] or_ln321_1_reg_15828;
reg   [12:0] nearby_hit_pre_e_6_reg_15835;
reg   [12:0] nearby_hit_cur_e_25_reg_15840;
reg   [2:0] nearby_hit_cur_t_25_reg_15845;
wire   [15:0] total_e_68_fu_4020_p3;
reg   [15:0] total_e_68_reg_15850;
wire   [0:0] or_ln265_67_fu_4086_p2;
reg   [0:0] or_ln265_67_reg_15856;
wire   [0:0] or_ln265_69_fu_4160_p2;
reg   [0:0] or_ln265_69_reg_15861;
wire   [0:0] or_ln265_71_fu_4234_p2;
reg   [0:0] or_ln265_71_reg_15866;
wire   [15:0] zext_ln303_10_fu_4318_p1;
reg   [15:0] zext_ln303_10_reg_15871;
wire   [0:0] or_ln265_73_fu_4322_p2;
reg   [0:0] or_ln265_73_reg_15876;
wire   [15:0] zext_ln310_11_fu_4392_p1;
reg   [15:0] zext_ln310_11_reg_15881;
wire   [0:0] or_ln265_75_fu_4396_p2;
reg   [0:0] or_ln265_75_reg_15886;
wire   [15:0] zext_ln317_11_fu_4454_p1;
reg   [15:0] zext_ln317_11_reg_15891;
wire   [0:0] or_ln265_77_fu_4470_p2;
reg   [0:0] or_ln265_77_reg_15896;
wire   [3:0] add_ln324_12_fu_4542_p2;
reg   [3:0] add_ln324_12_reg_15901;
wire   [0:0] or_ln321_2_fu_4548_p2;
reg   [0:0] or_ln321_2_reg_15906;
reg   [12:0] nearby_hit_pre_e_8_reg_15913;
reg   [12:0] nearby_hit_cur_e_26_reg_15918;
reg   [2:0] nearby_hit_cur_t_26_reg_15923;
wire   [15:0] total_e_99_fu_5278_p3;
reg   [15:0] total_e_99_reg_15928;
wire   [0:0] or_ln265_97_fu_5344_p2;
reg   [0:0] or_ln265_97_reg_15934;
wire   [0:0] or_ln265_99_fu_5418_p2;
reg   [0:0] or_ln265_99_reg_15939;
wire   [0:0] or_ln265_101_fu_5492_p2;
reg   [0:0] or_ln265_101_reg_15944;
wire   [15:0] zext_ln303_13_fu_5576_p1;
reg   [15:0] zext_ln303_13_reg_15949;
wire   [0:0] or_ln265_103_fu_5580_p2;
reg   [0:0] or_ln265_103_reg_15954;
wire   [15:0] zext_ln310_14_fu_5650_p1;
reg   [15:0] zext_ln310_14_reg_15959;
wire   [0:0] or_ln265_105_fu_5654_p2;
reg   [0:0] or_ln265_105_reg_15964;
wire   [15:0] zext_ln317_14_fu_5712_p1;
reg   [15:0] zext_ln317_14_reg_15969;
wire   [0:0] or_ln265_107_fu_5728_p2;
reg   [0:0] or_ln265_107_reg_15974;
wire   [3:0] add_ln324_17_fu_5800_p2;
reg   [3:0] add_ln324_17_reg_15979;
wire   [0:0] or_ln321_3_fu_5806_p2;
reg   [0:0] or_ln321_3_reg_15984;
reg   [12:0] nearby_hit_pre_e_10_reg_15991;
reg   [12:0] nearby_hit_cur_e_27_reg_15996;
reg   [2:0] nearby_hit_cur_t_27_reg_16001;
wire   [15:0] total_e_130_fu_6536_p3;
reg   [15:0] total_e_130_reg_16006;
wire   [0:0] or_ln265_127_fu_6602_p2;
reg   [0:0] or_ln265_127_reg_16012;
wire   [0:0] or_ln265_129_fu_6676_p2;
reg   [0:0] or_ln265_129_reg_16017;
wire   [0:0] or_ln265_131_fu_6750_p2;
reg   [0:0] or_ln265_131_reg_16022;
wire   [15:0] zext_ln303_16_fu_6834_p1;
reg   [15:0] zext_ln303_16_reg_16027;
wire   [0:0] or_ln265_133_fu_6838_p2;
reg   [0:0] or_ln265_133_reg_16032;
wire   [15:0] zext_ln310_17_fu_6908_p1;
reg   [15:0] zext_ln310_17_reg_16037;
wire   [0:0] or_ln265_135_fu_6912_p2;
reg   [0:0] or_ln265_135_reg_16042;
wire   [15:0] zext_ln317_17_fu_6970_p1;
reg   [15:0] zext_ln317_17_reg_16047;
wire   [0:0] or_ln265_137_fu_6986_p2;
reg   [0:0] or_ln265_137_reg_16052;
wire   [3:0] add_ln324_22_fu_7058_p2;
reg   [3:0] add_ln324_22_reg_16057;
wire   [0:0] or_ln321_4_fu_7064_p2;
reg   [0:0] or_ln321_4_reg_16062;
reg   [12:0] nearby_hit_pre_e_12_reg_16069;
reg   [12:0] nearby_hit_cur_e_28_reg_16074;
reg   [2:0] nearby_hit_cur_t_28_reg_16079;
wire   [15:0] total_e_161_fu_7794_p3;
reg   [15:0] total_e_161_reg_16084;
wire   [0:0] or_ln265_157_fu_7860_p2;
reg   [0:0] or_ln265_157_reg_16090;
wire   [0:0] or_ln265_159_fu_7934_p2;
reg   [0:0] or_ln265_159_reg_16095;
wire   [0:0] or_ln265_161_fu_8008_p2;
reg   [0:0] or_ln265_161_reg_16100;
wire   [15:0] zext_ln303_19_fu_8092_p1;
reg   [15:0] zext_ln303_19_reg_16105;
wire   [0:0] or_ln265_163_fu_8096_p2;
reg   [0:0] or_ln265_163_reg_16110;
wire   [15:0] zext_ln310_20_fu_8166_p1;
reg   [15:0] zext_ln310_20_reg_16115;
wire   [0:0] or_ln265_165_fu_8170_p2;
reg   [0:0] or_ln265_165_reg_16120;
wire   [15:0] zext_ln317_20_fu_8228_p1;
reg   [15:0] zext_ln317_20_reg_16125;
wire   [0:0] or_ln265_167_fu_8244_p2;
reg   [0:0] or_ln265_167_reg_16130;
wire   [3:0] add_ln324_27_fu_8316_p2;
reg   [3:0] add_ln324_27_reg_16135;
wire   [0:0] or_ln321_5_fu_8322_p2;
reg   [0:0] or_ln321_5_reg_16140;
reg   [12:0] nearby_hit_pre_e_14_reg_16147;
reg   [12:0] nearby_hit_cur_e_29_reg_16152;
reg   [2:0] nearby_hit_cur_t_29_reg_16157;
wire   [15:0] total_e_192_fu_9052_p3;
reg   [15:0] total_e_192_reg_16162;
wire   [0:0] or_ln265_187_fu_9118_p2;
reg   [0:0] or_ln265_187_reg_16168;
wire   [0:0] or_ln265_189_fu_9192_p2;
reg   [0:0] or_ln265_189_reg_16173;
wire   [0:0] or_ln265_191_fu_9266_p2;
reg   [0:0] or_ln265_191_reg_16178;
wire   [15:0] zext_ln303_22_fu_9350_p1;
reg   [15:0] zext_ln303_22_reg_16183;
wire   [0:0] or_ln265_193_fu_9354_p2;
reg   [0:0] or_ln265_193_reg_16188;
wire   [15:0] zext_ln310_23_fu_9424_p1;
reg   [15:0] zext_ln310_23_reg_16193;
wire   [0:0] or_ln265_195_fu_9428_p2;
reg   [0:0] or_ln265_195_reg_16198;
wire   [15:0] zext_ln317_23_fu_9486_p1;
reg   [15:0] zext_ln317_23_reg_16203;
wire   [0:0] or_ln265_197_fu_9502_p2;
reg   [0:0] or_ln265_197_reg_16208;
wire   [3:0] add_ln324_32_fu_9574_p2;
reg   [3:0] add_ln324_32_reg_16213;
wire   [0:0] or_ln321_6_fu_9580_p2;
reg   [0:0] or_ln321_6_reg_16218;
reg   [12:0] nearby_hit_pre_e_16_reg_16225;
reg   [12:0] nearby_hit_cur_e_30_reg_16230;
reg   [2:0] nearby_hit_cur_t_30_reg_16241;
wire   [15:0] total_e_223_fu_10310_p3;
reg   [15:0] total_e_223_reg_16246;
wire   [0:0] or_ln265_217_fu_10376_p2;
reg   [0:0] or_ln265_217_reg_16252;
wire   [0:0] or_ln265_219_fu_10450_p2;
reg   [0:0] or_ln265_219_reg_16257;
wire   [0:0] or_ln265_221_fu_10524_p2;
reg   [0:0] or_ln265_221_reg_16262;
wire   [15:0] zext_ln303_25_fu_10608_p1;
reg   [15:0] zext_ln303_25_reg_16267;
wire   [0:0] or_ln265_223_fu_10612_p2;
reg   [0:0] or_ln265_223_reg_16272;
wire   [15:0] zext_ln310_26_fu_10682_p1;
reg   [15:0] zext_ln310_26_reg_16277;
wire   [0:0] or_ln265_225_fu_10686_p2;
reg   [0:0] or_ln265_225_reg_16282;
wire   [15:0] zext_ln317_26_fu_10744_p1;
reg   [15:0] zext_ln317_26_reg_16287;
wire   [0:0] or_ln265_227_fu_10760_p2;
reg   [0:0] or_ln265_227_reg_16292;
wire   [3:0] add_ln324_37_fu_10832_p2;
reg   [3:0] add_ln324_37_reg_16297;
wire   [0:0] or_ln321_7_fu_10838_p2;
reg   [0:0] or_ln321_7_reg_16302;
reg   [12:0] nearby_hit_cur_e_31_reg_16309;
reg   [2:0] nearby_hit_cur_t_31_reg_16325;
reg   [12:0] nearby_hit_cur_e_20_reg_16330;
wire   [0:0] icmp_ln285_8_fu_10868_p2;
reg   [0:0] icmp_ln285_8_reg_16336;
wire   [1:0] nhits_327_fu_11304_p3;
reg   [1:0] nhits_327_reg_16341;
wire   [0:0] nhits_336_fu_11550_p2;
reg   [0:0] nhits_336_reg_16346;
wire   [15:0] total_e_254_fu_11556_p3;
reg   [15:0] total_e_254_reg_16351;
wire   [0:0] icmp_ln265_123_fu_11594_p2;
reg   [0:0] icmp_ln265_123_reg_16357;
wire   [0:0] icmp_ln265_124_fu_11614_p2;
reg   [0:0] icmp_ln265_124_reg_16363;
wire   [0:0] or_ln265_252_fu_11646_p2;
reg   [0:0] or_ln265_252_reg_16368;
wire   [15:0] zext_ln303_28_fu_11694_p1;
reg   [15:0] zext_ln303_28_reg_16375;
wire   [0:0] or_ln265_254_fu_11698_p2;
reg   [0:0] or_ln265_254_reg_16380;
wire   [0:0] icmp_ln265_127_fu_11714_p2;
reg   [0:0] icmp_ln265_127_reg_16388;
wire   [0:0] icmp_ln265_128_fu_11734_p2;
reg   [0:0] icmp_ln265_128_reg_16393;
wire   [2:0] add_ln324_38_fu_11740_p2;
reg   [2:0] add_ln324_38_reg_16398;
wire   [0:0] icmp_ln285_9_fu_11762_p2;
reg   [0:0] icmp_ln285_9_reg_16403;
wire   [0:0] or_ln265_260_fu_11814_p2;
reg   [0:0] or_ln265_260_reg_16408;
wire   [0:0] or_ln265_262_fu_11868_p2;
reg   [0:0] or_ln265_262_reg_16414;
wire   [0:0] or_ln265_264_fu_11924_p2;
reg   [0:0] or_ln265_264_reg_16419;
wire   [1:0] nhits_368_fu_12154_p3;
reg   [1:0] nhits_368_reg_16424;
wire   [0:0] or_ln265_272_fu_12232_p2;
reg   [0:0] or_ln265_272_reg_16429;
wire   [0:0] nhits_370_fu_12244_p2;
reg   [0:0] nhits_370_reg_16435;
wire   [15:0] total_e_281_fu_12250_p3;
reg   [15:0] total_e_281_reg_16440;
wire   [0:0] icmp_ln265_136_fu_12264_p2;
reg   [0:0] icmp_ln265_136_reg_16446;
wire   [0:0] icmp_ln265_137_fu_12276_p2;
reg   [0:0] icmp_ln265_137_reg_16451;
wire   [0:0] icmp_ln265_138_fu_12312_p2;
reg   [0:0] icmp_ln265_138_reg_16456;
wire   [0:0] icmp_ln265_139_fu_12328_p2;
reg   [0:0] icmp_ln265_139_reg_16462;
wire   [0:0] icmp_ln265_140_fu_12348_p2;
reg   [0:0] icmp_ln265_140_reg_16467;
wire   [0:0] icmp_ln265_141_fu_12384_p2;
reg   [0:0] icmp_ln265_141_reg_16472;
wire   [0:0] icmp_ln265_142_fu_12400_p2;
reg   [0:0] icmp_ln265_142_reg_16478;
wire   [0:0] icmp_ln265_143_fu_12420_p2;
reg   [0:0] icmp_ln265_143_reg_16483;
wire   [12:0] vxs_hits_e_fu_544_p1;
wire   [2:0] vxs_hits_t_fu_548_p4;
wire   [12:0] vxs_hits_e_32_fu_758_p4;
wire   [2:0] vxs_hits_t_32_fu_768_p4;
wire   [12:0] vxs_hits_e_22_fu_558_p4;
wire   [2:0] vxs_hits_t_22_fu_568_p4;
wire   [12:0] vxs_hits_e_33_fu_778_p4;
wire   [2:0] vxs_hits_t_33_fu_788_p4;
wire   [2:0] vxs_hits_t_23_fu_588_p4;
wire   [12:0] vxs_hits_e_34_fu_798_p4;
wire   [2:0] vxs_hits_t_34_fu_808_p4;
wire   [2:0] vxs_hits_t_24_fu_608_p4;
wire   [12:0] vxs_hits_e_35_fu_818_p4;
wire   [2:0] vxs_hits_t_35_fu_828_p4;
wire   [2:0] vxs_hits_t_25_fu_628_p4;
wire   [12:0] vxs_hits_e_36_fu_838_p4;
wire   [2:0] vxs_hits_t_36_fu_848_p4;
wire   [2:0] vxs_hits_t_26_fu_648_p4;
wire   [12:0] vxs_hits_e_37_fu_858_p4;
wire   [2:0] vxs_hits_t_37_fu_868_p4;
wire   [2:0] vxs_hits_t_27_fu_668_p4;
wire   [12:0] vxs_hits_e_38_fu_878_p4;
wire   [2:0] vxs_hits_t_38_fu_888_p4;
wire   [2:0] vxs_hits_t_28_fu_688_p4;
wire   [12:0] vxs_hits_e_39_fu_898_p4;
wire   [2:0] vxs_hits_t_39_fu_908_p4;
wire   [2:0] vxs_hits_t_29_fu_708_p4;
wire   [12:0] vxs_hits_e_40_fu_918_p4;
wire   [2:0] vxs_hits_t_40_fu_928_p4;
wire   [2:0] vxs_hits_t_30_fu_728_p4;
wire   [2:0] vxs_hits_t_41_fu_948_p4;
wire   [2:0] vxs_hits_t_31_fu_748_p4;
wire   [2:0] vxs_hits_t_42_fu_968_p4;
wire   [3:0] zext_ln264_fu_1076_p1;
wire   [3:0] zext_ln291_fu_1048_p1;
wire   [0:0] icmp_ln264_fu_1070_p2;
wire   [3:0] sub_ln264_fu_1080_p2;
wire   [3:0] sub_ln264_1_fu_1086_p2;
wire   [3:0] diff_fu_1092_p3;
wire   [3:0] zext_ln265_fu_1100_p1;
wire   [0:0] icmp_ln300_fu_1110_p2;
wire   [13:0] zext_ln303_3_fu_1126_p1;
wire   [13:0] zext_ln293_fu_1052_p1;
wire   [0:0] icmp_ln299_fu_1064_p2;
wire   [0:0] icmp_ln265_fu_1104_p2;
wire   [0:0] or_ln265_fu_1136_p2;
wire   [0:0] nhits_2_fu_1142_p2;
wire   [0:0] nhits_fu_1116_p2;
wire   [13:0] total_e_1_fu_1130_p2;
wire   [13:0] total_e_2_fu_1158_p3;
wire   [3:0] add_i_i429_i1_fu_1056_p3;
wire   [3:0] zext_ln264_1_fu_1176_p1;
wire   [3:0] diff_1_fu_1180_p2;
wire   [0:0] icmp_ln307_fu_1192_p2;
wire   [14:0] zext_ln293_1_fu_1166_p1;
wire   [14:0] zext_ln310_3_fu_1216_p1;
wire   [0:0] icmp_ln306_fu_1170_p2;
wire   [0:0] icmp_ln265_1_fu_1186_p2;
wire   [0:0] or_ln265_2_fu_1226_p2;
wire   [1:0] zext_ln265_1_fu_1148_p1;
wire   [1:0] nhits_3_fu_1204_p3;
wire   [0:0] xor_ln307_fu_1198_p2;
wire   [0:0] nhits_1_fu_1152_p2;
wire   [0:0] or_ln265_3_fu_1240_p2;
wire   [14:0] total_e_3_fu_1220_p2;
wire   [3:0] or_ln_fu_1266_p3;
wire   [3:0] diff_2_fu_1274_p2;
wire   [0:0] icmp_ln314_fu_1286_p2;
wire   [1:0] nhits_4_fu_1232_p3;
wire   [14:0] total_e_4_fu_1252_p3;
wire   [14:0] zext_ln317_3_fu_1308_p1;
wire   [0:0] icmp_ln313_fu_1260_p2;
wire   [0:0] icmp_ln265_2_fu_1280_p2;
wire   [0:0] or_ln265_4_fu_1318_p2;
wire   [1:0] nhits_6_fu_1298_p2;
wire   [1:0] nhits_7_fu_1324_p3;
wire   [0:0] xor_ln314_fu_1292_p2;
wire   [0:0] nhits_5_fu_1246_p2;
wire   [0:0] or_ln265_5_fu_1336_p2;
wire   [14:0] total_e_5_fu_1312_p2;
wire   [14:0] total_e_6_fu_1348_p3;
wire   [3:0] zext_ln264_2_fu_1372_p1;
wire   [0:0] icmp_ln264_1_fu_1366_p2;
wire   [3:0] sub_ln264_4_fu_1376_p2;
wire   [3:0] sub_ln264_5_fu_1382_p2;
wire   [3:0] diff_3_fu_1388_p3;
wire   [0:0] icmp_ln300_1_fu_1402_p2;
wire   [15:0] zext_ln293_2_fu_1356_p1;
wire   [15:0] zext_ln303_1_fu_1414_p1;
wire   [0:0] icmp_ln299_1_fu_1360_p2;
wire   [0:0] icmp_ln265_3_fu_1396_p2;
wire   [0:0] or_ln265_6_fu_1428_p2;
wire   [0:0] nhits_10_fu_1434_p2;
wire   [0:0] xor_ln300_fu_1408_p2;
wire   [0:0] nhits_8_fu_1342_p2;
wire   [0:0] or_ln265_7_fu_1444_p2;
wire   [15:0] total_e_7_fu_1422_p2;
wire   [3:0] zext_ln264_3_fu_1470_p1;
wire   [3:0] diff_4_fu_1474_p2;
wire   [0:0] icmp_ln307_1_fu_1486_p2;
wire   [15:0] total_e_8_fu_1456_p3;
wire   [15:0] zext_ln310_1_fu_1506_p1;
wire   [0:0] icmp_ln306_1_fu_1464_p2;
wire   [0:0] icmp_ln265_4_fu_1480_p2;
wire   [0:0] or_ln265_8_fu_1520_p2;
wire   [1:0] zext_ln265_2_fu_1440_p1;
wire   [1:0] nhits_11_fu_1498_p3;
wire   [0:0] xor_ln307_1_fu_1492_p2;
wire   [0:0] nhits_9_fu_1450_p2;
wire   [0:0] or_ln265_9_fu_1534_p2;
wire   [15:0] total_e_9_fu_1514_p2;
wire   [3:0] or_ln313_1_fu_1560_p3;
wire   [3:0] diff_5_fu_1568_p2;
wire   [0:0] icmp_ln314_1_fu_1580_p2;
wire   [1:0] nhits_12_fu_1526_p3;
wire   [15:0] total_e_10_fu_1546_p3;
wire   [15:0] zext_ln317_1_fu_1598_p1;
wire   [0:0] icmp_ln313_1_fu_1554_p2;
wire   [0:0] icmp_ln265_5_fu_1574_p2;
wire   [0:0] or_ln265_10_fu_1612_p2;
wire   [1:0] nhits_14_fu_1592_p2;
wire   [1:0] nhits_15_fu_1618_p3;
wire   [0:0] xor_ln314_1_fu_1586_p2;
wire   [0:0] nhits_13_fu_1540_p2;
wire   [0:0] or_ln265_11_fu_1630_p2;
wire   [15:0] total_e_11_fu_1606_p2;
wire   [3:0] zext_ln264_4_fu_1662_p1;
wire   [0:0] icmp_ln264_2_fu_1656_p2;
wire   [3:0] sub_ln264_8_fu_1666_p2;
wire   [3:0] sub_ln264_9_fu_1672_p2;
wire   [3:0] diff_6_fu_1678_p3;
wire   [0:0] icmp_ln300_2_fu_1692_p2;
wire   [15:0] total_e_12_fu_1642_p3;
wire   [15:0] zext_ln303_2_fu_1704_p1;
wire   [0:0] icmp_ln299_2_fu_1650_p2;
wire   [0:0] icmp_ln265_6_fu_1686_p2;
wire   [0:0] or_ln265_12_fu_1714_p2;
wire   [0:0] nhits_18_fu_1720_p2;
wire   [0:0] xor_ln300_1_fu_1698_p2;
wire   [0:0] nhits_16_fu_1636_p2;
wire   [0:0] or_ln265_13_fu_1730_p2;
wire   [15:0] total_e_13_fu_1708_p2;
wire   [3:0] zext_ln264_5_fu_1756_p1;
wire   [3:0] diff_7_fu_1760_p2;
wire   [0:0] icmp_ln307_2_fu_1772_p2;
wire   [15:0] total_e_14_fu_1742_p3;
wire   [15:0] zext_ln310_2_fu_1792_p1;
wire   [0:0] icmp_ln306_2_fu_1750_p2;
wire   [0:0] icmp_ln265_7_fu_1766_p2;
wire   [0:0] or_ln265_14_fu_1802_p2;
wire   [1:0] zext_ln265_3_fu_1726_p1;
wire   [1:0] nhits_19_fu_1784_p3;
wire   [0:0] xor_ln307_2_fu_1778_p2;
wire   [0:0] nhits_17_fu_1736_p2;
wire   [0:0] or_ln265_15_fu_1816_p2;
wire   [15:0] total_e_15_fu_1796_p2;
wire   [3:0] or_ln313_2_fu_1842_p3;
wire   [3:0] diff_8_fu_1850_p2;
wire   [1:0] nhits_20_fu_1808_p3;
wire   [15:0] total_e_16_fu_1828_p3;
wire   [15:0] zext_ln317_2_fu_1868_p1;
wire   [0:0] ult745_fu_1878_p2;
wire   [0:0] icmp_ln313_2_fu_1836_p2;
wire   [0:0] icmp_ln265_8_fu_1856_p2;
wire   [0:0] or_ln265_16_fu_1890_p2;
wire   [1:0] nhits_22_fu_1862_p2;
wire   [1:0] nhits_23_fu_1896_p3;
wire   [0:0] rev746_fu_1884_p2;
wire   [0:0] nhits_21_fu_1822_p2;
wire   [0:0] or_ln265_17_fu_1908_p2;
wire   [0:0] nhits_24_fu_1914_p2;
wire   [15:0] total_e_17_fu_1872_p2;
wire   [2:0] zext_ln289_1_fu_1626_p1;
wire   [2:0] zext_ln289_fu_1332_p1;
wire   [2:0] add_ln324_fu_1938_p2;
wire   [2:0] zext_ln289_2_fu_1904_p1;
wire   [2:0] zext_ln265_4_fu_1920_p1;
wire   [2:0] add_ln324_1_fu_1948_p2;
wire   [3:0] zext_ln324_1_fu_1954_p1;
wire   [3:0] zext_ln324_fu_1944_p1;
wire   [0:0] icmp_ln285_fu_1042_p2;
wire   [0:0] xor_ln321_fu_1932_p2;
wire   [0:0] or_ln321_fu_1964_p2;
wire   [3:0] add_ln324_2_fu_1958_p2;
wire   [15:0] total_e_18_fu_1924_p3;
wire   [0:0] icmp_ln264_3_fu_2046_p2;
wire   [3:0] diff_9_fu_2052_p3;
wire   [0:0] icmp_ln300_3_fu_2066_p2;
wire   [13:0] zext_ln303_4_fu_1418_p1;
wire   [0:0] icmp_ln299_3_fu_2040_p2;
wire   [0:0] icmp_ln265_9_fu_2060_p2;
wire   [0:0] or_ln265_19_fu_2090_p2;
wire   [0:0] nhits_27_fu_2096_p2;
wire   [0:0] or_ln265_18_fu_2084_p2;
wire   [0:0] nhits_25_fu_2072_p2;
wire   [13:0] total_e_20_fu_2078_p2;
wire   [13:0] total_e_21_fu_2112_p3;
wire   [3:0] add_i_i429_i_fu_2032_p3;
wire   [3:0] zext_ln264_6_fu_2130_p1;
wire   [3:0] diff_10_fu_2134_p2;
wire   [0:0] icmp_ln307_3_fu_2146_p2;
wire   [14:0] zext_ln293_3_fu_2120_p1;
wire   [14:0] zext_ln310_5_fu_2166_p1;
wire   [0:0] icmp_ln306_3_fu_2124_p2;
wire   [0:0] icmp_ln265_10_fu_2140_p2;
wire   [0:0] or_ln265_21_fu_2176_p2;
wire   [1:0] zext_ln265_5_fu_2102_p1;
wire   [1:0] nhits_28_fu_2158_p3;
wire   [0:0] xor_ln307_3_fu_2152_p2;
wire   [0:0] nhits_26_fu_2106_p2;
wire   [0:0] or_ln265_22_fu_2190_p2;
wire   [14:0] total_e_22_fu_2170_p2;
wire   [3:0] or_ln313_3_fu_2216_p3;
wire   [3:0] diff_11_fu_2224_p2;
wire   [0:0] icmp_ln314_2_fu_2236_p2;
wire   [1:0] nhits_29_fu_2182_p3;
wire   [14:0] total_e_23_fu_2202_p3;
wire   [14:0] zext_ln317_5_fu_2254_p1;
wire   [0:0] icmp_ln313_3_fu_2210_p2;
wire   [0:0] icmp_ln265_11_fu_2230_p2;
wire   [0:0] or_ln265_23_fu_2264_p2;
wire   [1:0] nhits_31_fu_2248_p2;
wire   [1:0] nhits_32_fu_2270_p3;
wire   [0:0] xor_ln314_2_fu_2242_p2;
wire   [0:0] nhits_30_fu_2196_p2;
wire   [0:0] or_ln265_24_fu_2282_p2;
wire   [14:0] total_e_24_fu_2258_p2;
wire   [14:0] total_e_25_fu_2294_p3;
wire   [0:0] icmp_ln264_4_fu_2306_p2;
wire   [3:0] sub_ln264_14_fu_2312_p2;
wire   [3:0] sub_ln264_15_fu_2318_p2;
wire   [3:0] diff_12_fu_2324_p3;
wire   [0:0] icmp_ln300_4_fu_2338_p2;
wire   [15:0] zext_ln293_4_fu_2302_p1;
wire   [15:0] zext_ln303_fu_1122_p1;
wire   [0:0] icmp_ln265_12_fu_2332_p2;
wire   [0:0] or_ln265_25_fu_2356_p2;
wire   [0:0] nhits_35_fu_2362_p2;
wire   [0:0] xor_ln300_3_fu_2344_p2;
wire   [0:0] nhits_33_fu_2288_p2;
wire   [0:0] or_ln265_26_fu_2372_p2;
wire   [15:0] total_e_26_fu_2350_p2;
wire   [3:0] diff_13_fu_2392_p2;
wire   [0:0] icmp_ln307_4_fu_2404_p2;
wire   [15:0] total_e_27_fu_2384_p3;
wire   [15:0] zext_ln310_fu_1212_p1;
wire   [0:0] icmp_ln265_13_fu_2398_p2;
wire   [0:0] or_ln265_27_fu_2430_p2;
wire   [1:0] zext_ln265_6_fu_2368_p1;
wire   [1:0] nhits_36_fu_2416_p3;
wire   [0:0] xor_ln307_4_fu_2410_p2;
wire   [0:0] nhits_34_fu_2378_p2;
wire   [0:0] or_ln265_28_fu_2444_p2;
wire   [15:0] total_e_28_fu_2424_p2;
wire   [3:0] diff_14_fu_2464_p2;
wire   [0:0] icmp_ln314_3_fu_2476_p2;
wire   [1:0] nhits_37_fu_2436_p3;
wire   [15:0] total_e_29_fu_2456_p3;
wire   [15:0] zext_ln317_fu_1304_p1;
wire   [0:0] icmp_ln265_14_fu_2470_p2;
wire   [0:0] or_ln265_29_fu_2500_p2;
wire   [1:0] nhits_39_fu_2488_p2;
wire   [1:0] nhits_40_fu_2506_p3;
wire   [0:0] xor_ln314_3_fu_2482_p2;
wire   [0:0] nhits_38_fu_2450_p2;
wire   [0:0] or_ln265_30_fu_2518_p2;
wire   [15:0] total_e_30_fu_2494_p2;
wire   [0:0] icmp_ln264_5_fu_2538_p2;
wire   [3:0] sub_ln264_18_fu_2544_p2;
wire   [3:0] sub_ln264_19_fu_2550_p2;
wire   [3:0] diff_15_fu_2556_p3;
wire   [0:0] icmp_ln300_5_fu_2570_p2;
wire   [15:0] total_e_31_fu_2530_p3;
wire   [0:0] icmp_ln265_15_fu_2564_p2;
wire   [0:0] or_ln265_31_fu_2588_p2;
wire   [0:0] nhits_43_fu_2594_p2;
wire   [0:0] xor_ln300_4_fu_2576_p2;
wire   [0:0] nhits_41_fu_2524_p2;
wire   [0:0] or_ln265_32_fu_2604_p2;
wire   [15:0] total_e_32_fu_2582_p2;
wire   [3:0] diff_16_fu_2624_p2;
wire   [0:0] icmp_ln307_5_fu_2636_p2;
wire   [15:0] total_e_33_fu_2616_p3;
wire   [0:0] icmp_ln265_16_fu_2630_p2;
wire   [0:0] or_ln265_33_fu_2662_p2;
wire   [1:0] zext_ln265_7_fu_2600_p1;
wire   [1:0] nhits_44_fu_2648_p3;
wire   [0:0] xor_ln307_5_fu_2642_p2;
wire   [0:0] nhits_42_fu_2610_p2;
wire   [0:0] or_ln265_34_fu_2676_p2;
wire   [15:0] total_e_34_fu_2656_p2;
wire   [3:0] diff_17_fu_2696_p2;
wire   [0:0] icmp_ln314_4_fu_2708_p2;
wire   [1:0] nhits_45_fu_2668_p3;
wire   [15:0] total_e_35_fu_2688_p3;
wire   [0:0] icmp_ln265_17_fu_2702_p2;
wire   [0:0] or_ln265_35_fu_2732_p2;
wire   [1:0] nhits_47_fu_2720_p2;
wire   [1:0] nhits_48_fu_2738_p3;
wire   [0:0] xor_ln314_4_fu_2714_p2;
wire   [0:0] nhits_46_fu_2682_p2;
wire   [0:0] or_ln265_36_fu_2750_p2;
wire   [15:0] total_e_36_fu_2726_p2;
wire   [3:0] zext_ln264_7_fu_2782_p1;
wire   [0:0] icmp_ln264_6_fu_2776_p2;
wire   [3:0] sub_ln264_22_fu_2786_p2;
wire   [3:0] sub_ln264_23_fu_2792_p2;
wire   [3:0] diff_18_fu_2798_p3;
wire   [0:0] icmp_ln300_6_fu_2812_p2;
wire   [0:0] icmp_ln299_4_fu_2770_p2;
wire   [0:0] icmp_ln265_18_fu_2806_p2;
wire   [0:0] nhits_51_fu_2834_p2;
wire   [0:0] xor_ln300_5_fu_2818_p2;
wire   [0:0] nhits_49_fu_2756_p2;
wire   [0:0] or_ln265_38_fu_2844_p2;
wire   [3:0] zext_ln264_8_fu_2862_p1;
wire   [3:0] diff_19_fu_2866_p2;
wire   [0:0] icmp_ln307_6_fu_2878_p2;
wire   [0:0] icmp_ln306_4_fu_2856_p2;
wire   [0:0] icmp_ln265_19_fu_2872_p2;
wire   [1:0] zext_ln265_8_fu_2840_p1;
wire   [1:0] nhits_52_fu_2890_p3;
wire   [0:0] xor_ln307_6_fu_2884_p2;
wire   [0:0] nhits_50_fu_2850_p2;
wire   [0:0] or_ln265_40_fu_2916_p2;
wire   [3:0] or_ln313_4_fu_2934_p3;
wire   [3:0] diff_20_fu_2942_p2;
wire   [0:0] icmp_ln314_5_fu_2954_p2;
wire   [1:0] nhits_53_fu_2908_p3;
wire   [0:0] icmp_ln313_4_fu_2928_p2;
wire   [0:0] icmp_ln265_20_fu_2948_p2;
wire   [1:0] nhits_55_fu_2966_p2;
wire   [1:0] nhits_56_fu_2982_p3;
wire   [0:0] xor_ln314_5_fu_2960_p2;
wire   [0:0] nhits_54_fu_2922_p2;
wire   [0:0] or_ln265_42_fu_2994_p2;
wire   [3:0] zext_ln264_9_fu_3018_p1;
wire   [0:0] icmp_ln264_7_fu_3012_p2;
wire   [3:0] sub_ln264_26_fu_3022_p2;
wire   [3:0] sub_ln264_27_fu_3028_p2;
wire   [3:0] diff_21_fu_3034_p3;
wire   [0:0] icmp_ln300_7_fu_3048_p2;
wire   [0:0] icmp_ln299_5_fu_3006_p2;
wire   [0:0] icmp_ln265_21_fu_3042_p2;
wire   [0:0] nhits_59_fu_3070_p2;
wire   [0:0] xor_ln300_6_fu_3054_p2;
wire   [0:0] nhits_57_fu_3000_p2;
wire   [0:0] or_ln265_44_fu_3080_p2;
wire   [3:0] zext_ln264_10_fu_3098_p1;
wire   [3:0] diff_22_fu_3102_p2;
wire   [0:0] icmp_ln307_7_fu_3114_p2;
wire   [0:0] icmp_ln306_5_fu_3092_p2;
wire   [0:0] icmp_ln265_22_fu_3108_p2;
wire   [1:0] zext_ln265_9_fu_3076_p1;
wire   [1:0] nhits_60_fu_3126_p3;
wire   [0:0] xor_ln307_7_fu_3120_p2;
wire   [0:0] nhits_58_fu_3086_p2;
wire   [0:0] or_ln265_46_fu_3152_p2;
wire   [3:0] or_ln313_5_fu_3170_p3;
wire   [3:0] diff_23_fu_3178_p2;
wire   [1:0] nhits_61_fu_3144_p3;
wire   [0:0] ult775_fu_3200_p2;
wire   [0:0] icmp_ln313_5_fu_3164_p2;
wire   [0:0] icmp_ln265_23_fu_3184_p2;
wire   [1:0] nhits_63_fu_3190_p2;
wire   [1:0] nhits_64_fu_3218_p3;
wire   [0:0] rev776_fu_3206_p2;
wire   [0:0] nhits_62_fu_3158_p2;
wire   [0:0] or_ln265_48_fu_3230_p2;
wire   [0:0] nhits_65_fu_3236_p2;
wire   [2:0] zext_ln289_3_fu_2278_p1;
wire   [2:0] zext_ln289_5_fu_2746_p1;
wire   [2:0] add_ln324_3_fu_3252_p2;
wire   [3:0] zext_ln324_2_fu_3258_p1;
wire   [3:0] zext_ln289_4_fu_2514_p1;
wire   [2:0] zext_ln289_7_fu_3226_p1;
wire   [2:0] zext_ln265_10_fu_3242_p1;
wire   [2:0] add_ln324_5_fu_3268_p2;
wire   [2:0] zext_ln289_6_fu_2990_p1;
wire   [2:0] add_ln324_6_fu_3274_p2;
wire   [3:0] zext_ln324_3_fu_3280_p1;
wire   [3:0] add_ln324_4_fu_3262_p2;
wire   [0:0] icmp_ln285_1_fu_2026_p2;
wire   [0:0] xor_ln321_1_fu_3246_p2;
wire   [0:0] icmp_ln264_8_fu_3342_p2;
wire   [3:0] diff_24_fu_3348_p3;
wire   [0:0] icmp_ln300_8_fu_3362_p2;
wire   [13:0] zext_ln303_6_fu_2824_p1;
wire   [0:0] icmp_ln265_24_fu_3356_p2;
wire   [0:0] or_ln265_49_fu_3380_p2;
wire   [0:0] nhits_68_fu_3386_p2;
wire   [0:0] nhits_66_fu_3368_p2;
wire   [13:0] total_e_51_fu_3374_p2;
wire   [13:0] total_e_52_fu_3402_p3;
wire   [3:0] add_i_i429_i2_fu_3334_p3;
wire   [3:0] diff_25_fu_3414_p2;
wire   [0:0] icmp_ln307_8_fu_3426_p2;
wire   [14:0] zext_ln293_5_fu_3410_p1;
wire   [14:0] zext_ln310_4_fu_1510_p1;
wire   [0:0] icmp_ln265_25_fu_3420_p2;
wire   [0:0] or_ln265_51_fu_3452_p2;
wire   [1:0] zext_ln265_11_fu_3392_p1;
wire   [1:0] nhits_69_fu_3438_p3;
wire   [0:0] xor_ln307_8_fu_3432_p2;
wire   [0:0] nhits_67_fu_3396_p2;
wire   [0:0] or_ln265_52_fu_3466_p2;
wire   [14:0] total_e_53_fu_3446_p2;
wire   [3:0] diff_26_fu_3486_p2;
wire   [0:0] icmp_ln314_6_fu_3498_p2;
wire   [1:0] nhits_70_fu_3458_p3;
wire   [14:0] total_e_54_fu_3478_p3;
wire   [14:0] zext_ln317_4_fu_1602_p1;
wire   [0:0] icmp_ln265_26_fu_3492_p2;
wire   [0:0] or_ln265_53_fu_3522_p2;
wire   [1:0] nhits_72_fu_3510_p2;
wire   [1:0] nhits_73_fu_3528_p3;
wire   [0:0] xor_ln314_6_fu_3504_p2;
wire   [0:0] nhits_71_fu_3472_p2;
wire   [0:0] or_ln265_54_fu_3540_p2;
wire   [14:0] total_e_55_fu_3516_p2;
wire   [14:0] total_e_56_fu_3552_p3;
wire   [0:0] icmp_ln264_9_fu_3564_p2;
wire   [3:0] sub_ln264_32_fu_3570_p2;
wire   [3:0] sub_ln264_33_fu_3576_p2;
wire   [3:0] diff_27_fu_3582_p3;
wire   [0:0] icmp_ln300_9_fu_3596_p2;
wire   [15:0] zext_ln293_6_fu_3560_p1;
wire   [0:0] icmp_ln265_27_fu_3590_p2;
wire   [0:0] or_ln265_55_fu_3614_p2;
wire   [0:0] nhits_76_fu_3620_p2;
wire   [0:0] xor_ln300_8_fu_3602_p2;
wire   [0:0] nhits_74_fu_3546_p2;
wire   [0:0] or_ln265_56_fu_3630_p2;
wire   [15:0] total_e_57_fu_3608_p2;
wire   [3:0] diff_28_fu_3650_p2;
wire   [0:0] icmp_ln307_9_fu_3662_p2;
wire   [15:0] total_e_58_fu_3642_p3;
wire   [0:0] icmp_ln265_28_fu_3656_p2;
wire   [0:0] or_ln265_57_fu_3688_p2;
wire   [1:0] zext_ln265_12_fu_3626_p1;
wire   [1:0] nhits_77_fu_3674_p3;
wire   [0:0] xor_ln307_9_fu_3668_p2;
wire   [0:0] nhits_75_fu_3636_p2;
wire   [0:0] or_ln265_58_fu_3702_p2;
wire   [15:0] total_e_59_fu_3682_p2;
wire   [3:0] diff_29_fu_3722_p2;
wire   [0:0] icmp_ln314_7_fu_3734_p2;
wire   [1:0] nhits_78_fu_3694_p3;
wire   [15:0] total_e_60_fu_3714_p3;
wire   [0:0] icmp_ln265_29_fu_3728_p2;
wire   [0:0] or_ln265_59_fu_3758_p2;
wire   [1:0] nhits_80_fu_3746_p2;
wire   [1:0] nhits_81_fu_3764_p3;
wire   [0:0] xor_ln314_7_fu_3740_p2;
wire   [0:0] nhits_79_fu_3708_p2;
wire   [0:0] or_ln265_60_fu_3776_p2;
wire   [15:0] total_e_61_fu_3752_p2;
wire   [0:0] icmp_ln264_10_fu_3796_p2;
wire   [3:0] sub_ln264_36_fu_3802_p2;
wire   [3:0] sub_ln264_37_fu_3808_p2;
wire   [3:0] diff_30_fu_3814_p3;
wire   [0:0] icmp_ln300_10_fu_3828_p2;
wire   [15:0] total_e_62_fu_3788_p3;
wire   [0:0] icmp_ln265_30_fu_3822_p2;
wire   [0:0] or_ln265_61_fu_3846_p2;
wire   [0:0] nhits_84_fu_3852_p2;
wire   [0:0] xor_ln300_9_fu_3834_p2;
wire   [0:0] nhits_82_fu_3782_p2;
wire   [0:0] or_ln265_62_fu_3862_p2;
wire   [15:0] total_e_63_fu_3840_p2;
wire   [3:0] diff_31_fu_3882_p2;
wire   [0:0] icmp_ln307_10_fu_3894_p2;
wire   [15:0] total_e_64_fu_3874_p3;
wire   [0:0] icmp_ln265_31_fu_3888_p2;
wire   [0:0] or_ln265_63_fu_3920_p2;
wire   [1:0] zext_ln265_13_fu_3858_p1;
wire   [1:0] nhits_85_fu_3906_p3;
wire   [0:0] xor_ln307_10_fu_3900_p2;
wire   [0:0] nhits_83_fu_3868_p2;
wire   [0:0] or_ln265_64_fu_3934_p2;
wire   [15:0] total_e_65_fu_3914_p2;
wire   [3:0] diff_32_fu_3954_p2;
wire   [0:0] icmp_ln314_8_fu_3966_p2;
wire   [1:0] nhits_86_fu_3926_p3;
wire   [15:0] total_e_66_fu_3946_p3;
wire   [0:0] icmp_ln265_32_fu_3960_p2;
wire   [0:0] or_ln265_65_fu_3990_p2;
wire   [1:0] nhits_88_fu_3978_p2;
wire   [1:0] nhits_89_fu_3996_p3;
wire   [0:0] xor_ln314_8_fu_3972_p2;
wire   [0:0] nhits_87_fu_3940_p2;
wire   [0:0] or_ln265_66_fu_4008_p2;
wire   [15:0] total_e_67_fu_3984_p2;
wire   [3:0] zext_ln264_11_fu_4040_p1;
wire   [0:0] icmp_ln264_11_fu_4034_p2;
wire   [3:0] sub_ln264_40_fu_4044_p2;
wire   [3:0] sub_ln264_41_fu_4050_p2;
wire   [3:0] diff_33_fu_4056_p3;
wire   [0:0] icmp_ln300_11_fu_4070_p2;
wire   [0:0] icmp_ln299_6_fu_4028_p2;
wire   [0:0] icmp_ln265_33_fu_4064_p2;
wire   [0:0] nhits_92_fu_4092_p2;
wire   [0:0] xor_ln300_10_fu_4076_p2;
wire   [0:0] nhits_90_fu_4014_p2;
wire   [0:0] or_ln265_68_fu_4102_p2;
wire   [3:0] zext_ln264_12_fu_4120_p1;
wire   [3:0] diff_34_fu_4124_p2;
wire   [0:0] icmp_ln307_11_fu_4136_p2;
wire   [0:0] icmp_ln306_6_fu_4114_p2;
wire   [0:0] icmp_ln265_34_fu_4130_p2;
wire   [1:0] zext_ln265_14_fu_4098_p1;
wire   [1:0] nhits_93_fu_4148_p3;
wire   [0:0] xor_ln307_11_fu_4142_p2;
wire   [0:0] nhits_91_fu_4108_p2;
wire   [0:0] or_ln265_70_fu_4174_p2;
wire   [3:0] or_ln313_6_fu_4192_p3;
wire   [3:0] diff_35_fu_4200_p2;
wire   [0:0] icmp_ln314_9_fu_4212_p2;
wire   [1:0] nhits_94_fu_4166_p3;
wire   [0:0] icmp_ln313_6_fu_4186_p2;
wire   [0:0] icmp_ln265_35_fu_4206_p2;
wire   [1:0] nhits_96_fu_4224_p2;
wire   [1:0] nhits_97_fu_4240_p3;
wire   [0:0] xor_ln314_9_fu_4218_p2;
wire   [0:0] nhits_95_fu_4180_p2;
wire   [0:0] or_ln265_72_fu_4252_p2;
wire   [3:0] zext_ln264_13_fu_4276_p1;
wire   [0:0] icmp_ln264_12_fu_4270_p2;
wire   [3:0] sub_ln264_44_fu_4280_p2;
wire   [3:0] sub_ln264_45_fu_4286_p2;
wire   [3:0] diff_36_fu_4292_p3;
wire   [0:0] icmp_ln300_12_fu_4306_p2;
wire   [0:0] icmp_ln299_7_fu_4264_p2;
wire   [0:0] icmp_ln265_36_fu_4300_p2;
wire   [0:0] nhits_100_fu_4328_p2;
wire   [0:0] xor_ln300_11_fu_4312_p2;
wire   [0:0] nhits_98_fu_4258_p2;
wire   [0:0] or_ln265_74_fu_4338_p2;
wire   [3:0] zext_ln264_14_fu_4356_p1;
wire   [3:0] diff_37_fu_4360_p2;
wire   [0:0] icmp_ln307_12_fu_4372_p2;
wire   [0:0] icmp_ln306_7_fu_4350_p2;
wire   [0:0] icmp_ln265_37_fu_4366_p2;
wire   [1:0] zext_ln265_15_fu_4334_p1;
wire   [1:0] nhits_101_fu_4384_p3;
wire   [0:0] xor_ln307_12_fu_4378_p2;
wire   [0:0] nhits_99_fu_4344_p2;
wire   [0:0] or_ln265_76_fu_4410_p2;
wire   [3:0] or_ln313_7_fu_4428_p3;
wire   [3:0] diff_38_fu_4436_p2;
wire   [1:0] nhits_102_fu_4402_p3;
wire   [0:0] ult805_fu_4458_p2;
wire   [0:0] icmp_ln313_7_fu_4422_p2;
wire   [0:0] icmp_ln265_38_fu_4442_p2;
wire   [1:0] nhits_104_fu_4448_p2;
wire   [1:0] nhits_105_fu_4476_p3;
wire   [0:0] rev806_fu_4464_p2;
wire   [0:0] nhits_103_fu_4416_p2;
wire   [0:0] or_ln265_78_fu_4488_p2;
wire   [0:0] nhits_106_fu_4494_p2;
wire   [2:0] zext_ln289_8_fu_3536_p1;
wire   [2:0] zext_ln289_10_fu_4004_p1;
wire   [2:0] add_ln324_8_fu_4510_p2;
wire   [3:0] zext_ln324_4_fu_4516_p1;
wire   [3:0] zext_ln289_9_fu_3772_p1;
wire   [2:0] zext_ln289_12_fu_4484_p1;
wire   [2:0] zext_ln265_16_fu_4500_p1;
wire   [2:0] add_ln324_10_fu_4526_p2;
wire   [2:0] zext_ln289_11_fu_4248_p1;
wire   [2:0] add_ln324_11_fu_4532_p2;
wire   [3:0] zext_ln324_5_fu_4538_p1;
wire   [3:0] add_ln324_9_fu_4520_p2;
wire   [0:0] icmp_ln285_2_fu_3328_p2;
wire   [0:0] xor_ln321_2_fu_4504_p2;
wire   [0:0] icmp_ln264_13_fu_4600_p2;
wire   [3:0] diff_39_fu_4606_p3;
wire   [0:0] icmp_ln300_13_fu_4620_p2;
wire   [13:0] zext_ln303_9_fu_4082_p1;
wire   [0:0] icmp_ln265_39_fu_4614_p2;
wire   [0:0] or_ln265_79_fu_4638_p2;
wire   [0:0] nhits_109_fu_4644_p2;
wire   [0:0] nhits_107_fu_4626_p2;
wire   [13:0] total_e_82_fu_4632_p2;
wire   [13:0] total_e_83_fu_4660_p3;
wire   [3:0] add_i_i429_i3_fu_4592_p3;
wire   [3:0] diff_40_fu_4672_p2;
wire   [0:0] icmp_ln307_13_fu_4684_p2;
wire   [14:0] zext_ln293_7_fu_4668_p1;
wire   [14:0] zext_ln310_8_fu_2898_p1;
wire   [0:0] icmp_ln265_40_fu_4678_p2;
wire   [0:0] or_ln265_81_fu_4710_p2;
wire   [1:0] zext_ln265_17_fu_4650_p1;
wire   [1:0] nhits_110_fu_4696_p3;
wire   [0:0] xor_ln307_13_fu_4690_p2;
wire   [0:0] nhits_108_fu_4654_p2;
wire   [0:0] or_ln265_82_fu_4724_p2;
wire   [14:0] total_e_84_fu_4704_p2;
wire   [3:0] diff_41_fu_4744_p2;
wire   [0:0] icmp_ln314_10_fu_4756_p2;
wire   [1:0] nhits_111_fu_4716_p3;
wire   [14:0] total_e_85_fu_4736_p3;
wire   [14:0] zext_ln317_8_fu_2972_p1;
wire   [0:0] icmp_ln265_41_fu_4750_p2;
wire   [0:0] or_ln265_83_fu_4780_p2;
wire   [1:0] nhits_113_fu_4768_p2;
wire   [1:0] nhits_114_fu_4786_p3;
wire   [0:0] xor_ln314_10_fu_4762_p2;
wire   [0:0] nhits_112_fu_4730_p2;
wire   [0:0] or_ln265_84_fu_4798_p2;
wire   [14:0] total_e_86_fu_4774_p2;
wire   [14:0] total_e_87_fu_4810_p3;
wire   [0:0] icmp_ln264_14_fu_4822_p2;
wire   [3:0] sub_ln264_50_fu_4828_p2;
wire   [3:0] sub_ln264_51_fu_4834_p2;
wire   [3:0] diff_42_fu_4840_p3;
wire   [0:0] icmp_ln300_14_fu_4854_p2;
wire   [15:0] zext_ln293_8_fu_4818_p1;
wire   [0:0] icmp_ln265_42_fu_4848_p2;
wire   [0:0] or_ln265_85_fu_4872_p2;
wire   [0:0] nhits_117_fu_4878_p2;
wire   [0:0] xor_ln300_13_fu_4860_p2;
wire   [0:0] nhits_115_fu_4804_p2;
wire   [0:0] or_ln265_86_fu_4888_p2;
wire   [15:0] total_e_88_fu_4866_p2;
wire   [3:0] diff_43_fu_4908_p2;
wire   [0:0] icmp_ln307_14_fu_4920_p2;
wire   [15:0] total_e_89_fu_4900_p3;
wire   [0:0] icmp_ln265_43_fu_4914_p2;
wire   [0:0] or_ln265_87_fu_4946_p2;
wire   [1:0] zext_ln265_18_fu_4884_p1;
wire   [1:0] nhits_118_fu_4932_p3;
wire   [0:0] xor_ln307_14_fu_4926_p2;
wire   [0:0] nhits_116_fu_4894_p2;
wire   [0:0] or_ln265_88_fu_4960_p2;
wire   [15:0] total_e_90_fu_4940_p2;
wire   [3:0] diff_44_fu_4980_p2;
wire   [0:0] icmp_ln314_11_fu_4992_p2;
wire   [1:0] nhits_119_fu_4952_p3;
wire   [15:0] total_e_91_fu_4972_p3;
wire   [0:0] icmp_ln265_44_fu_4986_p2;
wire   [0:0] or_ln265_89_fu_5016_p2;
wire   [1:0] nhits_121_fu_5004_p2;
wire   [1:0] nhits_122_fu_5022_p3;
wire   [0:0] xor_ln314_11_fu_4998_p2;
wire   [0:0] nhits_120_fu_4966_p2;
wire   [0:0] or_ln265_90_fu_5034_p2;
wire   [15:0] total_e_92_fu_5010_p2;
wire   [0:0] icmp_ln264_15_fu_5054_p2;
wire   [3:0] sub_ln264_54_fu_5060_p2;
wire   [3:0] sub_ln264_55_fu_5066_p2;
wire   [3:0] diff_45_fu_5072_p3;
wire   [0:0] icmp_ln300_15_fu_5086_p2;
wire   [15:0] total_e_93_fu_5046_p3;
wire   [0:0] icmp_ln265_45_fu_5080_p2;
wire   [0:0] or_ln265_91_fu_5104_p2;
wire   [0:0] nhits_125_fu_5110_p2;
wire   [0:0] xor_ln300_14_fu_5092_p2;
wire   [0:0] nhits_123_fu_5040_p2;
wire   [0:0] or_ln265_92_fu_5120_p2;
wire   [15:0] total_e_94_fu_5098_p2;
wire   [3:0] diff_46_fu_5140_p2;
wire   [0:0] icmp_ln307_15_fu_5152_p2;
wire   [15:0] total_e_95_fu_5132_p3;
wire   [0:0] icmp_ln265_46_fu_5146_p2;
wire   [0:0] or_ln265_93_fu_5178_p2;
wire   [1:0] zext_ln265_19_fu_5116_p1;
wire   [1:0] nhits_126_fu_5164_p3;
wire   [0:0] xor_ln307_15_fu_5158_p2;
wire   [0:0] nhits_124_fu_5126_p2;
wire   [0:0] or_ln265_94_fu_5192_p2;
wire   [15:0] total_e_96_fu_5172_p2;
wire   [3:0] diff_47_fu_5212_p2;
wire   [0:0] icmp_ln314_12_fu_5224_p2;
wire   [1:0] nhits_127_fu_5184_p3;
wire   [15:0] total_e_97_fu_5204_p3;
wire   [0:0] icmp_ln265_47_fu_5218_p2;
wire   [0:0] or_ln265_95_fu_5248_p2;
wire   [1:0] nhits_129_fu_5236_p2;
wire   [1:0] nhits_130_fu_5254_p3;
wire   [0:0] xor_ln314_12_fu_5230_p2;
wire   [0:0] nhits_128_fu_5198_p2;
wire   [0:0] or_ln265_96_fu_5266_p2;
wire   [15:0] total_e_98_fu_5242_p2;
wire   [3:0] zext_ln264_15_fu_5298_p1;
wire   [0:0] icmp_ln264_16_fu_5292_p2;
wire   [3:0] sub_ln264_58_fu_5302_p2;
wire   [3:0] sub_ln264_59_fu_5308_p2;
wire   [3:0] diff_48_fu_5314_p3;
wire   [0:0] icmp_ln300_16_fu_5328_p2;
wire   [0:0] icmp_ln299_8_fu_5286_p2;
wire   [0:0] icmp_ln265_48_fu_5322_p2;
wire   [0:0] nhits_133_fu_5350_p2;
wire   [0:0] xor_ln300_15_fu_5334_p2;
wire   [0:0] nhits_131_fu_5272_p2;
wire   [0:0] or_ln265_98_fu_5360_p2;
wire   [3:0] zext_ln264_16_fu_5378_p1;
wire   [3:0] diff_49_fu_5382_p2;
wire   [0:0] icmp_ln307_16_fu_5394_p2;
wire   [0:0] icmp_ln306_8_fu_5372_p2;
wire   [0:0] icmp_ln265_49_fu_5388_p2;
wire   [1:0] zext_ln265_20_fu_5356_p1;
wire   [1:0] nhits_134_fu_5406_p3;
wire   [0:0] xor_ln307_16_fu_5400_p2;
wire   [0:0] nhits_132_fu_5366_p2;
wire   [0:0] or_ln265_100_fu_5432_p2;
wire   [3:0] or_ln313_8_fu_5450_p3;
wire   [3:0] diff_50_fu_5458_p2;
wire   [0:0] icmp_ln314_13_fu_5470_p2;
wire   [1:0] nhits_135_fu_5424_p3;
wire   [0:0] icmp_ln313_8_fu_5444_p2;
wire   [0:0] icmp_ln265_50_fu_5464_p2;
wire   [1:0] nhits_137_fu_5482_p2;
wire   [1:0] nhits_138_fu_5498_p3;
wire   [0:0] xor_ln314_13_fu_5476_p2;
wire   [0:0] nhits_136_fu_5438_p2;
wire   [0:0] or_ln265_102_fu_5510_p2;
wire   [3:0] zext_ln264_17_fu_5534_p1;
wire   [0:0] icmp_ln264_17_fu_5528_p2;
wire   [3:0] sub_ln264_62_fu_5538_p2;
wire   [3:0] sub_ln264_63_fu_5544_p2;
wire   [3:0] diff_51_fu_5550_p3;
wire   [0:0] icmp_ln300_17_fu_5564_p2;
wire   [0:0] icmp_ln299_9_fu_5522_p2;
wire   [0:0] icmp_ln265_51_fu_5558_p2;
wire   [0:0] nhits_141_fu_5586_p2;
wire   [0:0] xor_ln300_16_fu_5570_p2;
wire   [0:0] nhits_139_fu_5516_p2;
wire   [0:0] or_ln265_104_fu_5596_p2;
wire   [3:0] zext_ln264_18_fu_5614_p1;
wire   [3:0] diff_52_fu_5618_p2;
wire   [0:0] icmp_ln307_17_fu_5630_p2;
wire   [0:0] icmp_ln306_9_fu_5608_p2;
wire   [0:0] icmp_ln265_52_fu_5624_p2;
wire   [1:0] zext_ln265_21_fu_5592_p1;
wire   [1:0] nhits_142_fu_5642_p3;
wire   [0:0] xor_ln307_17_fu_5636_p2;
wire   [0:0] nhits_140_fu_5602_p2;
wire   [0:0] or_ln265_106_fu_5668_p2;
wire   [3:0] or_ln313_9_fu_5686_p3;
wire   [3:0] diff_53_fu_5694_p2;
wire   [1:0] nhits_143_fu_5660_p3;
wire   [0:0] ult835_fu_5716_p2;
wire   [0:0] icmp_ln313_9_fu_5680_p2;
wire   [0:0] icmp_ln265_53_fu_5700_p2;
wire   [1:0] nhits_145_fu_5706_p2;
wire   [1:0] nhits_146_fu_5734_p3;
wire   [0:0] rev836_fu_5722_p2;
wire   [0:0] nhits_144_fu_5674_p2;
wire   [0:0] or_ln265_108_fu_5746_p2;
wire   [0:0] nhits_147_fu_5752_p2;
wire   [2:0] zext_ln289_13_fu_4794_p1;
wire   [2:0] zext_ln289_15_fu_5262_p1;
wire   [2:0] add_ln324_13_fu_5768_p2;
wire   [3:0] zext_ln324_6_fu_5774_p1;
wire   [3:0] zext_ln289_14_fu_5030_p1;
wire   [2:0] zext_ln289_17_fu_5742_p1;
wire   [2:0] zext_ln265_22_fu_5758_p1;
wire   [2:0] add_ln324_15_fu_5784_p2;
wire   [2:0] zext_ln289_16_fu_5506_p1;
wire   [2:0] add_ln324_16_fu_5790_p2;
wire   [3:0] zext_ln324_7_fu_5796_p1;
wire   [3:0] add_ln324_14_fu_5778_p2;
wire   [0:0] icmp_ln285_3_fu_4586_p2;
wire   [0:0] xor_ln321_3_fu_5762_p2;
wire   [0:0] icmp_ln264_18_fu_5858_p2;
wire   [3:0] diff_54_fu_5864_p3;
wire   [0:0] icmp_ln300_18_fu_5878_p2;
wire   [13:0] zext_ln303_12_fu_5340_p1;
wire   [0:0] icmp_ln265_54_fu_5872_p2;
wire   [0:0] or_ln265_109_fu_5896_p2;
wire   [0:0] nhits_150_fu_5902_p2;
wire   [0:0] nhits_148_fu_5884_p2;
wire   [13:0] total_e_113_fu_5890_p2;
wire   [13:0] total_e_114_fu_5918_p3;
wire   [3:0] add_i_i429_i4_fu_5850_p3;
wire   [3:0] diff_55_fu_5930_p2;
wire   [0:0] icmp_ln307_18_fu_5942_p2;
wire   [14:0] zext_ln293_9_fu_5926_p1;
wire   [14:0] zext_ln310_10_fu_4156_p1;
wire   [0:0] icmp_ln265_55_fu_5936_p2;
wire   [0:0] or_ln265_111_fu_5968_p2;
wire   [1:0] zext_ln265_23_fu_5908_p1;
wire   [1:0] nhits_151_fu_5954_p3;
wire   [0:0] xor_ln307_18_fu_5948_p2;
wire   [0:0] nhits_149_fu_5912_p2;
wire   [0:0] or_ln265_112_fu_5982_p2;
wire   [14:0] total_e_115_fu_5962_p2;
wire   [3:0] diff_56_fu_6002_p2;
wire   [0:0] icmp_ln314_14_fu_6014_p2;
wire   [1:0] nhits_152_fu_5974_p3;
wire   [14:0] total_e_116_fu_5994_p3;
wire   [14:0] zext_ln317_10_fu_4230_p1;
wire   [0:0] icmp_ln265_56_fu_6008_p2;
wire   [0:0] or_ln265_113_fu_6038_p2;
wire   [1:0] nhits_154_fu_6026_p2;
wire   [1:0] nhits_155_fu_6044_p3;
wire   [0:0] xor_ln314_14_fu_6020_p2;
wire   [0:0] nhits_153_fu_5988_p2;
wire   [0:0] or_ln265_114_fu_6056_p2;
wire   [14:0] total_e_117_fu_6032_p2;
wire   [14:0] total_e_118_fu_6068_p3;
wire   [0:0] icmp_ln264_19_fu_6080_p2;
wire   [3:0] sub_ln264_68_fu_6086_p2;
wire   [3:0] sub_ln264_69_fu_6092_p2;
wire   [3:0] diff_57_fu_6098_p3;
wire   [0:0] icmp_ln300_19_fu_6112_p2;
wire   [15:0] zext_ln293_10_fu_6076_p1;
wire   [0:0] icmp_ln265_57_fu_6106_p2;
wire   [0:0] or_ln265_115_fu_6130_p2;
wire   [0:0] nhits_158_fu_6136_p2;
wire   [0:0] xor_ln300_18_fu_6118_p2;
wire   [0:0] nhits_156_fu_6062_p2;
wire   [0:0] or_ln265_116_fu_6146_p2;
wire   [15:0] total_e_119_fu_6124_p2;
wire   [3:0] diff_58_fu_6166_p2;
wire   [0:0] icmp_ln307_19_fu_6178_p2;
wire   [15:0] total_e_120_fu_6158_p3;
wire   [0:0] icmp_ln265_58_fu_6172_p2;
wire   [0:0] or_ln265_117_fu_6204_p2;
wire   [1:0] zext_ln265_24_fu_6142_p1;
wire   [1:0] nhits_159_fu_6190_p3;
wire   [0:0] xor_ln307_19_fu_6184_p2;
wire   [0:0] nhits_157_fu_6152_p2;
wire   [0:0] or_ln265_118_fu_6218_p2;
wire   [15:0] total_e_121_fu_6198_p2;
wire   [3:0] diff_59_fu_6238_p2;
wire   [0:0] icmp_ln314_15_fu_6250_p2;
wire   [1:0] nhits_160_fu_6210_p3;
wire   [15:0] total_e_122_fu_6230_p3;
wire   [0:0] icmp_ln265_59_fu_6244_p2;
wire   [0:0] or_ln265_119_fu_6274_p2;
wire   [1:0] nhits_162_fu_6262_p2;
wire   [1:0] nhits_163_fu_6280_p3;
wire   [0:0] xor_ln314_15_fu_6256_p2;
wire   [0:0] nhits_161_fu_6224_p2;
wire   [0:0] or_ln265_120_fu_6292_p2;
wire   [15:0] total_e_123_fu_6268_p2;
wire   [0:0] icmp_ln264_20_fu_6312_p2;
wire   [3:0] sub_ln264_72_fu_6318_p2;
wire   [3:0] sub_ln264_73_fu_6324_p2;
wire   [3:0] diff_60_fu_6330_p3;
wire   [0:0] icmp_ln300_20_fu_6344_p2;
wire   [15:0] total_e_124_fu_6304_p3;
wire   [0:0] icmp_ln265_60_fu_6338_p2;
wire   [0:0] or_ln265_121_fu_6362_p2;
wire   [0:0] nhits_166_fu_6368_p2;
wire   [0:0] xor_ln300_19_fu_6350_p2;
wire   [0:0] nhits_164_fu_6298_p2;
wire   [0:0] or_ln265_122_fu_6378_p2;
wire   [15:0] total_e_125_fu_6356_p2;
wire   [3:0] diff_61_fu_6398_p2;
wire   [0:0] icmp_ln307_20_fu_6410_p2;
wire   [15:0] total_e_126_fu_6390_p3;
wire   [0:0] icmp_ln265_61_fu_6404_p2;
wire   [0:0] or_ln265_123_fu_6436_p2;
wire   [1:0] zext_ln265_25_fu_6374_p1;
wire   [1:0] nhits_167_fu_6422_p3;
wire   [0:0] xor_ln307_20_fu_6416_p2;
wire   [0:0] nhits_165_fu_6384_p2;
wire   [0:0] or_ln265_124_fu_6450_p2;
wire   [15:0] total_e_127_fu_6430_p2;
wire   [3:0] diff_62_fu_6470_p2;
wire   [0:0] icmp_ln314_16_fu_6482_p2;
wire   [1:0] nhits_168_fu_6442_p3;
wire   [15:0] total_e_128_fu_6462_p3;
wire   [0:0] icmp_ln265_62_fu_6476_p2;
wire   [0:0] or_ln265_125_fu_6506_p2;
wire   [1:0] nhits_170_fu_6494_p2;
wire   [1:0] nhits_171_fu_6512_p3;
wire   [0:0] xor_ln314_16_fu_6488_p2;
wire   [0:0] nhits_169_fu_6456_p2;
wire   [0:0] or_ln265_126_fu_6524_p2;
wire   [15:0] total_e_129_fu_6500_p2;
wire   [3:0] zext_ln264_19_fu_6556_p1;
wire   [0:0] icmp_ln264_21_fu_6550_p2;
wire   [3:0] sub_ln264_76_fu_6560_p2;
wire   [3:0] sub_ln264_77_fu_6566_p2;
wire   [3:0] diff_63_fu_6572_p3;
wire   [0:0] icmp_ln300_21_fu_6586_p2;
wire   [0:0] icmp_ln299_10_fu_6544_p2;
wire   [0:0] icmp_ln265_63_fu_6580_p2;
wire   [0:0] nhits_174_fu_6608_p2;
wire   [0:0] xor_ln300_20_fu_6592_p2;
wire   [0:0] nhits_172_fu_6530_p2;
wire   [0:0] or_ln265_128_fu_6618_p2;
wire   [3:0] zext_ln264_20_fu_6636_p1;
wire   [3:0] diff_64_fu_6640_p2;
wire   [0:0] icmp_ln307_21_fu_6652_p2;
wire   [0:0] icmp_ln306_10_fu_6630_p2;
wire   [0:0] icmp_ln265_64_fu_6646_p2;
wire   [1:0] zext_ln265_26_fu_6614_p1;
wire   [1:0] nhits_175_fu_6664_p3;
wire   [0:0] xor_ln307_21_fu_6658_p2;
wire   [0:0] nhits_173_fu_6624_p2;
wire   [0:0] or_ln265_130_fu_6690_p2;
wire   [3:0] or_ln313_s_fu_6708_p3;
wire   [3:0] diff_65_fu_6716_p2;
wire   [0:0] icmp_ln314_17_fu_6728_p2;
wire   [1:0] nhits_176_fu_6682_p3;
wire   [0:0] icmp_ln313_10_fu_6702_p2;
wire   [0:0] icmp_ln265_65_fu_6722_p2;
wire   [1:0] nhits_178_fu_6740_p2;
wire   [1:0] nhits_179_fu_6756_p3;
wire   [0:0] xor_ln314_17_fu_6734_p2;
wire   [0:0] nhits_177_fu_6696_p2;
wire   [0:0] or_ln265_132_fu_6768_p2;
wire   [3:0] zext_ln264_21_fu_6792_p1;
wire   [0:0] icmp_ln264_22_fu_6786_p2;
wire   [3:0] sub_ln264_80_fu_6796_p2;
wire   [3:0] sub_ln264_81_fu_6802_p2;
wire   [3:0] diff_66_fu_6808_p3;
wire   [0:0] icmp_ln300_22_fu_6822_p2;
wire   [0:0] icmp_ln299_11_fu_6780_p2;
wire   [0:0] icmp_ln265_66_fu_6816_p2;
wire   [0:0] nhits_182_fu_6844_p2;
wire   [0:0] xor_ln300_21_fu_6828_p2;
wire   [0:0] nhits_180_fu_6774_p2;
wire   [0:0] or_ln265_134_fu_6854_p2;
wire   [3:0] zext_ln264_22_fu_6872_p1;
wire   [3:0] diff_67_fu_6876_p2;
wire   [0:0] icmp_ln307_22_fu_6888_p2;
wire   [0:0] icmp_ln306_11_fu_6866_p2;
wire   [0:0] icmp_ln265_67_fu_6882_p2;
wire   [1:0] zext_ln265_27_fu_6850_p1;
wire   [1:0] nhits_183_fu_6900_p3;
wire   [0:0] xor_ln307_22_fu_6894_p2;
wire   [0:0] nhits_181_fu_6860_p2;
wire   [0:0] or_ln265_136_fu_6926_p2;
wire   [3:0] or_ln313_10_fu_6944_p3;
wire   [3:0] diff_68_fu_6952_p2;
wire   [1:0] nhits_184_fu_6918_p3;
wire   [0:0] ult865_fu_6974_p2;
wire   [0:0] icmp_ln313_11_fu_6938_p2;
wire   [0:0] icmp_ln265_68_fu_6958_p2;
wire   [1:0] nhits_186_fu_6964_p2;
wire   [1:0] nhits_187_fu_6992_p3;
wire   [0:0] rev866_fu_6980_p2;
wire   [0:0] nhits_185_fu_6932_p2;
wire   [0:0] or_ln265_138_fu_7004_p2;
wire   [0:0] nhits_188_fu_7010_p2;
wire   [2:0] zext_ln289_18_fu_6052_p1;
wire   [2:0] zext_ln289_20_fu_6520_p1;
wire   [2:0] add_ln324_18_fu_7026_p2;
wire   [3:0] zext_ln324_8_fu_7032_p1;
wire   [3:0] zext_ln289_19_fu_6288_p1;
wire   [2:0] zext_ln289_22_fu_7000_p1;
wire   [2:0] zext_ln265_28_fu_7016_p1;
wire   [2:0] add_ln324_20_fu_7042_p2;
wire   [2:0] zext_ln289_21_fu_6764_p1;
wire   [2:0] add_ln324_21_fu_7048_p2;
wire   [3:0] zext_ln324_9_fu_7054_p1;
wire   [3:0] add_ln324_19_fu_7036_p2;
wire   [0:0] icmp_ln285_4_fu_5844_p2;
wire   [0:0] xor_ln321_4_fu_7020_p2;
wire   [0:0] icmp_ln264_23_fu_7116_p2;
wire   [3:0] diff_69_fu_7122_p3;
wire   [0:0] icmp_ln300_23_fu_7136_p2;
wire   [13:0] zext_ln303_15_fu_6598_p1;
wire   [0:0] icmp_ln265_69_fu_7130_p2;
wire   [0:0] or_ln265_139_fu_7154_p2;
wire   [0:0] nhits_191_fu_7160_p2;
wire   [0:0] nhits_189_fu_7142_p2;
wire   [13:0] total_e_144_fu_7148_p2;
wire   [13:0] total_e_145_fu_7176_p3;
wire   [3:0] add_i_i429_i5_fu_7108_p3;
wire   [3:0] diff_70_fu_7188_p2;
wire   [0:0] icmp_ln307_23_fu_7200_p2;
wire   [14:0] zext_ln293_11_fu_7184_p1;
wire   [14:0] zext_ln310_13_fu_5414_p1;
wire   [0:0] icmp_ln265_70_fu_7194_p2;
wire   [0:0] or_ln265_141_fu_7226_p2;
wire   [1:0] zext_ln265_29_fu_7166_p1;
wire   [1:0] nhits_192_fu_7212_p3;
wire   [0:0] xor_ln307_23_fu_7206_p2;
wire   [0:0] nhits_190_fu_7170_p2;
wire   [0:0] or_ln265_142_fu_7240_p2;
wire   [14:0] total_e_146_fu_7220_p2;
wire   [3:0] diff_71_fu_7260_p2;
wire   [0:0] icmp_ln314_18_fu_7272_p2;
wire   [1:0] nhits_193_fu_7232_p3;
wire   [14:0] total_e_147_fu_7252_p3;
wire   [14:0] zext_ln317_13_fu_5488_p1;
wire   [0:0] icmp_ln265_71_fu_7266_p2;
wire   [0:0] or_ln265_143_fu_7296_p2;
wire   [1:0] nhits_195_fu_7284_p2;
wire   [1:0] nhits_196_fu_7302_p3;
wire   [0:0] xor_ln314_18_fu_7278_p2;
wire   [0:0] nhits_194_fu_7246_p2;
wire   [0:0] or_ln265_144_fu_7314_p2;
wire   [14:0] total_e_148_fu_7290_p2;
wire   [14:0] total_e_149_fu_7326_p3;
wire   [0:0] icmp_ln264_24_fu_7338_p2;
wire   [3:0] sub_ln264_86_fu_7344_p2;
wire   [3:0] sub_ln264_87_fu_7350_p2;
wire   [3:0] diff_72_fu_7356_p3;
wire   [0:0] icmp_ln300_24_fu_7370_p2;
wire   [15:0] zext_ln293_12_fu_7334_p1;
wire   [0:0] icmp_ln265_72_fu_7364_p2;
wire   [0:0] or_ln265_145_fu_7388_p2;
wire   [0:0] nhits_199_fu_7394_p2;
wire   [0:0] xor_ln300_23_fu_7376_p2;
wire   [0:0] nhits_197_fu_7320_p2;
wire   [0:0] or_ln265_146_fu_7404_p2;
wire   [15:0] total_e_150_fu_7382_p2;
wire   [3:0] diff_73_fu_7424_p2;
wire   [0:0] icmp_ln307_24_fu_7436_p2;
wire   [15:0] total_e_151_fu_7416_p3;
wire   [0:0] icmp_ln265_73_fu_7430_p2;
wire   [0:0] or_ln265_147_fu_7462_p2;
wire   [1:0] zext_ln265_30_fu_7400_p1;
wire   [1:0] nhits_200_fu_7448_p3;
wire   [0:0] xor_ln307_24_fu_7442_p2;
wire   [0:0] nhits_198_fu_7410_p2;
wire   [0:0] or_ln265_148_fu_7476_p2;
wire   [15:0] total_e_152_fu_7456_p2;
wire   [3:0] diff_74_fu_7496_p2;
wire   [0:0] icmp_ln314_19_fu_7508_p2;
wire   [1:0] nhits_201_fu_7468_p3;
wire   [15:0] total_e_153_fu_7488_p3;
wire   [0:0] icmp_ln265_74_fu_7502_p2;
wire   [0:0] or_ln265_149_fu_7532_p2;
wire   [1:0] nhits_203_fu_7520_p2;
wire   [1:0] nhits_204_fu_7538_p3;
wire   [0:0] xor_ln314_19_fu_7514_p2;
wire   [0:0] nhits_202_fu_7482_p2;
wire   [0:0] or_ln265_150_fu_7550_p2;
wire   [15:0] total_e_154_fu_7526_p2;
wire   [0:0] icmp_ln264_25_fu_7570_p2;
wire   [3:0] sub_ln264_90_fu_7576_p2;
wire   [3:0] sub_ln264_91_fu_7582_p2;
wire   [3:0] diff_75_fu_7588_p3;
wire   [0:0] icmp_ln300_25_fu_7602_p2;
wire   [15:0] total_e_155_fu_7562_p3;
wire   [0:0] icmp_ln265_75_fu_7596_p2;
wire   [0:0] or_ln265_151_fu_7620_p2;
wire   [0:0] nhits_207_fu_7626_p2;
wire   [0:0] xor_ln300_24_fu_7608_p2;
wire   [0:0] nhits_205_fu_7556_p2;
wire   [0:0] or_ln265_152_fu_7636_p2;
wire   [15:0] total_e_156_fu_7614_p2;
wire   [3:0] diff_76_fu_7656_p2;
wire   [0:0] icmp_ln307_25_fu_7668_p2;
wire   [15:0] total_e_157_fu_7648_p3;
wire   [0:0] icmp_ln265_76_fu_7662_p2;
wire   [0:0] or_ln265_153_fu_7694_p2;
wire   [1:0] zext_ln265_31_fu_7632_p1;
wire   [1:0] nhits_208_fu_7680_p3;
wire   [0:0] xor_ln307_25_fu_7674_p2;
wire   [0:0] nhits_206_fu_7642_p2;
wire   [0:0] or_ln265_154_fu_7708_p2;
wire   [15:0] total_e_158_fu_7688_p2;
wire   [3:0] diff_77_fu_7728_p2;
wire   [0:0] icmp_ln314_20_fu_7740_p2;
wire   [1:0] nhits_209_fu_7700_p3;
wire   [15:0] total_e_159_fu_7720_p3;
wire   [0:0] icmp_ln265_77_fu_7734_p2;
wire   [0:0] or_ln265_155_fu_7764_p2;
wire   [1:0] nhits_211_fu_7752_p2;
wire   [1:0] nhits_212_fu_7770_p3;
wire   [0:0] xor_ln314_20_fu_7746_p2;
wire   [0:0] nhits_210_fu_7714_p2;
wire   [0:0] or_ln265_156_fu_7782_p2;
wire   [15:0] total_e_160_fu_7758_p2;
wire   [3:0] zext_ln264_23_fu_7814_p1;
wire   [0:0] icmp_ln264_26_fu_7808_p2;
wire   [3:0] sub_ln264_94_fu_7818_p2;
wire   [3:0] sub_ln264_95_fu_7824_p2;
wire   [3:0] diff_78_fu_7830_p3;
wire   [0:0] icmp_ln300_26_fu_7844_p2;
wire   [0:0] icmp_ln299_12_fu_7802_p2;
wire   [0:0] icmp_ln265_78_fu_7838_p2;
wire   [0:0] nhits_215_fu_7866_p2;
wire   [0:0] xor_ln300_25_fu_7850_p2;
wire   [0:0] nhits_213_fu_7788_p2;
wire   [0:0] or_ln265_158_fu_7876_p2;
wire   [3:0] zext_ln264_24_fu_7894_p1;
wire   [3:0] diff_79_fu_7898_p2;
wire   [0:0] icmp_ln307_26_fu_7910_p2;
wire   [0:0] icmp_ln306_12_fu_7888_p2;
wire   [0:0] icmp_ln265_79_fu_7904_p2;
wire   [1:0] zext_ln265_32_fu_7872_p1;
wire   [1:0] nhits_216_fu_7922_p3;
wire   [0:0] xor_ln307_26_fu_7916_p2;
wire   [0:0] nhits_214_fu_7882_p2;
wire   [0:0] or_ln265_160_fu_7948_p2;
wire   [3:0] or_ln313_11_fu_7966_p3;
wire   [3:0] diff_80_fu_7974_p2;
wire   [0:0] icmp_ln314_21_fu_7986_p2;
wire   [1:0] nhits_217_fu_7940_p3;
wire   [0:0] icmp_ln313_12_fu_7960_p2;
wire   [0:0] icmp_ln265_80_fu_7980_p2;
wire   [1:0] nhits_219_fu_7998_p2;
wire   [1:0] nhits_220_fu_8014_p3;
wire   [0:0] xor_ln314_21_fu_7992_p2;
wire   [0:0] nhits_218_fu_7954_p2;
wire   [0:0] or_ln265_162_fu_8026_p2;
wire   [3:0] zext_ln264_25_fu_8050_p1;
wire   [0:0] icmp_ln264_27_fu_8044_p2;
wire   [3:0] sub_ln264_98_fu_8054_p2;
wire   [3:0] sub_ln264_99_fu_8060_p2;
wire   [3:0] diff_81_fu_8066_p3;
wire   [0:0] icmp_ln300_27_fu_8080_p2;
wire   [0:0] icmp_ln299_13_fu_8038_p2;
wire   [0:0] icmp_ln265_81_fu_8074_p2;
wire   [0:0] nhits_223_fu_8102_p2;
wire   [0:0] xor_ln300_26_fu_8086_p2;
wire   [0:0] nhits_221_fu_8032_p2;
wire   [0:0] or_ln265_164_fu_8112_p2;
wire   [3:0] zext_ln264_26_fu_8130_p1;
wire   [3:0] diff_82_fu_8134_p2;
wire   [0:0] icmp_ln307_27_fu_8146_p2;
wire   [0:0] icmp_ln306_13_fu_8124_p2;
wire   [0:0] icmp_ln265_82_fu_8140_p2;
wire   [1:0] zext_ln265_33_fu_8108_p1;
wire   [1:0] nhits_224_fu_8158_p3;
wire   [0:0] xor_ln307_27_fu_8152_p2;
wire   [0:0] nhits_222_fu_8118_p2;
wire   [0:0] or_ln265_166_fu_8184_p2;
wire   [3:0] or_ln313_12_fu_8202_p3;
wire   [3:0] diff_83_fu_8210_p2;
wire   [1:0] nhits_225_fu_8176_p3;
wire   [0:0] ult895_fu_8232_p2;
wire   [0:0] icmp_ln313_13_fu_8196_p2;
wire   [0:0] icmp_ln265_83_fu_8216_p2;
wire   [1:0] nhits_227_fu_8222_p2;
wire   [1:0] nhits_228_fu_8250_p3;
wire   [0:0] rev896_fu_8238_p2;
wire   [0:0] nhits_226_fu_8190_p2;
wire   [0:0] or_ln265_168_fu_8262_p2;
wire   [0:0] nhits_229_fu_8268_p2;
wire   [2:0] zext_ln289_23_fu_7310_p1;
wire   [2:0] zext_ln289_25_fu_7778_p1;
wire   [2:0] add_ln324_23_fu_8284_p2;
wire   [3:0] zext_ln324_10_fu_8290_p1;
wire   [3:0] zext_ln289_24_fu_7546_p1;
wire   [2:0] zext_ln289_27_fu_8258_p1;
wire   [2:0] zext_ln265_34_fu_8274_p1;
wire   [2:0] add_ln324_25_fu_8300_p2;
wire   [2:0] zext_ln289_26_fu_8022_p1;
wire   [2:0] add_ln324_26_fu_8306_p2;
wire   [3:0] zext_ln324_11_fu_8312_p1;
wire   [3:0] add_ln324_24_fu_8294_p2;
wire   [0:0] icmp_ln285_5_fu_7102_p2;
wire   [0:0] xor_ln321_5_fu_8278_p2;
wire   [0:0] icmp_ln264_28_fu_8374_p2;
wire   [3:0] diff_84_fu_8380_p3;
wire   [0:0] icmp_ln300_28_fu_8394_p2;
wire   [13:0] zext_ln303_18_fu_7856_p1;
wire   [0:0] icmp_ln265_84_fu_8388_p2;
wire   [0:0] or_ln265_169_fu_8412_p2;
wire   [0:0] nhits_232_fu_8418_p2;
wire   [0:0] nhits_230_fu_8400_p2;
wire   [13:0] total_e_175_fu_8406_p2;
wire   [13:0] total_e_176_fu_8434_p3;
wire   [3:0] add_i_i429_i6_fu_8366_p3;
wire   [3:0] diff_85_fu_8446_p2;
wire   [0:0] icmp_ln307_28_fu_8458_p2;
wire   [14:0] zext_ln293_13_fu_8442_p1;
wire   [14:0] zext_ln310_16_fu_6672_p1;
wire   [0:0] icmp_ln265_85_fu_8452_p2;
wire   [0:0] or_ln265_171_fu_8484_p2;
wire   [1:0] zext_ln265_35_fu_8424_p1;
wire   [1:0] nhits_233_fu_8470_p3;
wire   [0:0] xor_ln307_28_fu_8464_p2;
wire   [0:0] nhits_231_fu_8428_p2;
wire   [0:0] or_ln265_172_fu_8498_p2;
wire   [14:0] total_e_177_fu_8478_p2;
wire   [3:0] diff_86_fu_8518_p2;
wire   [0:0] icmp_ln314_22_fu_8530_p2;
wire   [1:0] nhits_234_fu_8490_p3;
wire   [14:0] total_e_178_fu_8510_p3;
wire   [14:0] zext_ln317_16_fu_6746_p1;
wire   [0:0] icmp_ln265_86_fu_8524_p2;
wire   [0:0] or_ln265_173_fu_8554_p2;
wire   [1:0] nhits_236_fu_8542_p2;
wire   [1:0] nhits_237_fu_8560_p3;
wire   [0:0] xor_ln314_22_fu_8536_p2;
wire   [0:0] nhits_235_fu_8504_p2;
wire   [0:0] or_ln265_174_fu_8572_p2;
wire   [14:0] total_e_179_fu_8548_p2;
wire   [14:0] total_e_180_fu_8584_p3;
wire   [0:0] icmp_ln264_29_fu_8596_p2;
wire   [3:0] sub_ln264_104_fu_8602_p2;
wire   [3:0] sub_ln264_105_fu_8608_p2;
wire   [3:0] diff_87_fu_8614_p3;
wire   [0:0] icmp_ln300_29_fu_8628_p2;
wire   [15:0] zext_ln293_14_fu_8592_p1;
wire   [0:0] icmp_ln265_87_fu_8622_p2;
wire   [0:0] or_ln265_175_fu_8646_p2;
wire   [0:0] nhits_240_fu_8652_p2;
wire   [0:0] xor_ln300_28_fu_8634_p2;
wire   [0:0] nhits_238_fu_8578_p2;
wire   [0:0] or_ln265_176_fu_8662_p2;
wire   [15:0] total_e_181_fu_8640_p2;
wire   [3:0] diff_88_fu_8682_p2;
wire   [0:0] icmp_ln307_29_fu_8694_p2;
wire   [15:0] total_e_182_fu_8674_p3;
wire   [0:0] icmp_ln265_88_fu_8688_p2;
wire   [0:0] or_ln265_177_fu_8720_p2;
wire   [1:0] zext_ln265_36_fu_8658_p1;
wire   [1:0] nhits_241_fu_8706_p3;
wire   [0:0] xor_ln307_29_fu_8700_p2;
wire   [0:0] nhits_239_fu_8668_p2;
wire   [0:0] or_ln265_178_fu_8734_p2;
wire   [15:0] total_e_183_fu_8714_p2;
wire   [3:0] diff_89_fu_8754_p2;
wire   [0:0] icmp_ln314_23_fu_8766_p2;
wire   [1:0] nhits_242_fu_8726_p3;
wire   [15:0] total_e_184_fu_8746_p3;
wire   [0:0] icmp_ln265_89_fu_8760_p2;
wire   [0:0] or_ln265_179_fu_8790_p2;
wire   [1:0] nhits_244_fu_8778_p2;
wire   [1:0] nhits_245_fu_8796_p3;
wire   [0:0] xor_ln314_23_fu_8772_p2;
wire   [0:0] nhits_243_fu_8740_p2;
wire   [0:0] or_ln265_180_fu_8808_p2;
wire   [15:0] total_e_185_fu_8784_p2;
wire   [0:0] icmp_ln264_30_fu_8828_p2;
wire   [3:0] sub_ln264_108_fu_8834_p2;
wire   [3:0] sub_ln264_109_fu_8840_p2;
wire   [3:0] diff_90_fu_8846_p3;
wire   [0:0] icmp_ln300_30_fu_8860_p2;
wire   [15:0] total_e_186_fu_8820_p3;
wire   [0:0] icmp_ln265_90_fu_8854_p2;
wire   [0:0] or_ln265_181_fu_8878_p2;
wire   [0:0] nhits_248_fu_8884_p2;
wire   [0:0] xor_ln300_29_fu_8866_p2;
wire   [0:0] nhits_246_fu_8814_p2;
wire   [0:0] or_ln265_182_fu_8894_p2;
wire   [15:0] total_e_187_fu_8872_p2;
wire   [3:0] diff_91_fu_8914_p2;
wire   [0:0] icmp_ln307_30_fu_8926_p2;
wire   [15:0] total_e_188_fu_8906_p3;
wire   [0:0] icmp_ln265_91_fu_8920_p2;
wire   [0:0] or_ln265_183_fu_8952_p2;
wire   [1:0] zext_ln265_37_fu_8890_p1;
wire   [1:0] nhits_249_fu_8938_p3;
wire   [0:0] xor_ln307_30_fu_8932_p2;
wire   [0:0] nhits_247_fu_8900_p2;
wire   [0:0] or_ln265_184_fu_8966_p2;
wire   [15:0] total_e_189_fu_8946_p2;
wire   [3:0] diff_92_fu_8986_p2;
wire   [0:0] icmp_ln314_24_fu_8998_p2;
wire   [1:0] nhits_250_fu_8958_p3;
wire   [15:0] total_e_190_fu_8978_p3;
wire   [0:0] icmp_ln265_92_fu_8992_p2;
wire   [0:0] or_ln265_185_fu_9022_p2;
wire   [1:0] nhits_252_fu_9010_p2;
wire   [1:0] nhits_253_fu_9028_p3;
wire   [0:0] xor_ln314_24_fu_9004_p2;
wire   [0:0] nhits_251_fu_8972_p2;
wire   [0:0] or_ln265_186_fu_9040_p2;
wire   [15:0] total_e_191_fu_9016_p2;
wire   [3:0] zext_ln264_27_fu_9072_p1;
wire   [0:0] icmp_ln264_31_fu_9066_p2;
wire   [3:0] sub_ln264_112_fu_9076_p2;
wire   [3:0] sub_ln264_113_fu_9082_p2;
wire   [3:0] diff_93_fu_9088_p3;
wire   [0:0] icmp_ln300_31_fu_9102_p2;
wire   [0:0] icmp_ln299_14_fu_9060_p2;
wire   [0:0] icmp_ln265_93_fu_9096_p2;
wire   [0:0] nhits_256_fu_9124_p2;
wire   [0:0] xor_ln300_30_fu_9108_p2;
wire   [0:0] nhits_254_fu_9046_p2;
wire   [0:0] or_ln265_188_fu_9134_p2;
wire   [3:0] zext_ln264_28_fu_9152_p1;
wire   [3:0] diff_94_fu_9156_p2;
wire   [0:0] icmp_ln307_31_fu_9168_p2;
wire   [0:0] icmp_ln306_14_fu_9146_p2;
wire   [0:0] icmp_ln265_94_fu_9162_p2;
wire   [1:0] zext_ln265_38_fu_9130_p1;
wire   [1:0] nhits_257_fu_9180_p3;
wire   [0:0] xor_ln307_31_fu_9174_p2;
wire   [0:0] nhits_255_fu_9140_p2;
wire   [0:0] or_ln265_190_fu_9206_p2;
wire   [3:0] or_ln313_13_fu_9224_p3;
wire   [3:0] diff_95_fu_9232_p2;
wire   [0:0] icmp_ln314_25_fu_9244_p2;
wire   [1:0] nhits_258_fu_9198_p3;
wire   [0:0] icmp_ln313_14_fu_9218_p2;
wire   [0:0] icmp_ln265_95_fu_9238_p2;
wire   [1:0] nhits_260_fu_9256_p2;
wire   [1:0] nhits_261_fu_9272_p3;
wire   [0:0] xor_ln314_25_fu_9250_p2;
wire   [0:0] nhits_259_fu_9212_p2;
wire   [0:0] or_ln265_192_fu_9284_p2;
wire   [3:0] zext_ln264_29_fu_9308_p1;
wire   [0:0] icmp_ln264_32_fu_9302_p2;
wire   [3:0] sub_ln264_116_fu_9312_p2;
wire   [3:0] sub_ln264_117_fu_9318_p2;
wire   [3:0] diff_96_fu_9324_p3;
wire   [0:0] icmp_ln300_32_fu_9338_p2;
wire   [0:0] icmp_ln299_15_fu_9296_p2;
wire   [0:0] icmp_ln265_96_fu_9332_p2;
wire   [0:0] nhits_264_fu_9360_p2;
wire   [0:0] xor_ln300_31_fu_9344_p2;
wire   [0:0] nhits_262_fu_9290_p2;
wire   [0:0] or_ln265_194_fu_9370_p2;
wire   [3:0] zext_ln264_30_fu_9388_p1;
wire   [3:0] diff_97_fu_9392_p2;
wire   [0:0] icmp_ln307_32_fu_9404_p2;
wire   [0:0] icmp_ln306_15_fu_9382_p2;
wire   [0:0] icmp_ln265_97_fu_9398_p2;
wire   [1:0] zext_ln265_39_fu_9366_p1;
wire   [1:0] nhits_265_fu_9416_p3;
wire   [0:0] xor_ln307_32_fu_9410_p2;
wire   [0:0] nhits_263_fu_9376_p2;
wire   [0:0] or_ln265_196_fu_9442_p2;
wire   [3:0] or_ln313_14_fu_9460_p3;
wire   [3:0] diff_98_fu_9468_p2;
wire   [1:0] nhits_266_fu_9434_p3;
wire   [0:0] ult925_fu_9490_p2;
wire   [0:0] icmp_ln313_15_fu_9454_p2;
wire   [0:0] icmp_ln265_98_fu_9474_p2;
wire   [1:0] nhits_268_fu_9480_p2;
wire   [1:0] nhits_269_fu_9508_p3;
wire   [0:0] rev926_fu_9496_p2;
wire   [0:0] nhits_267_fu_9448_p2;
wire   [0:0] or_ln265_198_fu_9520_p2;
wire   [0:0] nhits_270_fu_9526_p2;
wire   [2:0] zext_ln289_28_fu_8568_p1;
wire   [2:0] zext_ln289_30_fu_9036_p1;
wire   [2:0] add_ln324_28_fu_9542_p2;
wire   [3:0] zext_ln324_12_fu_9548_p1;
wire   [3:0] zext_ln289_29_fu_8804_p1;
wire   [2:0] zext_ln289_32_fu_9516_p1;
wire   [2:0] zext_ln265_40_fu_9532_p1;
wire   [2:0] add_ln324_30_fu_9558_p2;
wire   [2:0] zext_ln289_31_fu_9280_p1;
wire   [2:0] add_ln324_31_fu_9564_p2;
wire   [3:0] zext_ln324_13_fu_9570_p1;
wire   [3:0] add_ln324_29_fu_9552_p2;
wire   [0:0] icmp_ln285_6_fu_8360_p2;
wire   [0:0] xor_ln321_6_fu_9536_p2;
wire   [0:0] icmp_ln264_33_fu_9632_p2;
wire   [3:0] diff_99_fu_9638_p3;
wire   [0:0] icmp_ln300_33_fu_9652_p2;
wire   [13:0] zext_ln303_21_fu_9114_p1;
wire   [0:0] icmp_ln265_99_fu_9646_p2;
wire   [0:0] or_ln265_199_fu_9670_p2;
wire   [0:0] nhits_273_fu_9676_p2;
wire   [0:0] nhits_271_fu_9658_p2;
wire   [13:0] total_e_206_fu_9664_p2;
wire   [13:0] total_e_207_fu_9692_p3;
wire   [3:0] add_i_i429_i7_fu_9624_p3;
wire   [3:0] diff_100_fu_9704_p2;
wire   [0:0] icmp_ln307_33_fu_9716_p2;
wire   [14:0] zext_ln293_15_fu_9700_p1;
wire   [14:0] zext_ln310_19_fu_7930_p1;
wire   [0:0] icmp_ln265_100_fu_9710_p2;
wire   [0:0] or_ln265_201_fu_9742_p2;
wire   [1:0] zext_ln265_41_fu_9682_p1;
wire   [1:0] nhits_274_fu_9728_p3;
wire   [0:0] xor_ln307_33_fu_9722_p2;
wire   [0:0] nhits_272_fu_9686_p2;
wire   [0:0] or_ln265_202_fu_9756_p2;
wire   [14:0] total_e_208_fu_9736_p2;
wire   [3:0] diff_101_fu_9776_p2;
wire   [0:0] icmp_ln314_26_fu_9788_p2;
wire   [1:0] nhits_275_fu_9748_p3;
wire   [14:0] total_e_209_fu_9768_p3;
wire   [14:0] zext_ln317_19_fu_8004_p1;
wire   [0:0] icmp_ln265_101_fu_9782_p2;
wire   [0:0] or_ln265_203_fu_9812_p2;
wire   [1:0] nhits_277_fu_9800_p2;
wire   [1:0] nhits_278_fu_9818_p3;
wire   [0:0] xor_ln314_26_fu_9794_p2;
wire   [0:0] nhits_276_fu_9762_p2;
wire   [0:0] or_ln265_204_fu_9830_p2;
wire   [14:0] total_e_210_fu_9806_p2;
wire   [14:0] total_e_211_fu_9842_p3;
wire   [0:0] icmp_ln264_34_fu_9854_p2;
wire   [3:0] sub_ln264_122_fu_9860_p2;
wire   [3:0] sub_ln264_123_fu_9866_p2;
wire   [3:0] diff_102_fu_9872_p3;
wire   [0:0] icmp_ln300_34_fu_9886_p2;
wire   [15:0] zext_ln293_16_fu_9850_p1;
wire   [0:0] icmp_ln265_102_fu_9880_p2;
wire   [0:0] or_ln265_205_fu_9904_p2;
wire   [0:0] nhits_281_fu_9910_p2;
wire   [0:0] xor_ln300_33_fu_9892_p2;
wire   [0:0] nhits_279_fu_9836_p2;
wire   [0:0] or_ln265_206_fu_9920_p2;
wire   [15:0] total_e_212_fu_9898_p2;
wire   [3:0] diff_103_fu_9940_p2;
wire   [0:0] icmp_ln307_34_fu_9952_p2;
wire   [15:0] total_e_213_fu_9932_p3;
wire   [0:0] icmp_ln265_103_fu_9946_p2;
wire   [0:0] or_ln265_207_fu_9978_p2;
wire   [1:0] zext_ln265_42_fu_9916_p1;
wire   [1:0] nhits_282_fu_9964_p3;
wire   [0:0] xor_ln307_34_fu_9958_p2;
wire   [0:0] nhits_280_fu_9926_p2;
wire   [0:0] or_ln265_208_fu_9992_p2;
wire   [15:0] total_e_214_fu_9972_p2;
wire   [3:0] diff_104_fu_10012_p2;
wire   [0:0] icmp_ln314_27_fu_10024_p2;
wire   [1:0] nhits_283_fu_9984_p3;
wire   [15:0] total_e_215_fu_10004_p3;
wire   [0:0] icmp_ln265_104_fu_10018_p2;
wire   [0:0] or_ln265_209_fu_10048_p2;
wire   [1:0] nhits_285_fu_10036_p2;
wire   [1:0] nhits_286_fu_10054_p3;
wire   [0:0] xor_ln314_27_fu_10030_p2;
wire   [0:0] nhits_284_fu_9998_p2;
wire   [0:0] or_ln265_210_fu_10066_p2;
wire   [15:0] total_e_216_fu_10042_p2;
wire   [0:0] icmp_ln264_35_fu_10086_p2;
wire   [3:0] sub_ln264_126_fu_10092_p2;
wire   [3:0] sub_ln264_127_fu_10098_p2;
wire   [3:0] diff_105_fu_10104_p3;
wire   [0:0] icmp_ln300_35_fu_10118_p2;
wire   [15:0] total_e_217_fu_10078_p3;
wire   [0:0] icmp_ln265_105_fu_10112_p2;
wire   [0:0] or_ln265_211_fu_10136_p2;
wire   [0:0] nhits_289_fu_10142_p2;
wire   [0:0] xor_ln300_34_fu_10124_p2;
wire   [0:0] nhits_287_fu_10072_p2;
wire   [0:0] or_ln265_212_fu_10152_p2;
wire   [15:0] total_e_218_fu_10130_p2;
wire   [3:0] diff_106_fu_10172_p2;
wire   [0:0] icmp_ln307_35_fu_10184_p2;
wire   [15:0] total_e_219_fu_10164_p3;
wire   [0:0] icmp_ln265_106_fu_10178_p2;
wire   [0:0] or_ln265_213_fu_10210_p2;
wire   [1:0] zext_ln265_43_fu_10148_p1;
wire   [1:0] nhits_290_fu_10196_p3;
wire   [0:0] xor_ln307_35_fu_10190_p2;
wire   [0:0] nhits_288_fu_10158_p2;
wire   [0:0] or_ln265_214_fu_10224_p2;
wire   [15:0] total_e_220_fu_10204_p2;
wire   [3:0] diff_107_fu_10244_p2;
wire   [0:0] icmp_ln314_28_fu_10256_p2;
wire   [1:0] nhits_291_fu_10216_p3;
wire   [15:0] total_e_221_fu_10236_p3;
wire   [0:0] icmp_ln265_107_fu_10250_p2;
wire   [0:0] or_ln265_215_fu_10280_p2;
wire   [1:0] nhits_293_fu_10268_p2;
wire   [1:0] nhits_294_fu_10286_p3;
wire   [0:0] xor_ln314_28_fu_10262_p2;
wire   [0:0] nhits_292_fu_10230_p2;
wire   [0:0] or_ln265_216_fu_10298_p2;
wire   [15:0] total_e_222_fu_10274_p2;
wire   [3:0] zext_ln264_31_fu_10330_p1;
wire   [0:0] icmp_ln264_36_fu_10324_p2;
wire   [3:0] sub_ln264_130_fu_10334_p2;
wire   [3:0] sub_ln264_131_fu_10340_p2;
wire   [3:0] diff_108_fu_10346_p3;
wire   [0:0] icmp_ln300_36_fu_10360_p2;
wire   [0:0] icmp_ln299_16_fu_10318_p2;
wire   [0:0] icmp_ln265_108_fu_10354_p2;
wire   [0:0] nhits_297_fu_10382_p2;
wire   [0:0] xor_ln300_35_fu_10366_p2;
wire   [0:0] nhits_295_fu_10304_p2;
wire   [0:0] or_ln265_218_fu_10392_p2;
wire   [3:0] zext_ln264_32_fu_10410_p1;
wire   [3:0] diff_109_fu_10414_p2;
wire   [0:0] icmp_ln307_36_fu_10426_p2;
wire   [0:0] icmp_ln306_16_fu_10404_p2;
wire   [0:0] icmp_ln265_109_fu_10420_p2;
wire   [1:0] zext_ln265_44_fu_10388_p1;
wire   [1:0] nhits_298_fu_10438_p3;
wire   [0:0] xor_ln307_36_fu_10432_p2;
wire   [0:0] nhits_296_fu_10398_p2;
wire   [0:0] or_ln265_220_fu_10464_p2;
wire   [3:0] or_ln313_15_fu_10482_p3;
wire   [3:0] diff_110_fu_10490_p2;
wire   [0:0] icmp_ln314_29_fu_10502_p2;
wire   [1:0] nhits_299_fu_10456_p3;
wire   [0:0] icmp_ln313_16_fu_10476_p2;
wire   [0:0] icmp_ln265_110_fu_10496_p2;
wire   [1:0] nhits_301_fu_10514_p2;
wire   [1:0] nhits_302_fu_10530_p3;
wire   [0:0] xor_ln314_29_fu_10508_p2;
wire   [0:0] nhits_300_fu_10470_p2;
wire   [0:0] or_ln265_222_fu_10542_p2;
wire   [3:0] zext_ln264_33_fu_10566_p1;
wire   [0:0] icmp_ln264_37_fu_10560_p2;
wire   [3:0] sub_ln264_134_fu_10570_p2;
wire   [3:0] sub_ln264_135_fu_10576_p2;
wire   [3:0] diff_111_fu_10582_p3;
wire   [0:0] icmp_ln300_37_fu_10596_p2;
wire   [0:0] icmp_ln299_17_fu_10554_p2;
wire   [0:0] icmp_ln265_111_fu_10590_p2;
wire   [0:0] nhits_305_fu_10618_p2;
wire   [0:0] xor_ln300_36_fu_10602_p2;
wire   [0:0] nhits_303_fu_10548_p2;
wire   [0:0] or_ln265_224_fu_10628_p2;
wire   [3:0] zext_ln264_34_fu_10646_p1;
wire   [3:0] diff_112_fu_10650_p2;
wire   [0:0] icmp_ln307_37_fu_10662_p2;
wire   [0:0] icmp_ln306_17_fu_10640_p2;
wire   [0:0] icmp_ln265_112_fu_10656_p2;
wire   [1:0] zext_ln265_45_fu_10624_p1;
wire   [1:0] nhits_306_fu_10674_p3;
wire   [0:0] xor_ln307_37_fu_10668_p2;
wire   [0:0] nhits_304_fu_10634_p2;
wire   [0:0] or_ln265_226_fu_10700_p2;
wire   [3:0] or_ln313_16_fu_10718_p3;
wire   [3:0] diff_113_fu_10726_p2;
wire   [1:0] nhits_307_fu_10692_p3;
wire   [0:0] ult955_fu_10748_p2;
wire   [0:0] icmp_ln313_17_fu_10712_p2;
wire   [0:0] icmp_ln265_113_fu_10732_p2;
wire   [1:0] nhits_309_fu_10738_p2;
wire   [1:0] nhits_310_fu_10766_p3;
wire   [0:0] rev956_fu_10754_p2;
wire   [0:0] nhits_308_fu_10706_p2;
wire   [0:0] or_ln265_228_fu_10778_p2;
wire   [0:0] nhits_311_fu_10784_p2;
wire   [2:0] zext_ln289_33_fu_9826_p1;
wire   [2:0] zext_ln289_35_fu_10294_p1;
wire   [2:0] add_ln324_33_fu_10800_p2;
wire   [3:0] zext_ln324_14_fu_10806_p1;
wire   [3:0] zext_ln289_34_fu_10062_p1;
wire   [2:0] zext_ln289_37_fu_10774_p1;
wire   [2:0] zext_ln265_46_fu_10790_p1;
wire   [2:0] add_ln324_35_fu_10816_p2;
wire   [2:0] zext_ln289_36_fu_10538_p1;
wire   [2:0] add_ln324_36_fu_10822_p2;
wire   [3:0] zext_ln324_15_fu_10828_p1;
wire   [3:0] add_ln324_34_fu_10810_p2;
wire   [0:0] icmp_ln285_7_fu_9618_p2;
wire   [0:0] xor_ln321_7_fu_10794_p2;
wire   [0:0] icmp_ln264_38_fu_10882_p2;
wire   [3:0] diff_114_fu_10888_p3;
wire   [0:0] icmp_ln300_38_fu_10902_p2;
wire   [13:0] zext_ln303_24_fu_10372_p1;
wire   [0:0] icmp_ln265_114_fu_10896_p2;
wire   [0:0] or_ln265_229_fu_10920_p2;
wire   [0:0] nhits_314_fu_10926_p2;
wire   [0:0] nhits_312_fu_10908_p2;
wire   [13:0] total_e_237_fu_10914_p2;
wire   [13:0] total_e_238_fu_10942_p3;
wire   [3:0] add_i_i429_i8_fu_10874_p3;
wire   [3:0] diff_115_fu_10954_p2;
wire   [0:0] icmp_ln307_38_fu_10966_p2;
wire   [14:0] zext_ln293_17_fu_10950_p1;
wire   [14:0] zext_ln310_22_fu_9188_p1;
wire   [0:0] icmp_ln265_115_fu_10960_p2;
wire   [0:0] or_ln265_231_fu_10992_p2;
wire   [1:0] zext_ln265_47_fu_10932_p1;
wire   [1:0] nhits_315_fu_10978_p3;
wire   [0:0] xor_ln307_38_fu_10972_p2;
wire   [0:0] nhits_313_fu_10936_p2;
wire   [0:0] or_ln265_232_fu_11006_p2;
wire   [14:0] total_e_239_fu_10986_p2;
wire   [3:0] diff_116_fu_11026_p2;
wire   [0:0] icmp_ln314_30_fu_11038_p2;
wire   [1:0] nhits_316_fu_10998_p3;
wire   [14:0] total_e_240_fu_11018_p3;
wire   [14:0] zext_ln317_22_fu_9262_p1;
wire   [0:0] icmp_ln265_116_fu_11032_p2;
wire   [0:0] or_ln265_233_fu_11062_p2;
wire   [1:0] nhits_318_fu_11050_p2;
wire   [1:0] nhits_319_fu_11068_p3;
wire   [0:0] xor_ln314_30_fu_11044_p2;
wire   [0:0] nhits_317_fu_11012_p2;
wire   [0:0] or_ln265_234_fu_11080_p2;
wire   [14:0] total_e_241_fu_11056_p2;
wire   [14:0] total_e_242_fu_11092_p3;
wire   [0:0] icmp_ln264_39_fu_11104_p2;
wire   [3:0] sub_ln264_140_fu_11110_p2;
wire   [3:0] sub_ln264_141_fu_11116_p2;
wire   [3:0] diff_117_fu_11122_p3;
wire   [0:0] icmp_ln300_39_fu_11136_p2;
wire   [15:0] zext_ln293_18_fu_11100_p1;
wire   [0:0] icmp_ln265_117_fu_11130_p2;
wire   [0:0] or_ln265_235_fu_11154_p2;
wire   [0:0] nhits_322_fu_11160_p2;
wire   [0:0] xor_ln300_38_fu_11142_p2;
wire   [0:0] nhits_320_fu_11086_p2;
wire   [0:0] or_ln265_236_fu_11170_p2;
wire   [15:0] total_e_243_fu_11148_p2;
wire   [3:0] diff_118_fu_11190_p2;
wire   [0:0] icmp_ln307_39_fu_11202_p2;
wire   [15:0] total_e_244_fu_11182_p3;
wire   [0:0] icmp_ln265_118_fu_11196_p2;
wire   [0:0] or_ln265_237_fu_11228_p2;
wire   [1:0] zext_ln265_48_fu_11166_p1;
wire   [1:0] nhits_323_fu_11214_p3;
wire   [0:0] xor_ln307_39_fu_11208_p2;
wire   [0:0] nhits_321_fu_11176_p2;
wire   [0:0] or_ln265_238_fu_11242_p2;
wire   [15:0] total_e_245_fu_11222_p2;
wire   [3:0] diff_119_fu_11262_p2;
wire   [0:0] icmp_ln314_31_fu_11274_p2;
wire   [1:0] nhits_324_fu_11234_p3;
wire   [15:0] total_e_246_fu_11254_p3;
wire   [0:0] icmp_ln265_119_fu_11268_p2;
wire   [0:0] or_ln265_239_fu_11298_p2;
wire   [1:0] nhits_326_fu_11286_p2;
wire   [0:0] xor_ln314_31_fu_11280_p2;
wire   [0:0] nhits_325_fu_11248_p2;
wire   [0:0] or_ln265_240_fu_11312_p2;
wire   [15:0] total_e_247_fu_11292_p2;
wire   [0:0] icmp_ln264_40_fu_11332_p2;
wire   [3:0] sub_ln264_144_fu_11338_p2;
wire   [3:0] sub_ln264_145_fu_11344_p2;
wire   [3:0] diff_120_fu_11350_p3;
wire   [0:0] icmp_ln300_40_fu_11364_p2;
wire   [15:0] total_e_248_fu_11324_p3;
wire   [0:0] icmp_ln265_120_fu_11358_p2;
wire   [0:0] or_ln265_241_fu_11382_p2;
wire   [0:0] nhits_330_fu_11388_p2;
wire   [0:0] xor_ln300_39_fu_11370_p2;
wire   [0:0] nhits_328_fu_11318_p2;
wire   [0:0] or_ln265_242_fu_11398_p2;
wire   [15:0] total_e_249_fu_11376_p2;
wire   [3:0] diff_121_fu_11418_p2;
wire   [0:0] icmp_ln307_40_fu_11430_p2;
wire   [15:0] total_e_250_fu_11410_p3;
wire   [0:0] icmp_ln265_121_fu_11424_p2;
wire   [0:0] or_ln265_243_fu_11456_p2;
wire   [1:0] zext_ln265_49_fu_11394_p1;
wire   [1:0] nhits_331_fu_11442_p3;
wire   [0:0] xor_ln307_40_fu_11436_p2;
wire   [0:0] nhits_329_fu_11404_p2;
wire   [0:0] or_ln265_244_fu_11470_p2;
wire   [15:0] total_e_251_fu_11450_p2;
wire   [3:0] diff_122_fu_11490_p2;
wire   [0:0] icmp_ln314_32_fu_11502_p2;
wire   [1:0] nhits_332_fu_11462_p3;
wire   [15:0] total_e_252_fu_11482_p3;
wire   [0:0] icmp_ln265_122_fu_11496_p2;
wire   [0:0] or_ln265_245_fu_11526_p2;
wire   [1:0] nhits_334_fu_11514_p2;
wire   [1:0] nhits_335_fu_11532_p3;
wire   [0:0] xor_ln314_32_fu_11508_p2;
wire   [0:0] nhits_333_fu_11476_p2;
wire   [0:0] or_ln265_246_fu_11544_p2;
wire   [15:0] total_e_253_fu_11520_p2;
wire   [3:0] zext_ln264_35_fu_11570_p1;
wire   [0:0] icmp_ln264_41_fu_11564_p2;
wire   [3:0] sub_ln264_148_fu_11574_p2;
wire   [3:0] sub_ln264_149_fu_11580_p2;
wire   [3:0] diff_123_fu_11586_p3;
wire   [3:0] zext_ln264_36_fu_11604_p1;
wire   [3:0] diff_124_fu_11608_p2;
wire   [3:0] or_ln313_17_fu_11626_p3;
wire   [3:0] diff_125_fu_11634_p2;
wire   [0:0] icmp_ln313_18_fu_11620_p2;
wire   [0:0] icmp_ln265_125_fu_11640_p2;
wire   [3:0] zext_ln264_37_fu_11664_p1;
wire   [0:0] icmp_ln264_42_fu_11658_p2;
wire   [3:0] sub_ln264_152_fu_11668_p2;
wire   [3:0] sub_ln264_153_fu_11674_p2;
wire   [3:0] diff_126_fu_11680_p3;
wire   [0:0] icmp_ln299_19_fu_11652_p2;
wire   [0:0] icmp_ln265_126_fu_11688_p2;
wire   [3:0] zext_ln264_38_fu_11704_p1;
wire   [3:0] diff_127_fu_11708_p2;
wire   [3:0] or_ln313_18_fu_11720_p3;
wire   [3:0] diff_128_fu_11728_p2;
wire   [2:0] zext_ln289_38_fu_11076_p1;
wire   [2:0] zext_ln289_40_fu_11540_p1;
wire   [0:0] icmp_ln264_43_fu_11776_p2;
wire   [3:0] diff_129_fu_11782_p3;
wire   [0:0] icmp_ln300_43_fu_11796_p2;
wire   [13:0] zext_ln303_27_fu_11600_p1;
wire   [0:0] icmp_ln265_129_fu_11790_p2;
wire   [0:0] nhits_353_fu_11802_p2;
wire   [13:0] total_e_268_fu_11808_p2;
wire   [13:0] total_e_269_fu_11826_p3;
wire   [3:0] add_i_i429_i9_fu_11768_p3;
wire   [3:0] diff_130_fu_11838_p2;
wire   [0:0] icmp_ln307_43_fu_11850_p2;
wire   [14:0] zext_ln293_19_fu_11834_p1;
wire   [14:0] zext_ln310_25_fu_10446_p1;
wire   [0:0] icmp_ln265_130_fu_11844_p2;
wire   [0:0] xor_ln307_43_fu_11856_p2;
wire   [0:0] nhits_354_fu_11820_p2;
wire   [0:0] or_ln265_263_fu_11874_p2;
wire   [14:0] total_e_270_fu_11862_p2;
wire   [3:0] diff_131_fu_11894_p2;
wire   [0:0] icmp_ln314_34_fu_11906_p2;
wire   [14:0] total_e_271_fu_11886_p3;
wire   [14:0] zext_ln317_25_fu_10520_p1;
wire   [0:0] icmp_ln265_131_fu_11900_p2;
wire   [0:0] xor_ln314_34_fu_11912_p2;
wire   [0:0] nhits_358_fu_11880_p2;
wire   [0:0] or_ln265_265_fu_11930_p2;
wire   [14:0] total_e_272_fu_11918_p2;
wire   [14:0] total_e_273_fu_11942_p3;
wire   [0:0] icmp_ln264_44_fu_11954_p2;
wire   [3:0] sub_ln264_158_fu_11960_p2;
wire   [3:0] sub_ln264_159_fu_11966_p2;
wire   [3:0] diff_132_fu_11972_p3;
wire   [0:0] icmp_ln300_44_fu_11986_p2;
wire   [15:0] zext_ln293_20_fu_11950_p1;
wire   [0:0] icmp_ln265_132_fu_11980_p2;
wire   [0:0] or_ln265_266_fu_12004_p2;
wire   [0:0] nhits_363_fu_12010_p2;
wire   [0:0] xor_ln300_43_fu_11992_p2;
wire   [0:0] nhits_361_fu_11936_p2;
wire   [0:0] or_ln265_267_fu_12020_p2;
wire   [15:0] total_e_274_fu_11998_p2;
wire   [3:0] diff_133_fu_12040_p2;
wire   [0:0] icmp_ln307_44_fu_12052_p2;
wire   [15:0] total_e_275_fu_12032_p3;
wire   [0:0] icmp_ln265_133_fu_12046_p2;
wire   [0:0] or_ln265_268_fu_12078_p2;
wire   [1:0] zext_ln265_54_fu_12016_p1;
wire   [1:0] nhits_364_fu_12064_p3;
wire   [0:0] xor_ln307_44_fu_12058_p2;
wire   [0:0] nhits_362_fu_12026_p2;
wire   [0:0] or_ln265_269_fu_12092_p2;
wire   [15:0] total_e_276_fu_12072_p2;
wire   [3:0] diff_134_fu_12112_p2;
wire   [0:0] icmp_ln314_35_fu_12124_p2;
wire   [1:0] nhits_365_fu_12084_p3;
wire   [15:0] total_e_277_fu_12104_p3;
wire   [0:0] icmp_ln265_134_fu_12118_p2;
wire   [0:0] or_ln265_270_fu_12148_p2;
wire   [1:0] nhits_367_fu_12136_p2;
wire   [0:0] xor_ln314_35_fu_12130_p2;
wire   [0:0] nhits_366_fu_12098_p2;
wire   [0:0] or_ln265_271_fu_12162_p2;
wire   [15:0] total_e_278_fu_12142_p2;
wire   [0:0] icmp_ln264_45_fu_12182_p2;
wire   [3:0] sub_ln264_162_fu_12188_p2;
wire   [3:0] sub_ln264_163_fu_12194_p2;
wire   [3:0] diff_135_fu_12200_p3;
wire   [0:0] icmp_ln300_45_fu_12214_p2;
wire   [15:0] total_e_279_fu_12174_p3;
wire   [0:0] icmp_ln265_135_fu_12208_p2;
wire   [0:0] xor_ln300_44_fu_12220_p2;
wire   [0:0] nhits_369_fu_12168_p2;
wire   [0:0] or_ln265_273_fu_12238_p2;
wire   [15:0] total_e_280_fu_12226_p2;
wire   [3:0] diff_136_fu_12258_p2;
wire   [3:0] diff_137_fu_12270_p2;
wire   [3:0] zext_ln264_39_fu_12288_p1;
wire   [0:0] icmp_ln264_46_fu_12282_p2;
wire   [3:0] sub_ln264_166_fu_12292_p2;
wire   [3:0] sub_ln264_167_fu_12298_p2;
wire   [3:0] diff_138_fu_12304_p3;
wire   [3:0] zext_ln264_40_fu_12318_p1;
wire   [3:0] diff_139_fu_12322_p2;
wire   [3:0] or_ln313_19_fu_12334_p3;
wire   [3:0] diff_140_fu_12342_p2;
wire   [3:0] zext_ln264_41_fu_12360_p1;
wire   [0:0] icmp_ln264_47_fu_12354_p2;
wire   [3:0] sub_ln264_170_fu_12364_p2;
wire   [3:0] sub_ln264_171_fu_12370_p2;
wire   [3:0] diff_141_fu_12376_p3;
wire   [3:0] zext_ln264_42_fu_12390_p1;
wire   [3:0] diff_142_fu_12394_p2;
wire   [3:0] or_ln313_20_fu_12406_p3;
wire   [3:0] diff_143_fu_12414_p2;
wire   [15:0] zext_ln303_5_fu_12918_p1;
wire   [15:0] total_e_38_fu_12921_p2;
wire   [15:0] total_e_39_fu_12926_p3;
wire   [15:0] zext_ln310_6_fu_12932_p1;
wire   [15:0] total_e_40_fu_12935_p2;
wire   [15:0] total_e_41_fu_12941_p3;
wire   [15:0] zext_ln317_6_fu_12948_p1;
wire   [15:0] total_e_42_fu_12951_p2;
wire   [15:0] total_e_43_fu_12957_p3;
wire   [15:0] total_e_44_fu_12964_p2;
wire   [15:0] total_e_45_fu_12969_p3;
wire   [15:0] total_e_46_fu_12976_p2;
wire   [15:0] total_e_47_fu_12981_p3;
wire   [15:0] total_e_48_fu_12988_p2;
wire   [15:0] total_e_49_fu_12993_p3;
wire   [15:0] zext_ln303_8_fu_13019_p1;
wire   [15:0] total_e_69_fu_13022_p2;
wire   [15:0] total_e_70_fu_13027_p3;
wire   [15:0] zext_ln310_9_fu_13033_p1;
wire   [15:0] total_e_71_fu_13036_p2;
wire   [15:0] total_e_72_fu_13042_p3;
wire   [15:0] zext_ln317_9_fu_13049_p1;
wire   [15:0] total_e_73_fu_13052_p2;
wire   [15:0] total_e_74_fu_13058_p3;
wire   [15:0] total_e_75_fu_13065_p2;
wire   [15:0] total_e_76_fu_13070_p3;
wire   [15:0] total_e_77_fu_13077_p2;
wire   [15:0] total_e_78_fu_13082_p3;
wire   [15:0] total_e_79_fu_13089_p2;
wire   [15:0] total_e_80_fu_13094_p3;
wire   [15:0] zext_ln303_11_fu_13120_p1;
wire   [15:0] total_e_100_fu_13123_p2;
wire   [15:0] total_e_101_fu_13128_p3;
wire   [15:0] zext_ln310_12_fu_13134_p1;
wire   [15:0] total_e_102_fu_13137_p2;
wire   [15:0] total_e_103_fu_13143_p3;
wire   [15:0] zext_ln317_12_fu_13150_p1;
wire   [15:0] total_e_104_fu_13153_p2;
wire   [15:0] total_e_105_fu_13159_p3;
wire   [15:0] total_e_106_fu_13166_p2;
wire   [15:0] total_e_107_fu_13171_p3;
wire   [15:0] total_e_108_fu_13178_p2;
wire   [15:0] total_e_109_fu_13183_p3;
wire   [15:0] total_e_110_fu_13190_p2;
wire   [15:0] total_e_111_fu_13195_p3;
wire   [15:0] zext_ln303_14_fu_13221_p1;
wire   [15:0] total_e_131_fu_13224_p2;
wire   [15:0] total_e_132_fu_13229_p3;
wire   [15:0] zext_ln310_15_fu_13235_p1;
wire   [15:0] total_e_133_fu_13238_p2;
wire   [15:0] total_e_134_fu_13244_p3;
wire   [15:0] zext_ln317_15_fu_13251_p1;
wire   [15:0] total_e_135_fu_13254_p2;
wire   [15:0] total_e_136_fu_13260_p3;
wire   [15:0] total_e_137_fu_13267_p2;
wire   [15:0] total_e_138_fu_13272_p3;
wire   [15:0] total_e_139_fu_13279_p2;
wire   [15:0] total_e_140_fu_13284_p3;
wire   [15:0] total_e_141_fu_13291_p2;
wire   [15:0] total_e_142_fu_13296_p3;
wire   [15:0] zext_ln303_17_fu_13322_p1;
wire   [15:0] total_e_162_fu_13325_p2;
wire   [15:0] total_e_163_fu_13330_p3;
wire   [15:0] zext_ln310_18_fu_13336_p1;
wire   [15:0] total_e_164_fu_13339_p2;
wire   [15:0] total_e_165_fu_13345_p3;
wire   [15:0] zext_ln317_18_fu_13352_p1;
wire   [15:0] total_e_166_fu_13355_p2;
wire   [15:0] total_e_167_fu_13361_p3;
wire   [15:0] total_e_168_fu_13368_p2;
wire   [15:0] total_e_169_fu_13373_p3;
wire   [15:0] total_e_170_fu_13380_p2;
wire   [15:0] total_e_171_fu_13385_p3;
wire   [15:0] total_e_172_fu_13392_p2;
wire   [15:0] total_e_173_fu_13397_p3;
wire   [15:0] zext_ln303_20_fu_13423_p1;
wire   [15:0] total_e_193_fu_13426_p2;
wire   [15:0] total_e_194_fu_13431_p3;
wire   [15:0] zext_ln310_21_fu_13437_p1;
wire   [15:0] total_e_195_fu_13440_p2;
wire   [15:0] total_e_196_fu_13446_p3;
wire   [15:0] zext_ln317_21_fu_13453_p1;
wire   [15:0] total_e_197_fu_13456_p2;
wire   [15:0] total_e_198_fu_13462_p3;
wire   [15:0] total_e_199_fu_13469_p2;
wire   [15:0] total_e_200_fu_13474_p3;
wire   [15:0] total_e_201_fu_13481_p2;
wire   [15:0] total_e_202_fu_13486_p3;
wire   [15:0] total_e_203_fu_13493_p2;
wire   [15:0] total_e_204_fu_13498_p3;
wire   [15:0] zext_ln303_23_fu_13524_p1;
wire   [15:0] total_e_224_fu_13527_p2;
wire   [15:0] total_e_225_fu_13532_p3;
wire   [15:0] zext_ln310_24_fu_13538_p1;
wire   [15:0] total_e_226_fu_13541_p2;
wire   [15:0] total_e_227_fu_13547_p3;
wire   [15:0] zext_ln317_24_fu_13554_p1;
wire   [15:0] total_e_228_fu_13557_p2;
wire   [15:0] total_e_229_fu_13563_p3;
wire   [15:0] total_e_230_fu_13570_p2;
wire   [15:0] total_e_231_fu_13575_p3;
wire   [15:0] total_e_232_fu_13582_p2;
wire   [15:0] total_e_233_fu_13587_p3;
wire   [15:0] total_e_234_fu_13594_p2;
wire   [15:0] total_e_235_fu_13599_p3;
wire   [0:0] icmp_ln300_41_fu_13641_p2;
wire   [15:0] zext_ln303_26_fu_13651_p1;
wire   [0:0] icmp_ln299_18_fu_13636_p2;
wire   [0:0] or_ln265_248_fu_13664_p2;
wire   [0:0] nhits_338_fu_13669_p2;
wire   [0:0] or_ln265_247_fu_13659_p2;
wire   [0:0] xor_ln300_40_fu_13645_p2;
wire   [0:0] or_ln265_249_fu_13679_p2;
wire   [15:0] total_e_255_fu_13654_p2;
wire   [0:0] icmp_ln307_41_fu_13703_p2;
wire   [15:0] total_e_256_fu_13690_p3;
wire   [15:0] zext_ln310_27_fu_13722_p1;
wire   [0:0] icmp_ln306_18_fu_13697_p2;
wire   [0:0] or_ln265_250_fu_13732_p2;
wire   [1:0] zext_ln265_50_fu_13675_p1;
wire   [1:0] nhits_339_fu_13714_p3;
wire   [0:0] xor_ln307_41_fu_13708_p2;
wire   [0:0] nhits_337_fu_13685_p2;
wire   [0:0] or_ln265_251_fu_13745_p2;
wire   [15:0] total_e_257_fu_13726_p2;
wire   [0:0] icmp_ln314_33_fu_13765_p2;
wire   [1:0] nhits_340_fu_13737_p3;
wire   [15:0] total_e_258_fu_13757_p3;
wire   [15:0] zext_ln317_27_fu_13781_p1;
wire   [1:0] nhits_342_fu_13775_p2;
wire   [1:0] nhits_343_fu_13790_p3;
wire   [0:0] xor_ln314_33_fu_13769_p2;
wire   [0:0] nhits_341_fu_13751_p2;
wire   [0:0] or_ln265_253_fu_13801_p2;
wire   [15:0] total_e_259_fu_13784_p2;
wire   [0:0] icmp_ln300_42_fu_13819_p2;
wire   [15:0] total_e_260_fu_13812_p3;
wire   [0:0] nhits_346_fu_13834_p2;
wire   [0:0] xor_ln300_41_fu_13823_p2;
wire   [0:0] nhits_344_fu_13806_p2;
wire   [0:0] or_ln265_255_fu_13843_p2;
wire   [15:0] total_e_261_fu_13829_p2;
wire   [0:0] icmp_ln307_42_fu_13867_p2;
wire   [15:0] total_e_262_fu_13854_p3;
wire   [15:0] zext_ln310_28_fu_13885_p1;
wire   [0:0] icmp_ln306_19_fu_13861_p2;
wire   [0:0] or_ln265_256_fu_13895_p2;
wire   [1:0] zext_ln265_51_fu_13839_p1;
wire   [1:0] nhits_347_fu_13878_p3;
wire   [0:0] xor_ln307_42_fu_13872_p2;
wire   [0:0] nhits_345_fu_13848_p2;
wire   [0:0] or_ln265_257_fu_13908_p2;
wire   [15:0] total_e_263_fu_13889_p2;
wire   [1:0] nhits_348_fu_13900_p3;
wire   [15:0] total_e_264_fu_13920_p3;
wire   [15:0] zext_ln317_28_fu_13939_p1;
wire   [0:0] ult985_fu_13948_p2;
wire   [0:0] icmp_ln313_19_fu_13928_p2;
wire   [0:0] or_ln265_258_fu_13958_p2;
wire   [1:0] nhits_350_fu_13933_p2;
wire   [1:0] nhits_351_fu_13963_p3;
wire   [0:0] rev986_fu_13952_p2;
wire   [0:0] nhits_349_fu_13914_p2;
wire   [0:0] or_ln265_259_fu_13975_p2;
wire   [0:0] nhits_352_fu_13981_p2;
wire   [15:0] total_e_265_fu_13942_p2;
wire   [3:0] zext_ln324_16_fu_14005_p1;
wire   [3:0] zext_ln289_39_fu_13633_p1;
wire   [2:0] zext_ln289_42_fu_13971_p1;
wire   [2:0] zext_ln265_52_fu_13987_p1;
wire   [2:0] add_ln324_40_fu_14014_p2;
wire   [2:0] zext_ln289_41_fu_13797_p1;
wire   [2:0] add_ln324_41_fu_14020_p2;
wire   [3:0] zext_ln324_17_fu_14026_p1;
wire   [3:0] add_ln324_39_fu_14008_p2;
wire   [0:0] xor_ln321_8_fu_13999_p2;
wire   [0:0] or_ln321_8_fu_14036_p2;
wire   [3:0] add_ln324_42_fu_14030_p2;
wire   [15:0] total_e_266_fu_13991_p3;
wire   [0:0] nhits_355_fu_14080_p2;
wire   [1:0] zext_ln265_53_fu_14085_p1;
wire   [1:0] nhits_356_fu_14089_p3;
wire   [1:0] nhits_357_fu_14096_p3;
wire   [1:0] nhits_359_fu_14103_p2;
wire   [1:0] nhits_360_fu_14109_p3;
wire   [0:0] nhits_371_fu_14123_p2;
wire   [0:0] icmp_ln307_45_fu_14132_p2;
wire   [0:0] or_ln265_274_fu_14155_p2;
wire   [1:0] zext_ln265_55_fu_14128_p1;
wire   [1:0] nhits_372_fu_14143_p3;
wire   [0:0] xor_ln307_45_fu_14137_p2;
wire   [0:0] or_ln265_275_fu_14168_p2;
wire   [15:0] total_e_282_fu_14150_p2;
wire   [0:0] icmp_ln314_36_fu_14186_p2;
wire   [1:0] nhits_373_fu_14160_p3;
wire   [15:0] total_e_283_fu_14179_p3;
wire   [0:0] or_ln265_276_fu_14208_p2;
wire   [1:0] nhits_375_fu_14196_p2;
wire   [1:0] nhits_376_fu_14213_p3;
wire   [0:0] xor_ln314_36_fu_14190_p2;
wire   [0:0] nhits_374_fu_14174_p2;
wire   [0:0] or_ln265_277_fu_14225_p2;
wire   [15:0] total_e_284_fu_14202_p2;
wire   [0:0] icmp_ln300_46_fu_14251_p2;
wire   [15:0] total_e_285_fu_14237_p3;
wire   [15:0] zext_ln303_29_fu_14262_p1;
wire   [0:0] icmp_ln299_20_fu_14245_p2;
wire   [0:0] or_ln265_279_fu_14277_p2;
wire   [0:0] nhits_379_fu_14282_p2;
wire   [0:0] or_ln265_278_fu_14272_p2;
wire   [0:0] xor_ln300_45_fu_14256_p2;
wire   [0:0] nhits_377_fu_14231_p2;
wire   [0:0] or_ln265_280_fu_14292_p2;
wire   [15:0] total_e_286_fu_14266_p2;
wire   [0:0] icmp_ln307_46_fu_14318_p2;
wire   [15:0] total_e_287_fu_14304_p3;
wire   [15:0] zext_ln310_29_fu_14337_p1;
wire   [0:0] icmp_ln306_20_fu_14312_p2;
wire   [0:0] or_ln265_281_fu_14347_p2;
wire   [1:0] zext_ln265_56_fu_14288_p1;
wire   [1:0] nhits_380_fu_14329_p3;
wire   [0:0] xor_ln307_46_fu_14323_p2;
wire   [0:0] nhits_378_fu_14298_p2;
wire   [0:0] or_ln265_282_fu_14360_p2;
wire   [15:0] total_e_288_fu_14341_p2;
wire   [0:0] icmp_ln314_37_fu_14385_p2;
wire   [1:0] nhits_381_fu_14352_p3;
wire   [15:0] total_e_289_fu_14372_p3;
wire   [15:0] zext_ln317_29_fu_14401_p1;
wire   [0:0] icmp_ln313_20_fu_14380_p2;
wire   [0:0] or_ln265_283_fu_14410_p2;
wire   [1:0] nhits_383_fu_14395_p2;
wire   [1:0] nhits_384_fu_14415_p3;
wire   [0:0] xor_ln314_37_fu_14389_p2;
wire   [0:0] nhits_382_fu_14366_p2;
wire   [0:0] or_ln265_284_fu_14427_p2;
wire   [15:0] total_e_290_fu_14404_p2;
wire   [0:0] icmp_ln300_47_fu_14453_p2;
wire   [15:0] total_e_291_fu_14439_p3;
wire   [15:0] zext_ln303_30_fu_14464_p1;
wire   [0:0] icmp_ln299_21_fu_14447_p2;
wire   [0:0] or_ln265_286_fu_14479_p2;
wire   [0:0] nhits_387_fu_14484_p2;
wire   [0:0] or_ln265_285_fu_14474_p2;
wire   [0:0] xor_ln300_46_fu_14458_p2;
wire   [0:0] nhits_385_fu_14433_p2;
wire   [0:0] or_ln265_287_fu_14494_p2;
wire   [15:0] total_e_292_fu_14468_p2;
wire   [0:0] icmp_ln307_47_fu_14520_p2;
wire   [15:0] total_e_293_fu_14506_p3;
wire   [15:0] zext_ln310_30_fu_14539_p1;
wire   [0:0] icmp_ln306_21_fu_14514_p2;
wire   [0:0] or_ln265_288_fu_14549_p2;
wire   [1:0] zext_ln265_57_fu_14490_p1;
wire   [1:0] nhits_388_fu_14531_p3;
wire   [0:0] xor_ln307_47_fu_14525_p2;
wire   [0:0] nhits_386_fu_14500_p2;
wire   [0:0] or_ln265_289_fu_14562_p2;
wire   [15:0] total_e_294_fu_14543_p2;
wire   [1:0] nhits_389_fu_14554_p3;
wire   [15:0] total_e_295_fu_14574_p3;
wire   [15:0] zext_ln317_30_fu_14593_p1;
wire   [0:0] ult1015_fu_14602_p2;
wire   [0:0] icmp_ln313_21_fu_14582_p2;
wire   [0:0] or_ln265_290_fu_14612_p2;
wire   [1:0] nhits_391_fu_14587_p2;
wire   [1:0] nhits_392_fu_14617_p3;
wire   [0:0] rev1016_fu_14606_p2;
wire   [0:0] nhits_390_fu_14568_p2;
wire   [0:0] or_ln265_291_fu_14629_p2;
wire   [0:0] nhits_393_fu_14635_p2;
wire   [15:0] total_e_296_fu_14596_p2;
wire   [2:0] zext_ln289_43_fu_14116_p1;
wire   [2:0] zext_ln289_45_fu_14221_p1;
wire   [2:0] add_ln324_43_fu_14659_p2;
wire   [3:0] zext_ln324_18_fu_14665_p1;
wire   [3:0] zext_ln289_44_fu_14120_p1;
wire   [2:0] zext_ln289_47_fu_14625_p1;
wire   [2:0] zext_ln265_58_fu_14641_p1;
wire   [2:0] add_ln324_45_fu_14675_p2;
wire   [2:0] zext_ln289_46_fu_14423_p1;
wire   [2:0] add_ln324_46_fu_14681_p2;
wire   [3:0] zext_ln324_19_fu_14687_p1;
wire   [3:0] add_ln324_44_fu_14669_p2;
wire   [0:0] xor_ln321_9_fu_14653_p2;
wire   [0:0] or_ln321_9_fu_14697_p2;
wire   [3:0] add_ln324_47_fu_14691_p2;
wire   [15:0] total_e_297_fu_14645_p3;
wire   [43:0] tmp2_fu_14757_p6;
wire   [3:0] allc_nhits_1_fu_13000_p3;
wire   [2:0] allc_t_1_fu_13006_p3;
wire   [15:0] allc_e_1_fu_13012_p3;
wire   [43:0] tmp4_fu_14774_p6;
wire   [3:0] allc_nhits_2_fu_13101_p3;
wire   [2:0] allc_t_2_fu_13107_p3;
wire   [15:0] allc_e_2_fu_13113_p3;
wire   [43:0] tmp6_fu_14794_p6;
wire   [3:0] allc_nhits_3_fu_13202_p3;
wire   [2:0] allc_t_3_fu_13208_p3;
wire   [15:0] allc_e_3_fu_13214_p3;
wire   [43:0] tmp8_fu_14814_p6;
wire   [3:0] allc_nhits_4_fu_13303_p3;
wire   [2:0] allc_t_4_fu_13309_p3;
wire   [15:0] allc_e_4_fu_13315_p3;
wire   [43:0] tmp1_fu_14834_p6;
wire   [3:0] allc_nhits_5_fu_13404_p3;
wire   [2:0] allc_t_5_fu_13410_p3;
wire   [15:0] allc_e_5_fu_13416_p3;
wire   [43:0] tmp3_fu_14854_p6;
wire   [3:0] allc_nhits_6_fu_13505_p3;
wire   [2:0] allc_t_6_fu_13511_p3;
wire   [15:0] allc_e_6_fu_13517_p3;
wire   [43:0] tmp5_fu_14874_p6;
wire   [3:0] allc_nhits_7_fu_13606_p3;
wire   [2:0] allc_t_7_fu_13612_p3;
wire   [15:0] allc_e_7_fu_13618_p3;
wire   [43:0] tmp7_fu_14894_p6;
wire   [3:0] allc_nhits_8_fu_14041_p3;
wire   [2:0] allc_t_8_fu_14049_p3;
wire   [15:0] allc_e_8_fu_14056_p3;
wire   [43:0] tmp9_fu_14914_p6;
wire   [3:0] allc_nhits_9_fu_14702_p3;
wire   [2:0] allc_t_9_fu_14710_p3;
wire   [15:0] allc_e_9_fu_14717_p3;
wire   [43:0] tmp10_fu_14934_p6;
wire   [43:0] or_ln149_fu_14768_p2;
wire   [43:0] or_ln149_1_fu_14788_p2;
wire   [3:0] tmp_29_fu_14984_p4;
wire   [18:0] tmp_30_fu_14994_p4;
wire   [3:0] tmp_28_fu_14954_p4;
wire   [31:0] tmp11_fu_15004_p5;
wire   [43:0] or_ln149_2_fu_14808_p2;
wire   [43:0] or_ln149_3_fu_14828_p2;
wire   [43:0] or_ln149_4_fu_14848_p2;
wire   [43:0] or_ln149_5_fu_14868_p2;
wire   [43:0] or_ln149_6_fu_14888_p2;
wire   [43:0] or_ln149_7_fu_14908_p2;
wire   [43:0] or_ln149_8_fu_14928_p2;
wire   [43:0] or_ln149_9_fu_14948_p2;
wire   [3:0] tmp_18_fu_15192_p4;
wire   [18:0] tmp_19_fu_15202_p4;
wire   [3:0] tmp_17_fu_15182_p4;
wire   [3:0] tmp_16_fu_15172_p4;
wire   [18:0] tmp_20_fu_15212_p4;
wire   [3:0] tmp_15_fu_15162_p4;
wire   [3:0] tmp_14_fu_15152_p4;
wire   [18:0] tmp_21_fu_15222_p4;
wire   [3:0] tmp_13_fu_15142_p4;
wire   [3:0] tmp_12_fu_15132_p4;
wire   [18:0] tmp_22_fu_15232_p4;
wire   [3:0] tmp_11_fu_15122_p4;
wire   [3:0] tmp_10_fu_15112_p4;
wire   [18:0] tmp_23_fu_15242_p4;
wire   [3:0] tmp_1_fu_15102_p4;
wire   [3:0] tmp_s_fu_15092_p4;
wire   [18:0] tmp_24_fu_15252_p4;
wire   [3:0] tmp_9_fu_15082_p4;
wire   [3:0] tmp_8_fu_15072_p4;
wire   [18:0] tmp_25_fu_15262_p4;
wire   [3:0] tmp_7_fu_15062_p4;
wire   [3:0] tmp_6_fu_15052_p4;
wire   [18:0] tmp_5_fu_15042_p4;
wire   [3:0] tmp_4_fu_15032_p4;
wire   [3:0] tmp_2_fu_14974_p4;
wire   [18:0] tmp_3_fu_15022_p4;
wire   [3:0] tmp_fu_14964_p4;
wire   [31:0] or_ln149_10_fu_15016_p2;
wire   [320:0] tmp_26_fu_15272_p39;
wire   [0:0] icmp_ln191_fu_15357_p2;
wire   [2:0] select_ln191_fu_15361_p3;
wire   [0:0] icmp_ln196_fu_15373_p2;
wire   [2:0] newt_fu_15379_p3;
wire   [0:0] icmp_ln191_1_fu_15368_p2;
wire   [2:0] newt_1_fu_15387_p3;
wire   [0:0] icmp_ln191_2_fu_15409_p2;
wire   [2:0] select_ln191_1_fu_15414_p3;
wire   [0:0] icmp_ln196_1_fu_15427_p2;
wire   [2:0] newt_2_fu_15433_p3;
wire   [0:0] icmp_ln191_3_fu_15422_p2;
wire   [2:0] newt_3_fu_15441_p3;
wire   [0:0] icmp_ln191_4_fu_15463_p2;
wire   [2:0] select_ln191_2_fu_15468_p3;
wire   [0:0] icmp_ln196_2_fu_15481_p2;
wire   [2:0] newt_4_fu_15487_p3;
wire   [0:0] icmp_ln191_5_fu_15476_p2;
wire   [2:0] newt_5_fu_15495_p3;
wire   [0:0] icmp_ln191_6_fu_15517_p2;
wire   [2:0] select_ln191_3_fu_15522_p3;
wire   [0:0] icmp_ln196_3_fu_15535_p2;
wire   [2:0] newt_6_fu_15541_p3;
wire   [0:0] icmp_ln191_7_fu_15530_p2;
wire   [2:0] newt_7_fu_15549_p3;
wire   [0:0] icmp_ln191_8_fu_15571_p2;
wire   [2:0] select_ln191_4_fu_15576_p3;
wire   [0:0] icmp_ln196_4_fu_15589_p2;
wire   [2:0] newt_8_fu_15595_p3;
wire   [0:0] icmp_ln191_9_fu_15584_p2;
wire   [2:0] newt_9_fu_15603_p3;
wire   [0:0] or_ln191_4_fu_15611_p2;
wire   [2:0] select_ln191_9_fu_15617_p3;
wire   [0:0] or_ln191_3_fu_15557_p2;
wire   [2:0] select_ln191_8_fu_15563_p3;
wire   [0:0] or_ln191_2_fu_15503_p2;
wire   [2:0] select_ln191_7_fu_15509_p3;
wire   [0:0] or_ln191_1_fu_15449_p2;
wire   [2:0] select_ln191_6_fu_15455_p3;
wire   [0:0] or_ln191_fu_15395_p2;
wire   [2:0] select_ln191_5_fu_15401_p3;
wire   [20:0] tmp_27_fu_15625_p12;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
reg    ap_ST_iter1_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_23 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_22 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_46 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_10 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_9 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_27 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_26 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_11 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_6 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_44 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_17 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_16 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_37 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_36 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_5 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_4 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_42 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_15 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_14 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_35 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_34 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_3 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_2 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_40 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_13 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_12 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_33 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_32 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_1 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_38 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_11 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_10 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_31 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_30 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_21 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_20 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_36 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_9 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_8 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_29 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_28 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_19 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_18 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_34 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_7 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_6 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_27 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_26 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_17 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_16 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_32 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_5 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_4 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_25 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_24 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_15 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_14 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_30 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_3 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_2 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_23 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_22 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_13 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_12 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_29 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_28 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_1 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_21 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_20 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_19 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_18 = 3'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_39 = 13'd0;
#0 p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_38 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_8 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_7 = 3'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_25 = 13'd0;
#0 hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_24 = 3'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_pp0_stage0_iter1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        add_ln324_12_reg_15901 <= add_ln324_12_fu_4542_p2;
        add_ln324_17_reg_15979 <= add_ln324_17_fu_5800_p2;
        add_ln324_22_reg_16057 <= add_ln324_22_fu_7058_p2;
        add_ln324_27_reg_16135 <= add_ln324_27_fu_8316_p2;
        add_ln324_32_reg_16213 <= add_ln324_32_fu_9574_p2;
        add_ln324_37_reg_16297 <= add_ln324_37_fu_10832_p2;
        add_ln324_38_reg_16398 <= add_ln324_38_fu_11740_p2;
        add_ln324_7_reg_15823 <= add_ln324_7_fu_3284_p2;
        allc_e_reg_15751 <= allc_e_fu_1986_p3;
        allc_nhits_reg_15740 <= allc_nhits_fu_1970_p3;
        allc_t_reg_15745 <= allc_t_fu_1978_p3;
        cluster_threshold_read_reg_15656 <= cluster_threshold;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_38;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_1 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_10 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_27;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_11 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_12 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_28;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_14 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_30;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_15 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_16 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_32;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_17 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_18 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_34;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_19 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_2 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_40;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_20 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_36;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_21 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_22 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_46;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_23 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_24 <= {{s_fadc_hits_vxs_dout[367:365]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_26 <= {{s_fadc_hits_vxs_dout[207:205]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_27 <= {{s_fadc_hits_vxs_dout[204:192]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_28 <= {{s_fadc_hits_vxs_dout[159:157]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_29 <= {{s_fadc_hits_vxs_dout[156:144]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_3 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_30 <= {{s_fadc_hits_vxs_dout[143:141]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31 <= {{s_fadc_hits_vxs_dout[140:128]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_32 <= {{s_fadc_hits_vxs_dout[127:125]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 <= {{s_fadc_hits_vxs_dout[124:112]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_34 <= {{s_fadc_hits_vxs_dout[111:109]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 <= {{s_fadc_hits_vxs_dout[108:96]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_36 <= {{s_fadc_hits_vxs_dout[95:93]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 <= {{s_fadc_hits_vxs_dout[92:80]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_38 <= {{s_fadc_hits_vxs_dout[79:77]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 <= {{s_fadc_hits_vxs_dout[76:64]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_4 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_42;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_40 <= {{s_fadc_hits_vxs_dout[63:61]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 <= {{s_fadc_hits_vxs_dout[60:48]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_42 <= {{s_fadc_hits_vxs_dout[47:45]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 <= {{s_fadc_hits_vxs_dout[44:32]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_44 <= {{s_fadc_hits_vxs_dout[31:29]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 <= {{s_fadc_hits_vxs_dout[28:16]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_46 <= {{s_fadc_hits_vxs_dout[15:13]}};
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47 <= vxs_hits_e_fu_544_p1;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_5 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_6 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_44;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_7 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_24;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_9 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_26;
        icmp_ln265_123_reg_16357 <= icmp_ln265_123_fu_11594_p2;
        icmp_ln265_124_reg_16363 <= icmp_ln265_124_fu_11614_p2;
        icmp_ln265_127_reg_16388 <= icmp_ln265_127_fu_11714_p2;
        icmp_ln265_128_reg_16393 <= icmp_ln265_128_fu_11734_p2;
        icmp_ln265_136_reg_16446 <= icmp_ln265_136_fu_12264_p2;
        icmp_ln265_137_reg_16451 <= icmp_ln265_137_fu_12276_p2;
        icmp_ln265_138_reg_16456 <= icmp_ln265_138_fu_12312_p2;
        icmp_ln265_139_reg_16462 <= icmp_ln265_139_fu_12328_p2;
        icmp_ln265_140_reg_16467 <= icmp_ln265_140_fu_12348_p2;
        icmp_ln265_141_reg_16472 <= icmp_ln265_141_fu_12384_p2;
        icmp_ln265_142_reg_16478 <= icmp_ln265_142_fu_12400_p2;
        icmp_ln265_143_reg_16483 <= icmp_ln265_143_fu_12420_p2;
        icmp_ln285_8_reg_16336 <= icmp_ln285_8_fu_10868_p2;
        icmp_ln285_9_reg_16403 <= icmp_ln285_9_fu_11762_p2;
        nearby_hit_cur_e_20_reg_16330 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_21;
        nearby_hit_cur_e_24_reg_15762 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43;
        nearby_hit_cur_e_25_reg_15840 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41;
        nearby_hit_cur_e_26_reg_15918 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39;
        nearby_hit_cur_e_27_reg_15996 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37;
        nearby_hit_cur_e_28_reg_16074 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35;
        nearby_hit_cur_e_29_reg_16152 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33;
        nearby_hit_cur_e_30_reg_16230 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31;
        nearby_hit_cur_e_31_reg_16309 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_29;
        nearby_hit_cur_t_23_reg_15735 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_44;
        nearby_hit_cur_t_24_reg_15767 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_42;
        nearby_hit_cur_t_25_reg_15845 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_40;
        nearby_hit_cur_t_26_reg_15923 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_38;
        nearby_hit_cur_t_27_reg_16001 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_36;
        nearby_hit_cur_t_28_reg_16079 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_34;
        nearby_hit_cur_t_29_reg_16157 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_32;
        nearby_hit_cur_t_30_reg_16241 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_30;
        nearby_hit_cur_t_31_reg_16325 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_28;
        nearby_hit_pre_e_10_reg_15991 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_21;
        nearby_hit_pre_e_12_reg_16069 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_19;
        nearby_hit_pre_e_14_reg_16147 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_17;
        nearby_hit_pre_e_16_reg_16225 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_15;
        nearby_hit_pre_e_4_reg_15757 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_5;
        nearby_hit_pre_e_6_reg_15835 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_3;
        nearby_hit_pre_e_8_reg_15913 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_1;
        nhits_327_reg_16341 <= nhits_327_fu_11304_p3;
        nhits_336_reg_16346 <= nhits_336_fu_11550_p2;
        nhits_368_reg_16424 <= nhits_368_fu_12154_p3;
        nhits_370_reg_16435 <= nhits_370_fu_12244_p2;
        or_ln265_101_reg_15944 <= or_ln265_101_fu_5492_p2;
        or_ln265_103_reg_15954 <= or_ln265_103_fu_5580_p2;
        or_ln265_105_reg_15964 <= or_ln265_105_fu_5654_p2;
        or_ln265_107_reg_15974 <= or_ln265_107_fu_5728_p2;
        or_ln265_127_reg_16012 <= or_ln265_127_fu_6602_p2;
        or_ln265_129_reg_16017 <= or_ln265_129_fu_6676_p2;
        or_ln265_131_reg_16022 <= or_ln265_131_fu_6750_p2;
        or_ln265_133_reg_16032 <= or_ln265_133_fu_6838_p2;
        or_ln265_135_reg_16042 <= or_ln265_135_fu_6912_p2;
        or_ln265_137_reg_16052 <= or_ln265_137_fu_6986_p2;
        or_ln265_157_reg_16090 <= or_ln265_157_fu_7860_p2;
        or_ln265_159_reg_16095 <= or_ln265_159_fu_7934_p2;
        or_ln265_161_reg_16100 <= or_ln265_161_fu_8008_p2;
        or_ln265_163_reg_16110 <= or_ln265_163_fu_8096_p2;
        or_ln265_165_reg_16120 <= or_ln265_165_fu_8170_p2;
        or_ln265_167_reg_16130 <= or_ln265_167_fu_8244_p2;
        or_ln265_187_reg_16168 <= or_ln265_187_fu_9118_p2;
        or_ln265_189_reg_16173 <= or_ln265_189_fu_9192_p2;
        or_ln265_191_reg_16178 <= or_ln265_191_fu_9266_p2;
        or_ln265_193_reg_16188 <= or_ln265_193_fu_9354_p2;
        or_ln265_195_reg_16198 <= or_ln265_195_fu_9428_p2;
        or_ln265_197_reg_16208 <= or_ln265_197_fu_9502_p2;
        or_ln265_217_reg_16252 <= or_ln265_217_fu_10376_p2;
        or_ln265_219_reg_16257 <= or_ln265_219_fu_10450_p2;
        or_ln265_221_reg_16262 <= or_ln265_221_fu_10524_p2;
        or_ln265_223_reg_16272 <= or_ln265_223_fu_10612_p2;
        or_ln265_225_reg_16282 <= or_ln265_225_fu_10686_p2;
        or_ln265_227_reg_16292 <= or_ln265_227_fu_10760_p2;
        or_ln265_252_reg_16368 <= or_ln265_252_fu_11646_p2;
        or_ln265_254_reg_16380 <= or_ln265_254_fu_11698_p2;
        or_ln265_260_reg_16408 <= or_ln265_260_fu_11814_p2;
        or_ln265_262_reg_16414 <= or_ln265_262_fu_11868_p2;
        or_ln265_264_reg_16419 <= or_ln265_264_fu_11924_p2;
        or_ln265_272_reg_16429 <= or_ln265_272_fu_12232_p2;
        or_ln265_37_reg_15778 <= or_ln265_37_fu_2828_p2;
        or_ln265_39_reg_15783 <= or_ln265_39_fu_2902_p2;
        or_ln265_41_reg_15788 <= or_ln265_41_fu_2976_p2;
        or_ln265_43_reg_15798 <= or_ln265_43_fu_3064_p2;
        or_ln265_45_reg_15808 <= or_ln265_45_fu_3138_p2;
        or_ln265_47_reg_15818 <= or_ln265_47_fu_3212_p2;
        or_ln265_67_reg_15856 <= or_ln265_67_fu_4086_p2;
        or_ln265_69_reg_15861 <= or_ln265_69_fu_4160_p2;
        or_ln265_71_reg_15866 <= or_ln265_71_fu_4234_p2;
        or_ln265_73_reg_15876 <= or_ln265_73_fu_4322_p2;
        or_ln265_75_reg_15886 <= or_ln265_75_fu_4396_p2;
        or_ln265_77_reg_15896 <= or_ln265_77_fu_4470_p2;
        or_ln265_97_reg_15934 <= or_ln265_97_fu_5344_p2;
        or_ln265_99_reg_15939 <= or_ln265_99_fu_5418_p2;
        or_ln321_1_reg_15828 <= or_ln321_1_fu_3290_p2;
        or_ln321_2_reg_15906 <= or_ln321_2_fu_4548_p2;
        or_ln321_3_reg_15984 <= or_ln321_3_fu_5806_p2;
        or_ln321_4_reg_16062 <= or_ln321_4_fu_7064_p2;
        or_ln321_5_reg_16140 <= or_ln321_5_fu_8322_p2;
        or_ln321_6_reg_16218 <= or_ln321_6_fu_9580_p2;
        or_ln321_7_reg_16302 <= or_ln321_7_fu_10838_p2;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_20;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_10 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_30;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_11 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_31;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_12 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_32;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_13 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_33;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_14 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_34;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_15 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_35;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_16 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_36;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_17 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_37;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_18 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_38;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_2 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_22;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_20 <= {{s_fadc_hits_vxs_dout[351:349]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_21 <= {{s_fadc_hits_vxs_dout[348:336]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_22 <= {{s_fadc_hits_vxs_dout[335:333]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_23 <= {{s_fadc_hits_vxs_dout[332:320]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_24 <= {{s_fadc_hits_vxs_dout[319:317]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_25 <= {{s_fadc_hits_vxs_dout[316:304]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_26 <= {{s_fadc_hits_vxs_dout[303:301]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_27 <= {{s_fadc_hits_vxs_dout[300:288]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_28 <= {{s_fadc_hits_vxs_dout[287:285]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_29 <= {{s_fadc_hits_vxs_dout[284:272]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_3 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_23;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_30 <= {{s_fadc_hits_vxs_dout[271:269]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_31 <= {{s_fadc_hits_vxs_dout[268:256]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_32 <= {{s_fadc_hits_vxs_dout[255:253]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_33 <= {{s_fadc_hits_vxs_dout[252:240]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_34 <= {{s_fadc_hits_vxs_dout[239:237]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_35 <= {{s_fadc_hits_vxs_dout[236:224]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_36 <= {{s_fadc_hits_vxs_dout[223:221]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_37 <= {{s_fadc_hits_vxs_dout[220:208]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_38 <= {{s_fadc_hits_vxs_dout[175:173]}};
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_4 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_24;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_5 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_25;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_6 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_26;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_7 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_27;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_8 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_28;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_9 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_29;
        total_e_130_reg_16006 <= total_e_130_fu_6536_p3;
        total_e_161_reg_16084 <= total_e_161_fu_7794_p3;
        total_e_192_reg_16162 <= total_e_192_fu_9052_p3;
        total_e_223_reg_16246 <= total_e_223_fu_10310_p3;
        total_e_254_reg_16351 <= total_e_254_fu_11556_p3;
        total_e_281_reg_16440 <= total_e_281_fu_12250_p3;
        total_e_37_reg_15772 <= total_e_37_fu_2762_p3;
        total_e_68_reg_15850 <= total_e_68_fu_4020_p3;
        total_e_99_reg_15928 <= total_e_99_fu_5278_p3;
        vxs_hits_e_23_reg_15670 <= {{s_fadc_hits_vxs_dout[44:32]}};
        vxs_hits_e_24_reg_15675 <= {{s_fadc_hits_vxs_dout[60:48]}};
        vxs_hits_e_25_reg_15680 <= {{s_fadc_hits_vxs_dout[76:64]}};
        vxs_hits_e_26_reg_15685 <= {{s_fadc_hits_vxs_dout[92:80]}};
        vxs_hits_e_27_reg_15690 <= {{s_fadc_hits_vxs_dout[108:96]}};
        vxs_hits_e_28_reg_15695 <= {{s_fadc_hits_vxs_dout[124:112]}};
        vxs_hits_e_29_reg_15700 <= {{s_fadc_hits_vxs_dout[140:128]}};
        vxs_hits_e_30_reg_15705 <= {{s_fadc_hits_vxs_dout[156:144]}};
        vxs_hits_e_31_reg_15711 <= {{s_fadc_hits_vxs_dout[172:160]}};
        vxs_hits_e_41_reg_15719 <= {{s_fadc_hits_vxs_dout[348:336]}};
        vxs_hits_e_42_reg_15727 <= {{s_fadc_hits_vxs_dout[364:352]}};
        zext_ln303_10_reg_15871[12 : 0] <= zext_ln303_10_fu_4318_p1[12 : 0];
        zext_ln303_13_reg_15949[12 : 0] <= zext_ln303_13_fu_5576_p1[12 : 0];
        zext_ln303_16_reg_16027[12 : 0] <= zext_ln303_16_fu_6834_p1[12 : 0];
        zext_ln303_19_reg_16105[12 : 0] <= zext_ln303_19_fu_8092_p1[12 : 0];
        zext_ln303_22_reg_16183[12 : 0] <= zext_ln303_22_fu_9350_p1[12 : 0];
        zext_ln303_25_reg_16267[12 : 0] <= zext_ln303_25_fu_10608_p1[12 : 0];
        zext_ln303_28_reg_16375[12 : 0] <= zext_ln303_28_fu_11694_p1[12 : 0];
        zext_ln303_7_reg_15793[12 : 0] <= zext_ln303_7_fu_3060_p1[12 : 0];
        zext_ln310_11_reg_15881[12 : 0] <= zext_ln310_11_fu_4392_p1[12 : 0];
        zext_ln310_14_reg_15959[12 : 0] <= zext_ln310_14_fu_5650_p1[12 : 0];
        zext_ln310_17_reg_16037[12 : 0] <= zext_ln310_17_fu_6908_p1[12 : 0];
        zext_ln310_20_reg_16115[12 : 0] <= zext_ln310_20_fu_8166_p1[12 : 0];
        zext_ln310_23_reg_16193[12 : 0] <= zext_ln310_23_fu_9424_p1[12 : 0];
        zext_ln310_26_reg_16277[12 : 0] <= zext_ln310_26_fu_10682_p1[12 : 0];
        zext_ln310_7_reg_15803[12 : 0] <= zext_ln310_7_fu_3134_p1[12 : 0];
        zext_ln317_11_reg_15891[12 : 0] <= zext_ln317_11_fu_4454_p1[12 : 0];
        zext_ln317_14_reg_15969[12 : 0] <= zext_ln317_14_fu_5712_p1[12 : 0];
        zext_ln317_17_reg_16047[12 : 0] <= zext_ln317_17_fu_6970_p1[12 : 0];
        zext_ln317_20_reg_16125[12 : 0] <= zext_ln317_20_fu_8228_p1[12 : 0];
        zext_ln317_23_reg_16203[12 : 0] <= zext_ln317_23_fu_9486_p1[12 : 0];
        zext_ln317_26_reg_16287[12 : 0] <= zext_ln317_26_fu_10744_p1[12 : 0];
        zext_ln317_7_reg_15813[12 : 0] <= zext_ln317_7_fu_3196_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state2_pp0_stage0_iter1) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_13 <= nearby_hit_cur_e_31_reg_16309;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_25 <= vxs_hits_e_42_reg_15727;
        hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_8 <= hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_25;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_1 <= nearby_hit_cur_e_20_reg_16330;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_19 <= p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_39;
        p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_39 <= vxs_hits_e_31_reg_15711;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_pp0_stage0_iter1)) begin
        ap_ST_iter1_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_iter1_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_pp0_stage0_iter1) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_pp0_stage0_iter1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter1_fsm_state2)) begin
        s_cluster_all_0_blk_n = s_cluster_all_0_full_n;
    end else begin
        s_cluster_all_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_pp0_stage0_iter1) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        s_cluster_all_0_write = 1'b1;
    end else begin
        s_cluster_all_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter1_fsm_state2)) begin
        s_cluster_all_1_blk_n = s_cluster_all_1_full_n;
    end else begin
        s_cluster_all_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_pp0_stage0_iter1) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        s_cluster_all_1_write = 1'b1;
    end else begin
        s_cluster_all_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter1_fsm_state2)) begin
        s_cluster_all_2_blk_n = s_cluster_all_2_full_n;
    end else begin
        s_cluster_all_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_pp0_stage0_iter1) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        s_cluster_all_2_write = 1'b1;
    end else begin
        s_cluster_all_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter1_fsm_state2)) begin
        s_cluster_all_3_blk_n = s_cluster_all_3_full_n;
    end else begin
        s_cluster_all_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_pp0_stage0_iter1) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        s_cluster_all_3_write = 1'b1;
    end else begin
        s_cluster_all_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        s_fadc_hits_fiber_blk_n = s_fadc_hits_fiber_empty_n;
    end else begin
        s_fadc_hits_fiber_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_pp0_stage0_iter1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        s_fadc_hits_fiber_read = 1'b1;
    end else begin
        s_fadc_hits_fiber_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        s_fadc_hits_vxs_blk_n = s_fadc_hits_vxs_empty_n;
    end else begin
        s_fadc_hits_vxs_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_pp0_stage0_iter1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        s_fadc_hits_vxs_read = 1'b1;
    end else begin
        s_fadc_hits_vxs_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter1_fsm_state2)) begin
        s_fiberout_blk_n = s_fiberout_full_n;
    end else begin
        s_fiberout_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_pp0_stage0_iter1) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        s_fiberout_write = 1'b1;
    end else begin
        s_fiberout_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_pp0_stage0_iter1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if (((1'b0 == ap_block_state2_pp0_stage0_iter1) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & (1'b1 == ap_block_state1_pp0_stage0_iter0))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_pp0_stage0_iter1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

assign add_i_i429_i1_fu_1056_p3 = {{1'd1}, {hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_46}};

assign add_i_i429_i2_fu_3334_p3 = {{1'd1}, {hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_42}};

assign add_i_i429_i3_fu_4592_p3 = {{1'd1}, {hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_40}};

assign add_i_i429_i4_fu_5850_p3 = {{1'd1}, {hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_38}};

assign add_i_i429_i5_fu_7108_p3 = {{1'd1}, {hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_36}};

assign add_i_i429_i6_fu_8366_p3 = {{1'd1}, {hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_34}};

assign add_i_i429_i7_fu_9624_p3 = {{1'd1}, {hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_32}};

assign add_i_i429_i8_fu_10874_p3 = {{1'd1}, {hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_30}};

assign add_i_i429_i9_fu_11768_p3 = {{1'd1}, {hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_28}};

assign add_i_i429_i_fu_2032_p3 = {{1'd1}, {hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_44}};

assign add_ln324_10_fu_4526_p2 = (zext_ln289_12_fu_4484_p1 + zext_ln265_16_fu_4500_p1);

assign add_ln324_11_fu_4532_p2 = (add_ln324_10_fu_4526_p2 + zext_ln289_11_fu_4248_p1);

assign add_ln324_12_fu_4542_p2 = (zext_ln324_5_fu_4538_p1 + add_ln324_9_fu_4520_p2);

assign add_ln324_13_fu_5768_p2 = (zext_ln289_13_fu_4794_p1 + zext_ln289_15_fu_5262_p1);

assign add_ln324_14_fu_5778_p2 = (zext_ln324_6_fu_5774_p1 + zext_ln289_14_fu_5030_p1);

assign add_ln324_15_fu_5784_p2 = (zext_ln289_17_fu_5742_p1 + zext_ln265_22_fu_5758_p1);

assign add_ln324_16_fu_5790_p2 = (add_ln324_15_fu_5784_p2 + zext_ln289_16_fu_5506_p1);

assign add_ln324_17_fu_5800_p2 = (zext_ln324_7_fu_5796_p1 + add_ln324_14_fu_5778_p2);

assign add_ln324_18_fu_7026_p2 = (zext_ln289_18_fu_6052_p1 + zext_ln289_20_fu_6520_p1);

assign add_ln324_19_fu_7036_p2 = (zext_ln324_8_fu_7032_p1 + zext_ln289_19_fu_6288_p1);

assign add_ln324_1_fu_1948_p2 = (zext_ln289_2_fu_1904_p1 + zext_ln265_4_fu_1920_p1);

assign add_ln324_20_fu_7042_p2 = (zext_ln289_22_fu_7000_p1 + zext_ln265_28_fu_7016_p1);

assign add_ln324_21_fu_7048_p2 = (add_ln324_20_fu_7042_p2 + zext_ln289_21_fu_6764_p1);

assign add_ln324_22_fu_7058_p2 = (zext_ln324_9_fu_7054_p1 + add_ln324_19_fu_7036_p2);

assign add_ln324_23_fu_8284_p2 = (zext_ln289_23_fu_7310_p1 + zext_ln289_25_fu_7778_p1);

assign add_ln324_24_fu_8294_p2 = (zext_ln324_10_fu_8290_p1 + zext_ln289_24_fu_7546_p1);

assign add_ln324_25_fu_8300_p2 = (zext_ln289_27_fu_8258_p1 + zext_ln265_34_fu_8274_p1);

assign add_ln324_26_fu_8306_p2 = (add_ln324_25_fu_8300_p2 + zext_ln289_26_fu_8022_p1);

assign add_ln324_27_fu_8316_p2 = (zext_ln324_11_fu_8312_p1 + add_ln324_24_fu_8294_p2);

assign add_ln324_28_fu_9542_p2 = (zext_ln289_28_fu_8568_p1 + zext_ln289_30_fu_9036_p1);

assign add_ln324_29_fu_9552_p2 = (zext_ln324_12_fu_9548_p1 + zext_ln289_29_fu_8804_p1);

assign add_ln324_2_fu_1958_p2 = (zext_ln324_1_fu_1954_p1 + zext_ln324_fu_1944_p1);

assign add_ln324_30_fu_9558_p2 = (zext_ln289_32_fu_9516_p1 + zext_ln265_40_fu_9532_p1);

assign add_ln324_31_fu_9564_p2 = (add_ln324_30_fu_9558_p2 + zext_ln289_31_fu_9280_p1);

assign add_ln324_32_fu_9574_p2 = (zext_ln324_13_fu_9570_p1 + add_ln324_29_fu_9552_p2);

assign add_ln324_33_fu_10800_p2 = (zext_ln289_33_fu_9826_p1 + zext_ln289_35_fu_10294_p1);

assign add_ln324_34_fu_10810_p2 = (zext_ln324_14_fu_10806_p1 + zext_ln289_34_fu_10062_p1);

assign add_ln324_35_fu_10816_p2 = (zext_ln289_37_fu_10774_p1 + zext_ln265_46_fu_10790_p1);

assign add_ln324_36_fu_10822_p2 = (add_ln324_35_fu_10816_p2 + zext_ln289_36_fu_10538_p1);

assign add_ln324_37_fu_10832_p2 = (zext_ln324_15_fu_10828_p1 + add_ln324_34_fu_10810_p2);

assign add_ln324_38_fu_11740_p2 = (zext_ln289_38_fu_11076_p1 + zext_ln289_40_fu_11540_p1);

assign add_ln324_39_fu_14008_p2 = (zext_ln324_16_fu_14005_p1 + zext_ln289_39_fu_13633_p1);

assign add_ln324_3_fu_3252_p2 = (zext_ln289_3_fu_2278_p1 + zext_ln289_5_fu_2746_p1);

assign add_ln324_40_fu_14014_p2 = (zext_ln289_42_fu_13971_p1 + zext_ln265_52_fu_13987_p1);

assign add_ln324_41_fu_14020_p2 = (add_ln324_40_fu_14014_p2 + zext_ln289_41_fu_13797_p1);

assign add_ln324_42_fu_14030_p2 = (zext_ln324_17_fu_14026_p1 + add_ln324_39_fu_14008_p2);

assign add_ln324_43_fu_14659_p2 = (zext_ln289_43_fu_14116_p1 + zext_ln289_45_fu_14221_p1);

assign add_ln324_44_fu_14669_p2 = (zext_ln324_18_fu_14665_p1 + zext_ln289_44_fu_14120_p1);

assign add_ln324_45_fu_14675_p2 = (zext_ln289_47_fu_14625_p1 + zext_ln265_58_fu_14641_p1);

assign add_ln324_46_fu_14681_p2 = (add_ln324_45_fu_14675_p2 + zext_ln289_46_fu_14423_p1);

assign add_ln324_47_fu_14691_p2 = (zext_ln324_19_fu_14687_p1 + add_ln324_44_fu_14669_p2);

assign add_ln324_4_fu_3262_p2 = (zext_ln324_2_fu_3258_p1 + zext_ln289_4_fu_2514_p1);

assign add_ln324_5_fu_3268_p2 = (zext_ln289_7_fu_3226_p1 + zext_ln265_10_fu_3242_p1);

assign add_ln324_6_fu_3274_p2 = (add_ln324_5_fu_3268_p2 + zext_ln289_6_fu_2990_p1);

assign add_ln324_7_fu_3284_p2 = (zext_ln324_3_fu_3280_p1 + add_ln324_4_fu_3262_p2);

assign add_ln324_8_fu_4510_p2 = (zext_ln289_8_fu_3536_p1 + zext_ln289_10_fu_4004_p1);

assign add_ln324_9_fu_4520_p2 = (zext_ln324_4_fu_4516_p1 + zext_ln289_9_fu_3772_p1);

assign add_ln324_fu_1938_p2 = (zext_ln289_1_fu_1626_p1 + zext_ln289_fu_1332_p1);

assign allc_e_1_fu_13012_p3 = ((or_ln321_1_reg_15828[0:0] == 1'b1) ? 16'd0 : total_e_49_fu_12993_p3);

assign allc_e_2_fu_13113_p3 = ((or_ln321_2_reg_15906[0:0] == 1'b1) ? 16'd0 : total_e_80_fu_13094_p3);

assign allc_e_3_fu_13214_p3 = ((or_ln321_3_reg_15984[0:0] == 1'b1) ? 16'd0 : total_e_111_fu_13195_p3);

assign allc_e_4_fu_13315_p3 = ((or_ln321_4_reg_16062[0:0] == 1'b1) ? 16'd0 : total_e_142_fu_13296_p3);

assign allc_e_5_fu_13416_p3 = ((or_ln321_5_reg_16140[0:0] == 1'b1) ? 16'd0 : total_e_173_fu_13397_p3);

assign allc_e_6_fu_13517_p3 = ((or_ln321_6_reg_16218[0:0] == 1'b1) ? 16'd0 : total_e_204_fu_13498_p3);

assign allc_e_7_fu_13618_p3 = ((or_ln321_7_reg_16302[0:0] == 1'b1) ? 16'd0 : total_e_235_fu_13599_p3);

assign allc_e_8_fu_14056_p3 = ((or_ln321_8_fu_14036_p2[0:0] == 1'b1) ? 16'd0 : total_e_266_fu_13991_p3);

assign allc_e_9_fu_14717_p3 = ((or_ln321_9_fu_14697_p2[0:0] == 1'b1) ? 16'd0 : total_e_297_fu_14645_p3);

assign allc_e_fu_1986_p3 = ((or_ln321_fu_1964_p2[0:0] == 1'b1) ? 16'd0 : total_e_18_fu_1924_p3);

assign allc_nhits_1_fu_13000_p3 = ((or_ln321_1_reg_15828[0:0] == 1'b1) ? 4'd0 : add_ln324_7_reg_15823);

assign allc_nhits_2_fu_13101_p3 = ((or_ln321_2_reg_15906[0:0] == 1'b1) ? 4'd0 : add_ln324_12_reg_15901);

assign allc_nhits_3_fu_13202_p3 = ((or_ln321_3_reg_15984[0:0] == 1'b1) ? 4'd0 : add_ln324_17_reg_15979);

assign allc_nhits_4_fu_13303_p3 = ((or_ln321_4_reg_16062[0:0] == 1'b1) ? 4'd0 : add_ln324_22_reg_16057);

assign allc_nhits_5_fu_13404_p3 = ((or_ln321_5_reg_16140[0:0] == 1'b1) ? 4'd0 : add_ln324_27_reg_16135);

assign allc_nhits_6_fu_13505_p3 = ((or_ln321_6_reg_16218[0:0] == 1'b1) ? 4'd0 : add_ln324_32_reg_16213);

assign allc_nhits_7_fu_13606_p3 = ((or_ln321_7_reg_16302[0:0] == 1'b1) ? 4'd0 : add_ln324_37_reg_16297);

assign allc_nhits_8_fu_14041_p3 = ((or_ln321_8_fu_14036_p2[0:0] == 1'b1) ? 4'd0 : add_ln324_42_fu_14030_p2);

assign allc_nhits_9_fu_14702_p3 = ((or_ln321_9_fu_14697_p2[0:0] == 1'b1) ? 4'd0 : add_ln324_47_fu_14691_p2);

assign allc_nhits_fu_1970_p3 = ((or_ln321_fu_1964_p2[0:0] == 1'b1) ? 4'd0 : add_ln324_2_fu_1958_p2);

assign allc_t_1_fu_13006_p3 = ((or_ln321_1_reg_15828[0:0] == 1'b1) ? 3'd0 : nearby_hit_cur_t_23_reg_15735);

assign allc_t_2_fu_13107_p3 = ((or_ln321_2_reg_15906[0:0] == 1'b1) ? 3'd0 : nearby_hit_cur_t_24_reg_15767);

assign allc_t_3_fu_13208_p3 = ((or_ln321_3_reg_15984[0:0] == 1'b1) ? 3'd0 : nearby_hit_cur_t_25_reg_15845);

assign allc_t_4_fu_13309_p3 = ((or_ln321_4_reg_16062[0:0] == 1'b1) ? 3'd0 : nearby_hit_cur_t_26_reg_15923);

assign allc_t_5_fu_13410_p3 = ((or_ln321_5_reg_16140[0:0] == 1'b1) ? 3'd0 : nearby_hit_cur_t_27_reg_16001);

assign allc_t_6_fu_13511_p3 = ((or_ln321_6_reg_16218[0:0] == 1'b1) ? 3'd0 : nearby_hit_cur_t_28_reg_16079);

assign allc_t_7_fu_13612_p3 = ((or_ln321_7_reg_16302[0:0] == 1'b1) ? 3'd0 : nearby_hit_cur_t_29_reg_16157);

assign allc_t_8_fu_14049_p3 = ((or_ln321_8_fu_14036_p2[0:0] == 1'b1) ? 3'd0 : nearby_hit_cur_t_30_reg_16241);

assign allc_t_9_fu_14710_p3 = ((or_ln321_9_fu_14697_p2[0:0] == 1'b1) ? 3'd0 : nearby_hit_cur_t_31_reg_16325);

assign allc_t_fu_1978_p3 = ((or_ln321_fu_1964_p2[0:0] == 1'b1) ? 3'd0 : hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_46);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (s_fadc_hits_fiber_empty_n == 1'b0) | (s_fadc_hits_vxs_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((s_fiberout_full_n == 1'b0) | (s_cluster_all_3_full_n == 1'b0) | (s_cluster_all_2_full_n == 1'b0) | (s_cluster_all_1_full_n == 1'b0) | (s_cluster_all_0_full_n == 1'b0));
end

assign diff_100_fu_9704_p2 = (add_i_i429_i7_fu_9624_p3 - zext_ln264_24_fu_7894_p1);

assign diff_101_fu_9776_p2 = (or_ln313_11_fu_7966_p3 - zext_ln264_27_fu_9072_p1);

assign diff_102_fu_9872_p3 = ((icmp_ln264_34_fu_9854_p2[0:0] == 1'b1) ? sub_ln264_122_fu_9860_p2 : sub_ln264_123_fu_9866_p2);

assign diff_103_fu_9940_p2 = (add_i_i429_i7_fu_9624_p3 - zext_ln264_26_fu_8130_p1);

assign diff_104_fu_10012_p2 = (or_ln313_12_fu_8202_p3 - zext_ln264_27_fu_9072_p1);

assign diff_105_fu_10104_p3 = ((icmp_ln264_35_fu_10086_p2[0:0] == 1'b1) ? sub_ln264_126_fu_10092_p2 : sub_ln264_127_fu_10098_p2);

assign diff_106_fu_10172_p2 = (add_i_i429_i7_fu_9624_p3 - zext_ln264_30_fu_9388_p1);

assign diff_107_fu_10244_p2 = (or_ln313_14_fu_9460_p3 - zext_ln264_27_fu_9072_p1);

assign diff_108_fu_10346_p3 = ((icmp_ln264_36_fu_10324_p2[0:0] == 1'b1) ? sub_ln264_130_fu_10334_p2 : sub_ln264_131_fu_10340_p2);

assign diff_109_fu_10414_p2 = (add_i_i429_i7_fu_9624_p3 - zext_ln264_32_fu_10410_p1);

assign diff_10_fu_2134_p2 = (add_i_i429_i_fu_2032_p3 - zext_ln264_6_fu_2130_p1);

assign diff_110_fu_10490_p2 = (or_ln313_15_fu_10482_p3 - zext_ln264_27_fu_9072_p1);

assign diff_111_fu_10582_p3 = ((icmp_ln264_37_fu_10560_p2[0:0] == 1'b1) ? sub_ln264_134_fu_10570_p2 : sub_ln264_135_fu_10576_p2);

assign diff_112_fu_10650_p2 = (add_i_i429_i7_fu_9624_p3 - zext_ln264_34_fu_10646_p1);

assign diff_113_fu_10726_p2 = (or_ln313_16_fu_10718_p3 - zext_ln264_27_fu_9072_p1);

assign diff_114_fu_10888_p3 = ((icmp_ln264_38_fu_10882_p2[0:0] == 1'b1) ? sub_ln264_131_fu_10340_p2 : sub_ln264_130_fu_10334_p2);

assign diff_115_fu_10954_p2 = (add_i_i429_i8_fu_10874_p3 - zext_ln264_28_fu_9152_p1);

assign diff_116_fu_11026_p2 = (or_ln313_13_fu_9224_p3 - zext_ln264_31_fu_10330_p1);

assign diff_117_fu_11122_p3 = ((icmp_ln264_39_fu_11104_p2[0:0] == 1'b1) ? sub_ln264_140_fu_11110_p2 : sub_ln264_141_fu_11116_p2);

assign diff_118_fu_11190_p2 = (add_i_i429_i8_fu_10874_p3 - zext_ln264_30_fu_9388_p1);

assign diff_119_fu_11262_p2 = (or_ln313_14_fu_9460_p3 - zext_ln264_31_fu_10330_p1);

assign diff_11_fu_2224_p2 = (or_ln313_3_fu_2216_p3 - zext_ln264_2_fu_1372_p1);

assign diff_120_fu_11350_p3 = ((icmp_ln264_40_fu_11332_p2[0:0] == 1'b1) ? sub_ln264_144_fu_11338_p2 : sub_ln264_145_fu_11344_p2);

assign diff_121_fu_11418_p2 = (add_i_i429_i8_fu_10874_p3 - zext_ln264_34_fu_10646_p1);

assign diff_122_fu_11490_p2 = (or_ln313_16_fu_10718_p3 - zext_ln264_31_fu_10330_p1);

assign diff_123_fu_11586_p3 = ((icmp_ln264_41_fu_11564_p2[0:0] == 1'b1) ? sub_ln264_148_fu_11574_p2 : sub_ln264_149_fu_11580_p2);

assign diff_124_fu_11608_p2 = (add_i_i429_i8_fu_10874_p3 - zext_ln264_36_fu_11604_p1);

assign diff_125_fu_11634_p2 = (or_ln313_17_fu_11626_p3 - zext_ln264_31_fu_10330_p1);

assign diff_126_fu_11680_p3 = ((icmp_ln264_42_fu_11658_p2[0:0] == 1'b1) ? sub_ln264_152_fu_11668_p2 : sub_ln264_153_fu_11674_p2);

assign diff_127_fu_11708_p2 = (add_i_i429_i8_fu_10874_p3 - zext_ln264_38_fu_11704_p1);

assign diff_128_fu_11728_p2 = (or_ln313_18_fu_11720_p3 - zext_ln264_31_fu_10330_p1);

assign diff_129_fu_11782_p3 = ((icmp_ln264_43_fu_11776_p2[0:0] == 1'b1) ? sub_ln264_149_fu_11580_p2 : sub_ln264_148_fu_11574_p2);

assign diff_12_fu_2324_p3 = ((icmp_ln264_4_fu_2306_p2[0:0] == 1'b1) ? sub_ln264_14_fu_2312_p2 : sub_ln264_15_fu_2318_p2);

assign diff_130_fu_11838_p2 = (add_i_i429_i9_fu_11768_p3 - zext_ln264_32_fu_10410_p1);

assign diff_131_fu_11894_p2 = (or_ln313_15_fu_10482_p3 - zext_ln264_35_fu_11570_p1);

assign diff_132_fu_11972_p3 = ((icmp_ln264_44_fu_11954_p2[0:0] == 1'b1) ? sub_ln264_158_fu_11960_p2 : sub_ln264_159_fu_11966_p2);

assign diff_133_fu_12040_p2 = (add_i_i429_i9_fu_11768_p3 - zext_ln264_34_fu_10646_p1);

assign diff_134_fu_12112_p2 = (or_ln313_16_fu_10718_p3 - zext_ln264_35_fu_11570_p1);

assign diff_135_fu_12200_p3 = ((icmp_ln264_45_fu_12182_p2[0:0] == 1'b1) ? sub_ln264_162_fu_12188_p2 : sub_ln264_163_fu_12194_p2);

assign diff_136_fu_12258_p2 = (add_i_i429_i9_fu_11768_p3 - zext_ln264_38_fu_11704_p1);

assign diff_137_fu_12270_p2 = (or_ln313_18_fu_11720_p3 - zext_ln264_35_fu_11570_p1);

assign diff_138_fu_12304_p3 = ((icmp_ln264_46_fu_12282_p2[0:0] == 1'b1) ? sub_ln264_166_fu_12292_p2 : sub_ln264_167_fu_12298_p2);

assign diff_139_fu_12322_p2 = (add_i_i429_i9_fu_11768_p3 - zext_ln264_40_fu_12318_p1);

assign diff_13_fu_2392_p2 = (add_i_i429_i_fu_2032_p3 - zext_ln264_1_fu_1176_p1);

assign diff_140_fu_12342_p2 = (or_ln313_19_fu_12334_p3 - zext_ln264_35_fu_11570_p1);

assign diff_141_fu_12376_p3 = ((icmp_ln264_47_fu_12354_p2[0:0] == 1'b1) ? sub_ln264_170_fu_12364_p2 : sub_ln264_171_fu_12370_p2);

assign diff_142_fu_12394_p2 = (add_i_i429_i9_fu_11768_p3 - zext_ln264_42_fu_12390_p1);

assign diff_143_fu_12414_p2 = (or_ln313_20_fu_12406_p3 - zext_ln264_35_fu_11570_p1);

assign diff_14_fu_2464_p2 = (or_ln_fu_1266_p3 - zext_ln264_2_fu_1372_p1);

assign diff_15_fu_2556_p3 = ((icmp_ln264_5_fu_2538_p2[0:0] == 1'b1) ? sub_ln264_18_fu_2544_p2 : sub_ln264_19_fu_2550_p2);

assign diff_16_fu_2624_p2 = (add_i_i429_i_fu_2032_p3 - zext_ln264_5_fu_1756_p1);

assign diff_17_fu_2696_p2 = (or_ln313_2_fu_1842_p3 - zext_ln264_2_fu_1372_p1);

assign diff_18_fu_2798_p3 = ((icmp_ln264_6_fu_2776_p2[0:0] == 1'b1) ? sub_ln264_22_fu_2786_p2 : sub_ln264_23_fu_2792_p2);

assign diff_19_fu_2866_p2 = (add_i_i429_i_fu_2032_p3 - zext_ln264_8_fu_2862_p1);

assign diff_1_fu_1180_p2 = (add_i_i429_i1_fu_1056_p3 - zext_ln264_1_fu_1176_p1);

assign diff_20_fu_2942_p2 = (or_ln313_4_fu_2934_p3 - zext_ln264_2_fu_1372_p1);

assign diff_21_fu_3034_p3 = ((icmp_ln264_7_fu_3012_p2[0:0] == 1'b1) ? sub_ln264_26_fu_3022_p2 : sub_ln264_27_fu_3028_p2);

assign diff_22_fu_3102_p2 = (add_i_i429_i_fu_2032_p3 - zext_ln264_10_fu_3098_p1);

assign diff_23_fu_3178_p2 = (or_ln313_5_fu_3170_p3 - zext_ln264_2_fu_1372_p1);

assign diff_24_fu_3348_p3 = ((icmp_ln264_8_fu_3342_p2[0:0] == 1'b1) ? sub_ln264_23_fu_2792_p2 : sub_ln264_22_fu_2786_p2);

assign diff_25_fu_3414_p2 = (add_i_i429_i2_fu_3334_p3 - zext_ln264_3_fu_1470_p1);

assign diff_26_fu_3486_p2 = (or_ln313_1_fu_1560_p3 - zext_ln264_7_fu_2782_p1);

assign diff_27_fu_3582_p3 = ((icmp_ln264_9_fu_3564_p2[0:0] == 1'b1) ? sub_ln264_32_fu_3570_p2 : sub_ln264_33_fu_3576_p2);

assign diff_28_fu_3650_p2 = (add_i_i429_i2_fu_3334_p3 - zext_ln264_5_fu_1756_p1);

assign diff_29_fu_3722_p2 = (or_ln313_2_fu_1842_p3 - zext_ln264_7_fu_2782_p1);

assign diff_2_fu_1274_p2 = (or_ln_fu_1266_p3 - zext_ln291_fu_1048_p1);

assign diff_30_fu_3814_p3 = ((icmp_ln264_10_fu_3796_p2[0:0] == 1'b1) ? sub_ln264_36_fu_3802_p2 : sub_ln264_37_fu_3808_p2);

assign diff_31_fu_3882_p2 = (add_i_i429_i2_fu_3334_p3 - zext_ln264_10_fu_3098_p1);

assign diff_32_fu_3954_p2 = (or_ln313_5_fu_3170_p3 - zext_ln264_7_fu_2782_p1);

assign diff_33_fu_4056_p3 = ((icmp_ln264_11_fu_4034_p2[0:0] == 1'b1) ? sub_ln264_40_fu_4044_p2 : sub_ln264_41_fu_4050_p2);

assign diff_34_fu_4124_p2 = (add_i_i429_i2_fu_3334_p3 - zext_ln264_12_fu_4120_p1);

assign diff_35_fu_4200_p2 = (or_ln313_6_fu_4192_p3 - zext_ln264_7_fu_2782_p1);

assign diff_36_fu_4292_p3 = ((icmp_ln264_12_fu_4270_p2[0:0] == 1'b1) ? sub_ln264_44_fu_4280_p2 : sub_ln264_45_fu_4286_p2);

assign diff_37_fu_4360_p2 = (add_i_i429_i2_fu_3334_p3 - zext_ln264_14_fu_4356_p1);

assign diff_38_fu_4436_p2 = (or_ln313_7_fu_4428_p3 - zext_ln264_7_fu_2782_p1);

assign diff_39_fu_4606_p3 = ((icmp_ln264_13_fu_4600_p2[0:0] == 1'b1) ? sub_ln264_41_fu_4050_p2 : sub_ln264_40_fu_4044_p2);

assign diff_3_fu_1388_p3 = ((icmp_ln264_1_fu_1366_p2[0:0] == 1'b1) ? sub_ln264_4_fu_1376_p2 : sub_ln264_5_fu_1382_p2);

assign diff_40_fu_4672_p2 = (add_i_i429_i3_fu_4592_p3 - zext_ln264_8_fu_2862_p1);

assign diff_41_fu_4744_p2 = (or_ln313_4_fu_2934_p3 - zext_ln264_11_fu_4040_p1);

assign diff_42_fu_4840_p3 = ((icmp_ln264_14_fu_4822_p2[0:0] == 1'b1) ? sub_ln264_50_fu_4828_p2 : sub_ln264_51_fu_4834_p2);

assign diff_43_fu_4908_p2 = (add_i_i429_i3_fu_4592_p3 - zext_ln264_10_fu_3098_p1);

assign diff_44_fu_4980_p2 = (or_ln313_5_fu_3170_p3 - zext_ln264_11_fu_4040_p1);

assign diff_45_fu_5072_p3 = ((icmp_ln264_15_fu_5054_p2[0:0] == 1'b1) ? sub_ln264_54_fu_5060_p2 : sub_ln264_55_fu_5066_p2);

assign diff_46_fu_5140_p2 = (add_i_i429_i3_fu_4592_p3 - zext_ln264_14_fu_4356_p1);

assign diff_47_fu_5212_p2 = (or_ln313_7_fu_4428_p3 - zext_ln264_11_fu_4040_p1);

assign diff_48_fu_5314_p3 = ((icmp_ln264_16_fu_5292_p2[0:0] == 1'b1) ? sub_ln264_58_fu_5302_p2 : sub_ln264_59_fu_5308_p2);

assign diff_49_fu_5382_p2 = (add_i_i429_i3_fu_4592_p3 - zext_ln264_16_fu_5378_p1);

assign diff_4_fu_1474_p2 = (add_i_i429_i1_fu_1056_p3 - zext_ln264_3_fu_1470_p1);

assign diff_50_fu_5458_p2 = (or_ln313_8_fu_5450_p3 - zext_ln264_11_fu_4040_p1);

assign diff_51_fu_5550_p3 = ((icmp_ln264_17_fu_5528_p2[0:0] == 1'b1) ? sub_ln264_62_fu_5538_p2 : sub_ln264_63_fu_5544_p2);

assign diff_52_fu_5618_p2 = (add_i_i429_i3_fu_4592_p3 - zext_ln264_18_fu_5614_p1);

assign diff_53_fu_5694_p2 = (or_ln313_9_fu_5686_p3 - zext_ln264_11_fu_4040_p1);

assign diff_54_fu_5864_p3 = ((icmp_ln264_18_fu_5858_p2[0:0] == 1'b1) ? sub_ln264_59_fu_5308_p2 : sub_ln264_58_fu_5302_p2);

assign diff_55_fu_5930_p2 = (add_i_i429_i4_fu_5850_p3 - zext_ln264_12_fu_4120_p1);

assign diff_56_fu_6002_p2 = (or_ln313_6_fu_4192_p3 - zext_ln264_15_fu_5298_p1);

assign diff_57_fu_6098_p3 = ((icmp_ln264_19_fu_6080_p2[0:0] == 1'b1) ? sub_ln264_68_fu_6086_p2 : sub_ln264_69_fu_6092_p2);

assign diff_58_fu_6166_p2 = (add_i_i429_i4_fu_5850_p3 - zext_ln264_14_fu_4356_p1);

assign diff_59_fu_6238_p2 = (or_ln313_7_fu_4428_p3 - zext_ln264_15_fu_5298_p1);

assign diff_5_fu_1568_p2 = (or_ln313_1_fu_1560_p3 - zext_ln291_fu_1048_p1);

assign diff_60_fu_6330_p3 = ((icmp_ln264_20_fu_6312_p2[0:0] == 1'b1) ? sub_ln264_72_fu_6318_p2 : sub_ln264_73_fu_6324_p2);

assign diff_61_fu_6398_p2 = (add_i_i429_i4_fu_5850_p3 - zext_ln264_18_fu_5614_p1);

assign diff_62_fu_6470_p2 = (or_ln313_9_fu_5686_p3 - zext_ln264_15_fu_5298_p1);

assign diff_63_fu_6572_p3 = ((icmp_ln264_21_fu_6550_p2[0:0] == 1'b1) ? sub_ln264_76_fu_6560_p2 : sub_ln264_77_fu_6566_p2);

assign diff_64_fu_6640_p2 = (add_i_i429_i4_fu_5850_p3 - zext_ln264_20_fu_6636_p1);

assign diff_65_fu_6716_p2 = (or_ln313_s_fu_6708_p3 - zext_ln264_15_fu_5298_p1);

assign diff_66_fu_6808_p3 = ((icmp_ln264_22_fu_6786_p2[0:0] == 1'b1) ? sub_ln264_80_fu_6796_p2 : sub_ln264_81_fu_6802_p2);

assign diff_67_fu_6876_p2 = (add_i_i429_i4_fu_5850_p3 - zext_ln264_22_fu_6872_p1);

assign diff_68_fu_6952_p2 = (or_ln313_10_fu_6944_p3 - zext_ln264_15_fu_5298_p1);

assign diff_69_fu_7122_p3 = ((icmp_ln264_23_fu_7116_p2[0:0] == 1'b1) ? sub_ln264_77_fu_6566_p2 : sub_ln264_76_fu_6560_p2);

assign diff_6_fu_1678_p3 = ((icmp_ln264_2_fu_1656_p2[0:0] == 1'b1) ? sub_ln264_8_fu_1666_p2 : sub_ln264_9_fu_1672_p2);

assign diff_70_fu_7188_p2 = (add_i_i429_i5_fu_7108_p3 - zext_ln264_16_fu_5378_p1);

assign diff_71_fu_7260_p2 = (or_ln313_8_fu_5450_p3 - zext_ln264_19_fu_6556_p1);

assign diff_72_fu_7356_p3 = ((icmp_ln264_24_fu_7338_p2[0:0] == 1'b1) ? sub_ln264_86_fu_7344_p2 : sub_ln264_87_fu_7350_p2);

assign diff_73_fu_7424_p2 = (add_i_i429_i5_fu_7108_p3 - zext_ln264_18_fu_5614_p1);

assign diff_74_fu_7496_p2 = (or_ln313_9_fu_5686_p3 - zext_ln264_19_fu_6556_p1);

assign diff_75_fu_7588_p3 = ((icmp_ln264_25_fu_7570_p2[0:0] == 1'b1) ? sub_ln264_90_fu_7576_p2 : sub_ln264_91_fu_7582_p2);

assign diff_76_fu_7656_p2 = (add_i_i429_i5_fu_7108_p3 - zext_ln264_22_fu_6872_p1);

assign diff_77_fu_7728_p2 = (or_ln313_10_fu_6944_p3 - zext_ln264_19_fu_6556_p1);

assign diff_78_fu_7830_p3 = ((icmp_ln264_26_fu_7808_p2[0:0] == 1'b1) ? sub_ln264_94_fu_7818_p2 : sub_ln264_95_fu_7824_p2);

assign diff_79_fu_7898_p2 = (add_i_i429_i5_fu_7108_p3 - zext_ln264_24_fu_7894_p1);

assign diff_7_fu_1760_p2 = (add_i_i429_i1_fu_1056_p3 - zext_ln264_5_fu_1756_p1);

assign diff_80_fu_7974_p2 = (or_ln313_11_fu_7966_p3 - zext_ln264_19_fu_6556_p1);

assign diff_81_fu_8066_p3 = ((icmp_ln264_27_fu_8044_p2[0:0] == 1'b1) ? sub_ln264_98_fu_8054_p2 : sub_ln264_99_fu_8060_p2);

assign diff_82_fu_8134_p2 = (add_i_i429_i5_fu_7108_p3 - zext_ln264_26_fu_8130_p1);

assign diff_83_fu_8210_p2 = (or_ln313_12_fu_8202_p3 - zext_ln264_19_fu_6556_p1);

assign diff_84_fu_8380_p3 = ((icmp_ln264_28_fu_8374_p2[0:0] == 1'b1) ? sub_ln264_95_fu_7824_p2 : sub_ln264_94_fu_7818_p2);

assign diff_85_fu_8446_p2 = (add_i_i429_i6_fu_8366_p3 - zext_ln264_20_fu_6636_p1);

assign diff_86_fu_8518_p2 = (or_ln313_s_fu_6708_p3 - zext_ln264_23_fu_7814_p1);

assign diff_87_fu_8614_p3 = ((icmp_ln264_29_fu_8596_p2[0:0] == 1'b1) ? sub_ln264_104_fu_8602_p2 : sub_ln264_105_fu_8608_p2);

assign diff_88_fu_8682_p2 = (add_i_i429_i6_fu_8366_p3 - zext_ln264_22_fu_6872_p1);

assign diff_89_fu_8754_p2 = (or_ln313_10_fu_6944_p3 - zext_ln264_23_fu_7814_p1);

assign diff_8_fu_1850_p2 = (or_ln313_2_fu_1842_p3 - zext_ln291_fu_1048_p1);

assign diff_90_fu_8846_p3 = ((icmp_ln264_30_fu_8828_p2[0:0] == 1'b1) ? sub_ln264_108_fu_8834_p2 : sub_ln264_109_fu_8840_p2);

assign diff_91_fu_8914_p2 = (add_i_i429_i6_fu_8366_p3 - zext_ln264_26_fu_8130_p1);

assign diff_92_fu_8986_p2 = (or_ln313_12_fu_8202_p3 - zext_ln264_23_fu_7814_p1);

assign diff_93_fu_9088_p3 = ((icmp_ln264_31_fu_9066_p2[0:0] == 1'b1) ? sub_ln264_112_fu_9076_p2 : sub_ln264_113_fu_9082_p2);

assign diff_94_fu_9156_p2 = (add_i_i429_i6_fu_8366_p3 - zext_ln264_28_fu_9152_p1);

assign diff_95_fu_9232_p2 = (or_ln313_13_fu_9224_p3 - zext_ln264_23_fu_7814_p1);

assign diff_96_fu_9324_p3 = ((icmp_ln264_32_fu_9302_p2[0:0] == 1'b1) ? sub_ln264_116_fu_9312_p2 : sub_ln264_117_fu_9318_p2);

assign diff_97_fu_9392_p2 = (add_i_i429_i6_fu_8366_p3 - zext_ln264_30_fu_9388_p1);

assign diff_98_fu_9468_p2 = (or_ln313_14_fu_9460_p3 - zext_ln264_23_fu_7814_p1);

assign diff_99_fu_9638_p3 = ((icmp_ln264_33_fu_9632_p2[0:0] == 1'b1) ? sub_ln264_113_fu_9082_p2 : sub_ln264_112_fu_9076_p2);

assign diff_9_fu_2052_p3 = ((icmp_ln264_3_fu_2046_p2[0:0] == 1'b1) ? sub_ln264_5_fu_1382_p2 : sub_ln264_4_fu_1376_p2);

assign diff_fu_1092_p3 = ((icmp_ln264_fu_1070_p2[0:0] == 1'b1) ? sub_ln264_fu_1080_p2 : sub_ln264_1_fu_1086_p2);

assign icmp_ln191_1_fu_15368_p2 = ((allc_e_1_fu_13012_p3 > cluster_threshold_read_reg_15656) ? 1'b1 : 1'b0);

assign icmp_ln191_2_fu_15409_p2 = ((allc_e_2_fu_13113_p3 > cluster_threshold_read_reg_15656) ? 1'b1 : 1'b0);

assign icmp_ln191_3_fu_15422_p2 = ((allc_e_3_fu_13214_p3 > cluster_threshold_read_reg_15656) ? 1'b1 : 1'b0);

assign icmp_ln191_4_fu_15463_p2 = ((allc_e_4_fu_13315_p3 > cluster_threshold_read_reg_15656) ? 1'b1 : 1'b0);

assign icmp_ln191_5_fu_15476_p2 = ((allc_e_5_fu_13416_p3 > cluster_threshold_read_reg_15656) ? 1'b1 : 1'b0);

assign icmp_ln191_6_fu_15517_p2 = ((allc_e_6_fu_13517_p3 > cluster_threshold_read_reg_15656) ? 1'b1 : 1'b0);

assign icmp_ln191_7_fu_15530_p2 = ((allc_e_7_fu_13618_p3 > cluster_threshold_read_reg_15656) ? 1'b1 : 1'b0);

assign icmp_ln191_8_fu_15571_p2 = ((allc_e_8_fu_14056_p3 > cluster_threshold_read_reg_15656) ? 1'b1 : 1'b0);

assign icmp_ln191_9_fu_15584_p2 = ((allc_e_9_fu_14717_p3 > cluster_threshold_read_reg_15656) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_15357_p2 = ((allc_e_reg_15751 > cluster_threshold_read_reg_15656) ? 1'b1 : 1'b0);

assign icmp_ln196_1_fu_15427_p2 = ((select_ln191_1_fu_15414_p3 > allc_t_3_fu_13208_p3) ? 1'b1 : 1'b0);

assign icmp_ln196_2_fu_15481_p2 = ((select_ln191_2_fu_15468_p3 > allc_t_5_fu_13410_p3) ? 1'b1 : 1'b0);

assign icmp_ln196_3_fu_15535_p2 = ((select_ln191_3_fu_15522_p3 > allc_t_7_fu_13612_p3) ? 1'b1 : 1'b0);

assign icmp_ln196_4_fu_15589_p2 = ((select_ln191_4_fu_15576_p3 > allc_t_9_fu_14710_p3) ? 1'b1 : 1'b0);

assign icmp_ln196_fu_15373_p2 = ((select_ln191_fu_15361_p3 > allc_t_1_fu_13006_p3) ? 1'b1 : 1'b0);

assign icmp_ln264_10_fu_3796_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_42 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_34) ? 1'b1 : 1'b0);

assign icmp_ln264_11_fu_4034_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_42 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_40) ? 1'b1 : 1'b0);

assign icmp_ln264_12_fu_4270_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_42 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_32) ? 1'b1 : 1'b0);

assign icmp_ln264_13_fu_4600_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_40 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_42) ? 1'b1 : 1'b0);

assign icmp_ln264_14_fu_4822_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_40 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_34) ? 1'b1 : 1'b0);

assign icmp_ln264_15_fu_5054_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_40 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_32) ? 1'b1 : 1'b0);

assign icmp_ln264_16_fu_5292_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_40 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_38) ? 1'b1 : 1'b0);

assign icmp_ln264_17_fu_5528_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_40 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_30) ? 1'b1 : 1'b0);

assign icmp_ln264_18_fu_5858_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_38 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_40) ? 1'b1 : 1'b0);

assign icmp_ln264_19_fu_6080_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_38 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_32) ? 1'b1 : 1'b0);

assign icmp_ln264_1_fu_1366_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_46 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_44) ? 1'b1 : 1'b0);

assign icmp_ln264_20_fu_6312_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_38 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_30) ? 1'b1 : 1'b0);

assign icmp_ln264_21_fu_6550_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_38 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_36) ? 1'b1 : 1'b0);

assign icmp_ln264_22_fu_6786_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_38 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_28) ? 1'b1 : 1'b0);

assign icmp_ln264_23_fu_7116_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_36 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_38) ? 1'b1 : 1'b0);

assign icmp_ln264_24_fu_7338_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_36 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_30) ? 1'b1 : 1'b0);

assign icmp_ln264_25_fu_7570_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_36 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_28) ? 1'b1 : 1'b0);

assign icmp_ln264_26_fu_7808_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_36 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_34) ? 1'b1 : 1'b0);

assign icmp_ln264_27_fu_8044_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_36 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_26) ? 1'b1 : 1'b0);

assign icmp_ln264_28_fu_8374_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_34 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_36) ? 1'b1 : 1'b0);

assign icmp_ln264_29_fu_8596_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_34 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_28) ? 1'b1 : 1'b0);

assign icmp_ln264_2_fu_1656_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_46 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_36) ? 1'b1 : 1'b0);

assign icmp_ln264_30_fu_8828_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_34 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_26) ? 1'b1 : 1'b0);

assign icmp_ln264_31_fu_9066_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_34 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_32) ? 1'b1 : 1'b0);

assign icmp_ln264_32_fu_9302_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_34 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_24) ? 1'b1 : 1'b0);

assign icmp_ln264_33_fu_9632_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_32 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_34) ? 1'b1 : 1'b0);

assign icmp_ln264_34_fu_9854_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_32 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_26) ? 1'b1 : 1'b0);

assign icmp_ln264_35_fu_10086_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_32 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_24) ? 1'b1 : 1'b0);

assign icmp_ln264_36_fu_10324_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_32 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_30) ? 1'b1 : 1'b0);

assign icmp_ln264_37_fu_10560_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_32 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_22) ? 1'b1 : 1'b0);

assign icmp_ln264_38_fu_10882_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_30 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_32) ? 1'b1 : 1'b0);

assign icmp_ln264_39_fu_11104_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_30 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_24) ? 1'b1 : 1'b0);

assign icmp_ln264_3_fu_2046_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_44 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_46) ? 1'b1 : 1'b0);

assign icmp_ln264_40_fu_11332_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_30 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_22) ? 1'b1 : 1'b0);

assign icmp_ln264_41_fu_11564_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_30 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_28) ? 1'b1 : 1'b0);

assign icmp_ln264_42_fu_11658_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_30 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_20) ? 1'b1 : 1'b0);

assign icmp_ln264_43_fu_11776_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_28 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_30) ? 1'b1 : 1'b0);

assign icmp_ln264_44_fu_11954_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_28 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_22) ? 1'b1 : 1'b0);

assign icmp_ln264_45_fu_12182_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_28 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_20) ? 1'b1 : 1'b0);

assign icmp_ln264_46_fu_12282_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_28 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_38) ? 1'b1 : 1'b0);

assign icmp_ln264_47_fu_12354_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_28 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_24) ? 1'b1 : 1'b0);

assign icmp_ln264_4_fu_2306_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_44 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_26) ? 1'b1 : 1'b0);

assign icmp_ln264_5_fu_2538_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_44 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_36) ? 1'b1 : 1'b0);

assign icmp_ln264_6_fu_2776_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_44 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_42) ? 1'b1 : 1'b0);

assign icmp_ln264_7_fu_3012_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_44 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_34) ? 1'b1 : 1'b0);

assign icmp_ln264_8_fu_3342_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_42 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_44) ? 1'b1 : 1'b0);

assign icmp_ln264_9_fu_3564_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_42 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_36) ? 1'b1 : 1'b0);

assign icmp_ln264_fu_1070_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_46 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_26) ? 1'b1 : 1'b0);

assign icmp_ln265_100_fu_9710_p2 = ((diff_100_fu_9704_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_101_fu_9782_p2 = ((diff_101_fu_9776_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_102_fu_9880_p2 = ((diff_102_fu_9872_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_103_fu_9946_p2 = ((diff_103_fu_9940_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_104_fu_10018_p2 = ((diff_104_fu_10012_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_105_fu_10112_p2 = ((diff_105_fu_10104_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_106_fu_10178_p2 = ((diff_106_fu_10172_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_107_fu_10250_p2 = ((diff_107_fu_10244_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_108_fu_10354_p2 = ((diff_108_fu_10346_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_109_fu_10420_p2 = ((diff_109_fu_10414_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_10_fu_2140_p2 = ((diff_10_fu_2134_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_110_fu_10496_p2 = ((diff_110_fu_10490_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_111_fu_10590_p2 = ((diff_111_fu_10582_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_112_fu_10656_p2 = ((diff_112_fu_10650_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_113_fu_10732_p2 = ((diff_113_fu_10726_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_114_fu_10896_p2 = ((diff_114_fu_10888_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_115_fu_10960_p2 = ((diff_115_fu_10954_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_116_fu_11032_p2 = ((diff_116_fu_11026_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_117_fu_11130_p2 = ((diff_117_fu_11122_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_118_fu_11196_p2 = ((diff_118_fu_11190_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_119_fu_11268_p2 = ((diff_119_fu_11262_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_11_fu_2230_p2 = ((diff_11_fu_2224_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_120_fu_11358_p2 = ((diff_120_fu_11350_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_121_fu_11424_p2 = ((diff_121_fu_11418_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_122_fu_11496_p2 = ((diff_122_fu_11490_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_123_fu_11594_p2 = ((diff_123_fu_11586_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_124_fu_11614_p2 = ((diff_124_fu_11608_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_125_fu_11640_p2 = ((diff_125_fu_11634_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_126_fu_11688_p2 = ((diff_126_fu_11680_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_127_fu_11714_p2 = ((diff_127_fu_11708_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_128_fu_11734_p2 = ((diff_128_fu_11728_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_129_fu_11790_p2 = ((diff_129_fu_11782_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_12_fu_2332_p2 = ((diff_12_fu_2324_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_130_fu_11844_p2 = ((diff_130_fu_11838_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_131_fu_11900_p2 = ((diff_131_fu_11894_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_132_fu_11980_p2 = ((diff_132_fu_11972_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_133_fu_12046_p2 = ((diff_133_fu_12040_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_134_fu_12118_p2 = ((diff_134_fu_12112_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_135_fu_12208_p2 = ((diff_135_fu_12200_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_136_fu_12264_p2 = ((diff_136_fu_12258_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_137_fu_12276_p2 = ((diff_137_fu_12270_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_138_fu_12312_p2 = ((diff_138_fu_12304_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_139_fu_12328_p2 = ((diff_139_fu_12322_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_13_fu_2398_p2 = ((diff_13_fu_2392_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_140_fu_12348_p2 = ((diff_140_fu_12342_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_141_fu_12384_p2 = ((diff_141_fu_12376_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_142_fu_12400_p2 = ((diff_142_fu_12394_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_143_fu_12420_p2 = ((diff_143_fu_12414_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_14_fu_2470_p2 = ((diff_14_fu_2464_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_15_fu_2564_p2 = ((diff_15_fu_2556_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_16_fu_2630_p2 = ((diff_16_fu_2624_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_17_fu_2702_p2 = ((diff_17_fu_2696_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_18_fu_2806_p2 = ((diff_18_fu_2798_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_19_fu_2872_p2 = ((diff_19_fu_2866_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_1_fu_1186_p2 = ((diff_1_fu_1180_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_20_fu_2948_p2 = ((diff_20_fu_2942_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_21_fu_3042_p2 = ((diff_21_fu_3034_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_22_fu_3108_p2 = ((diff_22_fu_3102_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_23_fu_3184_p2 = ((diff_23_fu_3178_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_24_fu_3356_p2 = ((diff_24_fu_3348_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_25_fu_3420_p2 = ((diff_25_fu_3414_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_26_fu_3492_p2 = ((diff_26_fu_3486_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_27_fu_3590_p2 = ((diff_27_fu_3582_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_28_fu_3656_p2 = ((diff_28_fu_3650_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_29_fu_3728_p2 = ((diff_29_fu_3722_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_2_fu_1280_p2 = ((diff_2_fu_1274_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_30_fu_3822_p2 = ((diff_30_fu_3814_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_31_fu_3888_p2 = ((diff_31_fu_3882_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_32_fu_3960_p2 = ((diff_32_fu_3954_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_33_fu_4064_p2 = ((diff_33_fu_4056_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_34_fu_4130_p2 = ((diff_34_fu_4124_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_35_fu_4206_p2 = ((diff_35_fu_4200_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_36_fu_4300_p2 = ((diff_36_fu_4292_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_37_fu_4366_p2 = ((diff_37_fu_4360_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_38_fu_4442_p2 = ((diff_38_fu_4436_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_39_fu_4614_p2 = ((diff_39_fu_4606_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_3_fu_1396_p2 = ((diff_3_fu_1388_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_40_fu_4678_p2 = ((diff_40_fu_4672_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_41_fu_4750_p2 = ((diff_41_fu_4744_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_42_fu_4848_p2 = ((diff_42_fu_4840_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_43_fu_4914_p2 = ((diff_43_fu_4908_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_44_fu_4986_p2 = ((diff_44_fu_4980_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_45_fu_5080_p2 = ((diff_45_fu_5072_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_46_fu_5146_p2 = ((diff_46_fu_5140_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_47_fu_5218_p2 = ((diff_47_fu_5212_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_48_fu_5322_p2 = ((diff_48_fu_5314_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_49_fu_5388_p2 = ((diff_49_fu_5382_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_4_fu_1480_p2 = ((diff_4_fu_1474_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_50_fu_5464_p2 = ((diff_50_fu_5458_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_51_fu_5558_p2 = ((diff_51_fu_5550_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_52_fu_5624_p2 = ((diff_52_fu_5618_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_53_fu_5700_p2 = ((diff_53_fu_5694_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_54_fu_5872_p2 = ((diff_54_fu_5864_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_55_fu_5936_p2 = ((diff_55_fu_5930_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_56_fu_6008_p2 = ((diff_56_fu_6002_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_57_fu_6106_p2 = ((diff_57_fu_6098_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_58_fu_6172_p2 = ((diff_58_fu_6166_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_59_fu_6244_p2 = ((diff_59_fu_6238_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_5_fu_1574_p2 = ((diff_5_fu_1568_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_60_fu_6338_p2 = ((diff_60_fu_6330_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_61_fu_6404_p2 = ((diff_61_fu_6398_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_62_fu_6476_p2 = ((diff_62_fu_6470_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_63_fu_6580_p2 = ((diff_63_fu_6572_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_64_fu_6646_p2 = ((diff_64_fu_6640_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_65_fu_6722_p2 = ((diff_65_fu_6716_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_66_fu_6816_p2 = ((diff_66_fu_6808_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_67_fu_6882_p2 = ((diff_67_fu_6876_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_68_fu_6958_p2 = ((diff_68_fu_6952_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_69_fu_7130_p2 = ((diff_69_fu_7122_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_6_fu_1686_p2 = ((diff_6_fu_1678_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_70_fu_7194_p2 = ((diff_70_fu_7188_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_71_fu_7266_p2 = ((diff_71_fu_7260_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_72_fu_7364_p2 = ((diff_72_fu_7356_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_73_fu_7430_p2 = ((diff_73_fu_7424_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_74_fu_7502_p2 = ((diff_74_fu_7496_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_75_fu_7596_p2 = ((diff_75_fu_7588_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_76_fu_7662_p2 = ((diff_76_fu_7656_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_77_fu_7734_p2 = ((diff_77_fu_7728_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_78_fu_7838_p2 = ((diff_78_fu_7830_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_79_fu_7904_p2 = ((diff_79_fu_7898_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_7_fu_1766_p2 = ((diff_7_fu_1760_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_80_fu_7980_p2 = ((diff_80_fu_7974_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_81_fu_8074_p2 = ((diff_81_fu_8066_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_82_fu_8140_p2 = ((diff_82_fu_8134_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_83_fu_8216_p2 = ((diff_83_fu_8210_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_84_fu_8388_p2 = ((diff_84_fu_8380_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_85_fu_8452_p2 = ((diff_85_fu_8446_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_86_fu_8524_p2 = ((diff_86_fu_8518_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_87_fu_8622_p2 = ((diff_87_fu_8614_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_88_fu_8688_p2 = ((diff_88_fu_8682_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_89_fu_8760_p2 = ((diff_89_fu_8754_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_8_fu_1856_p2 = ((diff_8_fu_1850_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_90_fu_8854_p2 = ((diff_90_fu_8846_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_91_fu_8920_p2 = ((diff_91_fu_8914_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_92_fu_8992_p2 = ((diff_92_fu_8986_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_93_fu_9096_p2 = ((diff_93_fu_9088_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_94_fu_9162_p2 = ((diff_94_fu_9156_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_95_fu_9238_p2 = ((diff_95_fu_9232_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_96_fu_9332_p2 = ((diff_96_fu_9324_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_97_fu_9398_p2 = ((diff_97_fu_9392_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_98_fu_9474_p2 = ((diff_98_fu_9468_p2 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_99_fu_9646_p2 = ((diff_99_fu_9638_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_9_fu_2060_p2 = ((diff_9_fu_2052_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln265_fu_1104_p2 = ((diff_fu_1092_p3 > zext_ln265_fu_1100_p1) ? 1'b1 : 1'b0);

assign icmp_ln285_1_fu_2026_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < seed_threshold) ? 1'b1 : 1'b0);

assign icmp_ln285_2_fu_3328_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < seed_threshold) ? 1'b1 : 1'b0);

assign icmp_ln285_3_fu_4586_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < seed_threshold) ? 1'b1 : 1'b0);

assign icmp_ln285_4_fu_5844_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < seed_threshold) ? 1'b1 : 1'b0);

assign icmp_ln285_5_fu_7102_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < seed_threshold) ? 1'b1 : 1'b0);

assign icmp_ln285_6_fu_8360_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < seed_threshold) ? 1'b1 : 1'b0);

assign icmp_ln285_7_fu_9618_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < seed_threshold) ? 1'b1 : 1'b0);

assign icmp_ln285_8_fu_10868_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31 < seed_threshold) ? 1'b1 : 1'b0);

assign icmp_ln285_9_fu_11762_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_29 < seed_threshold) ? 1'b1 : 1'b0);

assign icmp_ln285_fu_1042_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47 < seed_threshold) ? 1'b1 : 1'b0);

assign icmp_ln299_10_fu_6544_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_11_fu_6780_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_29 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_12_fu_7802_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_13_fu_8038_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_27 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_14_fu_9060_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_15_fu_9296_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_25 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_16_fu_10318_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_17_fu_10554_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_23 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_18_fu_13636_p2 = ((nearby_hit_cur_e_31_reg_16309 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_19_fu_11652_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_21 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_1_fu_1360_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_20_fu_14245_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_39 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_21_fu_14447_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_25 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_2_fu_1650_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_37 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_3_fu_2040_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_4_fu_2770_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_5_fu_3006_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_35 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_6_fu_4028_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_7_fu_4264_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_33 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_8_fu_5286_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_9_fu_5522_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_31 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_fu_1064_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_27 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln300_10_fu_3828_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_35) ? 1'b1 : 1'b0);

assign icmp_ln300_11_fu_4070_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41) ? 1'b1 : 1'b0);

assign icmp_ln300_12_fu_4306_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_33) ? 1'b1 : 1'b0);

assign icmp_ln300_13_fu_4620_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43) ? 1'b1 : 1'b0);

assign icmp_ln300_14_fu_4854_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_35) ? 1'b1 : 1'b0);

assign icmp_ln300_15_fu_5086_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_33) ? 1'b1 : 1'b0);

assign icmp_ln300_16_fu_5328_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39) ? 1'b1 : 1'b0);

assign icmp_ln300_17_fu_5564_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_31) ? 1'b1 : 1'b0);

assign icmp_ln300_18_fu_5878_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41) ? 1'b1 : 1'b0);

assign icmp_ln300_19_fu_6112_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_33) ? 1'b1 : 1'b0);

assign icmp_ln300_1_fu_1402_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45) ? 1'b1 : 1'b0);

assign icmp_ln300_20_fu_6344_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_31) ? 1'b1 : 1'b0);

assign icmp_ln300_21_fu_6586_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37) ? 1'b1 : 1'b0);

assign icmp_ln300_22_fu_6822_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_29) ? 1'b1 : 1'b0);

assign icmp_ln300_23_fu_7136_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39) ? 1'b1 : 1'b0);

assign icmp_ln300_24_fu_7370_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_31) ? 1'b1 : 1'b0);

assign icmp_ln300_25_fu_7602_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_29) ? 1'b1 : 1'b0);

assign icmp_ln300_26_fu_7844_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35) ? 1'b1 : 1'b0);

assign icmp_ln300_27_fu_8080_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_27) ? 1'b1 : 1'b0);

assign icmp_ln300_28_fu_8394_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37) ? 1'b1 : 1'b0);

assign icmp_ln300_29_fu_8628_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_29) ? 1'b1 : 1'b0);

assign icmp_ln300_2_fu_1692_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_37) ? 1'b1 : 1'b0);

assign icmp_ln300_30_fu_8860_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_27) ? 1'b1 : 1'b0);

assign icmp_ln300_31_fu_9102_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33) ? 1'b1 : 1'b0);

assign icmp_ln300_32_fu_9338_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_25) ? 1'b1 : 1'b0);

assign icmp_ln300_33_fu_9652_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35) ? 1'b1 : 1'b0);

assign icmp_ln300_34_fu_9886_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_27) ? 1'b1 : 1'b0);

assign icmp_ln300_35_fu_10118_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_25) ? 1'b1 : 1'b0);

assign icmp_ln300_36_fu_10360_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31) ? 1'b1 : 1'b0);

assign icmp_ln300_37_fu_10596_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_23) ? 1'b1 : 1'b0);

assign icmp_ln300_38_fu_10902_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33) ? 1'b1 : 1'b0);

assign icmp_ln300_39_fu_11136_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_25) ? 1'b1 : 1'b0);

assign icmp_ln300_3_fu_2066_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47) ? 1'b1 : 1'b0);

assign icmp_ln300_40_fu_11364_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_23) ? 1'b1 : 1'b0);

assign icmp_ln300_41_fu_13641_p2 = ((nearby_hit_cur_e_30_reg_16230 < nearby_hit_cur_e_31_reg_16309) ? 1'b1 : 1'b0);

assign icmp_ln300_42_fu_13819_p2 = ((nearby_hit_cur_e_30_reg_16230 < nearby_hit_cur_e_20_reg_16330) ? 1'b1 : 1'b0);

assign icmp_ln300_43_fu_11796_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_29 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31) ? 1'b1 : 1'b0);

assign icmp_ln300_44_fu_11986_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_29 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_23) ? 1'b1 : 1'b0);

assign icmp_ln300_45_fu_12214_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_29 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_21) ? 1'b1 : 1'b0);

assign icmp_ln300_46_fu_14251_p2 = ((nearby_hit_cur_e_31_reg_16309 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_39) ? 1'b1 : 1'b0);

assign icmp_ln300_47_fu_14453_p2 = ((nearby_hit_cur_e_31_reg_16309 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_25) ? 1'b1 : 1'b0);

assign icmp_ln300_4_fu_2338_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_27) ? 1'b1 : 1'b0);

assign icmp_ln300_5_fu_2570_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_37) ? 1'b1 : 1'b0);

assign icmp_ln300_6_fu_2812_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43) ? 1'b1 : 1'b0);

assign icmp_ln300_7_fu_3048_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_35) ? 1'b1 : 1'b0);

assign icmp_ln300_8_fu_3362_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45) ? 1'b1 : 1'b0);

assign icmp_ln300_9_fu_3596_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_37) ? 1'b1 : 1'b0);

assign icmp_ln300_fu_1110_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_27) ? 1'b1 : 1'b0);

assign icmp_ln306_10_fu_6630_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_21 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_11_fu_6866_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_9 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_12_fu_7888_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_19 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_13_fu_8124_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_7 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_14_fu_9146_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_17 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_15_fu_9382_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_5 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_16_fu_10404_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_15 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_17_fu_10640_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_3 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_18_fu_13697_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_13 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_19_fu_13861_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_1 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_1_fu_1464_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_11 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_20_fu_14312_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_19 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_21_fu_14514_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_8 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_2_fu_1750_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_17 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_3_fu_2124_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_23 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_4_fu_2856_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_5 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_5_fu_3092_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_15 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_6_fu_4114_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_3 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_7_fu_4350_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_13 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_8_fu_5372_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_1 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_9_fu_5608_p2 = ((p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_11 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_fu_1170_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_10 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_10_fu_3894_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_15) ? 1'b1 : 1'b0);

assign icmp_ln307_11_fu_4136_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_3) ? 1'b1 : 1'b0);

assign icmp_ln307_12_fu_4372_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_13) ? 1'b1 : 1'b0);

assign icmp_ln307_13_fu_4684_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_5) ? 1'b1 : 1'b0);

assign icmp_ln307_14_fu_4920_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_15) ? 1'b1 : 1'b0);

assign icmp_ln307_15_fu_5152_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_13) ? 1'b1 : 1'b0);

assign icmp_ln307_16_fu_5394_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_1) ? 1'b1 : 1'b0);

assign icmp_ln307_17_fu_5630_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_11) ? 1'b1 : 1'b0);

assign icmp_ln307_18_fu_5942_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_3) ? 1'b1 : 1'b0);

assign icmp_ln307_19_fu_6178_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_13) ? 1'b1 : 1'b0);

assign icmp_ln307_1_fu_1486_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_11) ? 1'b1 : 1'b0);

assign icmp_ln307_20_fu_6410_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_11) ? 1'b1 : 1'b0);

assign icmp_ln307_21_fu_6652_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_21) ? 1'b1 : 1'b0);

assign icmp_ln307_22_fu_6888_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_9) ? 1'b1 : 1'b0);

assign icmp_ln307_23_fu_7200_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_1) ? 1'b1 : 1'b0);

assign icmp_ln307_24_fu_7436_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_11) ? 1'b1 : 1'b0);

assign icmp_ln307_25_fu_7668_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_9) ? 1'b1 : 1'b0);

assign icmp_ln307_26_fu_7910_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_19) ? 1'b1 : 1'b0);

assign icmp_ln307_27_fu_8146_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_7) ? 1'b1 : 1'b0);

assign icmp_ln307_28_fu_8458_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_21) ? 1'b1 : 1'b0);

assign icmp_ln307_29_fu_8694_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_9) ? 1'b1 : 1'b0);

assign icmp_ln307_2_fu_1772_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_17) ? 1'b1 : 1'b0);

assign icmp_ln307_30_fu_8926_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_7) ? 1'b1 : 1'b0);

assign icmp_ln307_31_fu_9168_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_17) ? 1'b1 : 1'b0);

assign icmp_ln307_32_fu_9404_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_5) ? 1'b1 : 1'b0);

assign icmp_ln307_33_fu_9716_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_19) ? 1'b1 : 1'b0);

assign icmp_ln307_34_fu_9952_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_7) ? 1'b1 : 1'b0);

assign icmp_ln307_35_fu_10184_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_5) ? 1'b1 : 1'b0);

assign icmp_ln307_36_fu_10426_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_15) ? 1'b1 : 1'b0);

assign icmp_ln307_37_fu_10662_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_3) ? 1'b1 : 1'b0);

assign icmp_ln307_38_fu_10966_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_17) ? 1'b1 : 1'b0);

assign icmp_ln307_39_fu_11202_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_5) ? 1'b1 : 1'b0);

assign icmp_ln307_3_fu_2146_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_23) ? 1'b1 : 1'b0);

assign icmp_ln307_40_fu_11430_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_3) ? 1'b1 : 1'b0);

assign icmp_ln307_41_fu_13703_p2 = ((nearby_hit_cur_e_30_reg_16230 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_13) ? 1'b1 : 1'b0);

assign icmp_ln307_42_fu_13867_p2 = ((nearby_hit_cur_e_30_reg_16230 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_1) ? 1'b1 : 1'b0);

assign icmp_ln307_43_fu_11850_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_29 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_15) ? 1'b1 : 1'b0);

assign icmp_ln307_44_fu_12052_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_29 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_3) ? 1'b1 : 1'b0);

assign icmp_ln307_45_fu_14132_p2 = ((nearby_hit_cur_e_31_reg_16309 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_1) ? 1'b1 : 1'b0);

assign icmp_ln307_46_fu_14318_p2 = ((nearby_hit_cur_e_31_reg_16309 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_19) ? 1'b1 : 1'b0);

assign icmp_ln307_47_fu_14520_p2 = ((nearby_hit_cur_e_31_reg_16309 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_8) ? 1'b1 : 1'b0);

assign icmp_ln307_4_fu_2404_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_10) ? 1'b1 : 1'b0);

assign icmp_ln307_5_fu_2636_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_17) ? 1'b1 : 1'b0);

assign icmp_ln307_6_fu_2878_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_5) ? 1'b1 : 1'b0);

assign icmp_ln307_7_fu_3114_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_15) ? 1'b1 : 1'b0);

assign icmp_ln307_8_fu_3426_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_11) ? 1'b1 : 1'b0);

assign icmp_ln307_9_fu_3662_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_17) ? 1'b1 : 1'b0);

assign icmp_ln307_fu_1192_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47 < hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_10) ? 1'b1 : 1'b0);

assign icmp_ln313_10_fu_6702_p2 = ((vxs_hits_e_26_fu_638_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_11_fu_6938_p2 = ((vxs_hits_e_37_fu_858_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_12_fu_7960_p2 = ((vxs_hits_e_27_fu_658_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_13_fu_8196_p2 = ((vxs_hits_e_38_fu_878_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_14_fu_9218_p2 = ((vxs_hits_e_28_fu_678_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_15_fu_9454_p2 = ((vxs_hits_e_39_fu_898_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_16_fu_10476_p2 = ((vxs_hits_e_29_fu_698_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_17_fu_10712_p2 = ((vxs_hits_e_40_fu_918_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_18_fu_11620_p2 = ((vxs_hits_e_30_fu_718_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_19_fu_13928_p2 = ((vxs_hits_e_41_reg_15719 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_1_fu_1554_p2 = ((vxs_hits_e_22_fu_558_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_20_fu_14380_p2 = ((vxs_hits_e_31_reg_15711 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_21_fu_14582_p2 = ((vxs_hits_e_42_reg_15727 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_2_fu_1836_p2 = ((vxs_hits_e_33_fu_778_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_3_fu_2210_p2 = ((vxs_hits_e_fu_544_p1 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_4_fu_2928_p2 = ((vxs_hits_e_23_fu_578_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_5_fu_3164_p2 = ((vxs_hits_e_34_fu_798_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_6_fu_4186_p2 = ((vxs_hits_e_24_fu_598_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_7_fu_4422_p2 = ((vxs_hits_e_35_fu_818_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_8_fu_5444_p2 = ((vxs_hits_e_25_fu_618_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_9_fu_5680_p2 = ((vxs_hits_e_36_fu_838_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_1260_p2 = ((vxs_hits_e_32_fu_758_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln314_10_fu_4756_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < vxs_hits_e_23_fu_578_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_11_fu_4992_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < vxs_hits_e_34_fu_798_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_12_fu_5224_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < vxs_hits_e_35_fu_818_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_13_fu_5470_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < vxs_hits_e_25_fu_618_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_14_fu_6014_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < vxs_hits_e_24_fu_598_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_15_fu_6250_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < vxs_hits_e_35_fu_818_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_16_fu_6482_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < vxs_hits_e_36_fu_838_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_17_fu_6728_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < vxs_hits_e_26_fu_638_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_18_fu_7272_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < vxs_hits_e_25_fu_618_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_19_fu_7508_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < vxs_hits_e_36_fu_838_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_1_fu_1580_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47 < vxs_hits_e_22_fu_558_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_20_fu_7740_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < vxs_hits_e_37_fu_858_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_21_fu_7986_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < vxs_hits_e_27_fu_658_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_22_fu_8530_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < vxs_hits_e_26_fu_638_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_23_fu_8766_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < vxs_hits_e_37_fu_858_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_24_fu_8998_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < vxs_hits_e_38_fu_878_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_25_fu_9244_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < vxs_hits_e_28_fu_678_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_26_fu_9788_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < vxs_hits_e_27_fu_658_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_27_fu_10024_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < vxs_hits_e_38_fu_878_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_28_fu_10256_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < vxs_hits_e_39_fu_898_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_29_fu_10502_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < vxs_hits_e_29_fu_698_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_2_fu_2236_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < vxs_hits_e_fu_544_p1) ? 1'b1 : 1'b0);

assign icmp_ln314_30_fu_11038_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31 < vxs_hits_e_28_fu_678_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_31_fu_11274_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31 < vxs_hits_e_39_fu_898_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_32_fu_11502_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31 < vxs_hits_e_40_fu_918_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_33_fu_13765_p2 = ((nearby_hit_cur_e_30_reg_16230 < vxs_hits_e_30_reg_15705) ? 1'b1 : 1'b0);

assign icmp_ln314_34_fu_11906_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_29 < vxs_hits_e_29_fu_698_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_35_fu_12124_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_29 < vxs_hits_e_40_fu_918_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_36_fu_14186_p2 = ((nearby_hit_cur_e_31_reg_16309 < vxs_hits_e_41_reg_15719) ? 1'b1 : 1'b0);

assign icmp_ln314_37_fu_14385_p2 = ((nearby_hit_cur_e_31_reg_16309 < vxs_hits_e_31_reg_15711) ? 1'b1 : 1'b0);

assign icmp_ln314_3_fu_2476_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < vxs_hits_e_32_fu_758_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_4_fu_2708_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < vxs_hits_e_33_fu_778_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_5_fu_2954_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < vxs_hits_e_23_fu_578_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_6_fu_3498_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < vxs_hits_e_22_fu_558_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_7_fu_3734_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < vxs_hits_e_33_fu_778_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_8_fu_3966_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < vxs_hits_e_34_fu_798_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_9_fu_4212_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < vxs_hits_e_24_fu_598_p4) ? 1'b1 : 1'b0);

assign icmp_ln314_fu_1286_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47 < vxs_hits_e_32_fu_758_p4) ? 1'b1 : 1'b0);

assign newt_1_fu_15387_p3 = ((icmp_ln191_fu_15357_p2[0:0] == 1'b1) ? newt_fu_15379_p3 : allc_t_1_fu_13006_p3);

assign newt_2_fu_15433_p3 = ((icmp_ln196_1_fu_15427_p2[0:0] == 1'b1) ? allc_t_3_fu_13208_p3 : select_ln191_1_fu_15414_p3);

assign newt_3_fu_15441_p3 = ((icmp_ln191_2_fu_15409_p2[0:0] == 1'b1) ? newt_2_fu_15433_p3 : allc_t_3_fu_13208_p3);

assign newt_4_fu_15487_p3 = ((icmp_ln196_2_fu_15481_p2[0:0] == 1'b1) ? allc_t_5_fu_13410_p3 : select_ln191_2_fu_15468_p3);

assign newt_5_fu_15495_p3 = ((icmp_ln191_4_fu_15463_p2[0:0] == 1'b1) ? newt_4_fu_15487_p3 : allc_t_5_fu_13410_p3);

assign newt_6_fu_15541_p3 = ((icmp_ln196_3_fu_15535_p2[0:0] == 1'b1) ? allc_t_7_fu_13612_p3 : select_ln191_3_fu_15522_p3);

assign newt_7_fu_15549_p3 = ((icmp_ln191_6_fu_15517_p2[0:0] == 1'b1) ? newt_6_fu_15541_p3 : allc_t_7_fu_13612_p3);

assign newt_8_fu_15595_p3 = ((icmp_ln196_4_fu_15589_p2[0:0] == 1'b1) ? allc_t_9_fu_14710_p3 : select_ln191_4_fu_15576_p3);

assign newt_9_fu_15603_p3 = ((icmp_ln191_8_fu_15571_p2[0:0] == 1'b1) ? newt_8_fu_15595_p3 : allc_t_9_fu_14710_p3);

assign newt_fu_15379_p3 = ((icmp_ln196_fu_15373_p2[0:0] == 1'b1) ? allc_t_1_fu_13006_p3 : select_ln191_fu_15361_p3);

assign nhits_100_fu_4328_p2 = (or_ln265_73_fu_4322_p2 ^ 1'd1);

assign nhits_101_fu_4384_p3 = ((or_ln265_73_fu_4322_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_102_fu_4402_p3 = ((or_ln265_75_fu_4396_p2[0:0] == 1'b1) ? zext_ln265_15_fu_4334_p1 : nhits_101_fu_4384_p3);

assign nhits_103_fu_4416_p2 = (or_ln265_76_fu_4410_p2 & nhits_99_fu_4344_p2);

assign nhits_104_fu_4448_p2 = (nhits_102_fu_4402_p3 + 2'd1);

assign nhits_105_fu_4476_p3 = ((or_ln265_77_fu_4470_p2[0:0] == 1'b1) ? nhits_102_fu_4402_p3 : nhits_104_fu_4448_p2);

assign nhits_106_fu_4494_p2 = (or_ln265_78_fu_4488_p2 & nhits_103_fu_4416_p2);

assign nhits_107_fu_4626_p2 = (icmp_ln300_13_fu_4620_p2 ^ 1'd1);

assign nhits_108_fu_4654_p2 = (or_ln265_79_fu_4638_p2 | nhits_107_fu_4626_p2);

assign nhits_109_fu_4644_p2 = (or_ln265_79_fu_4638_p2 ^ 1'd1);

assign nhits_10_fu_1434_p2 = (or_ln265_6_fu_1428_p2 ^ 1'd1);

assign nhits_110_fu_4696_p3 = ((or_ln265_79_fu_4638_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_111_fu_4716_p3 = ((or_ln265_81_fu_4710_p2[0:0] == 1'b1) ? zext_ln265_17_fu_4650_p1 : nhits_110_fu_4696_p3);

assign nhits_112_fu_4730_p2 = (or_ln265_82_fu_4724_p2 & nhits_108_fu_4654_p2);

assign nhits_113_fu_4768_p2 = (nhits_111_fu_4716_p3 + 2'd1);

assign nhits_114_fu_4786_p3 = ((or_ln265_83_fu_4780_p2[0:0] == 1'b1) ? nhits_111_fu_4716_p3 : nhits_113_fu_4768_p2);

assign nhits_115_fu_4804_p2 = (or_ln265_84_fu_4798_p2 & nhits_112_fu_4730_p2);

assign nhits_116_fu_4894_p2 = (or_ln265_86_fu_4888_p2 & nhits_115_fu_4804_p2);

assign nhits_117_fu_4878_p2 = (or_ln265_85_fu_4872_p2 ^ 1'd1);

assign nhits_118_fu_4932_p3 = ((or_ln265_85_fu_4872_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_119_fu_4952_p3 = ((or_ln265_87_fu_4946_p2[0:0] == 1'b1) ? zext_ln265_18_fu_4884_p1 : nhits_118_fu_4932_p3);

assign nhits_11_fu_1498_p3 = ((or_ln265_6_fu_1428_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_120_fu_4966_p2 = (or_ln265_88_fu_4960_p2 & nhits_116_fu_4894_p2);

assign nhits_121_fu_5004_p2 = (nhits_119_fu_4952_p3 + 2'd1);

assign nhits_122_fu_5022_p3 = ((or_ln265_89_fu_5016_p2[0:0] == 1'b1) ? nhits_119_fu_4952_p3 : nhits_121_fu_5004_p2);

assign nhits_123_fu_5040_p2 = (or_ln265_90_fu_5034_p2 & nhits_120_fu_4966_p2);

assign nhits_124_fu_5126_p2 = (or_ln265_92_fu_5120_p2 & nhits_123_fu_5040_p2);

assign nhits_125_fu_5110_p2 = (or_ln265_91_fu_5104_p2 ^ 1'd1);

assign nhits_126_fu_5164_p3 = ((or_ln265_91_fu_5104_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_127_fu_5184_p3 = ((or_ln265_93_fu_5178_p2[0:0] == 1'b1) ? zext_ln265_19_fu_5116_p1 : nhits_126_fu_5164_p3);

assign nhits_128_fu_5198_p2 = (or_ln265_94_fu_5192_p2 & nhits_124_fu_5126_p2);

assign nhits_129_fu_5236_p2 = (nhits_127_fu_5184_p3 + 2'd1);

assign nhits_12_fu_1526_p3 = ((or_ln265_8_fu_1520_p2[0:0] == 1'b1) ? zext_ln265_2_fu_1440_p1 : nhits_11_fu_1498_p3);

assign nhits_130_fu_5254_p3 = ((or_ln265_95_fu_5248_p2[0:0] == 1'b1) ? nhits_127_fu_5184_p3 : nhits_129_fu_5236_p2);

assign nhits_131_fu_5272_p2 = (or_ln265_96_fu_5266_p2 & nhits_128_fu_5198_p2);

assign nhits_132_fu_5366_p2 = (or_ln265_98_fu_5360_p2 & nhits_131_fu_5272_p2);

assign nhits_133_fu_5350_p2 = (or_ln265_97_fu_5344_p2 ^ 1'd1);

assign nhits_134_fu_5406_p3 = ((or_ln265_97_fu_5344_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_135_fu_5424_p3 = ((or_ln265_99_fu_5418_p2[0:0] == 1'b1) ? zext_ln265_20_fu_5356_p1 : nhits_134_fu_5406_p3);

assign nhits_136_fu_5438_p2 = (or_ln265_100_fu_5432_p2 & nhits_132_fu_5366_p2);

assign nhits_137_fu_5482_p2 = (nhits_135_fu_5424_p3 + 2'd1);

assign nhits_138_fu_5498_p3 = ((or_ln265_101_fu_5492_p2[0:0] == 1'b1) ? nhits_135_fu_5424_p3 : nhits_137_fu_5482_p2);

assign nhits_139_fu_5516_p2 = (or_ln265_102_fu_5510_p2 & nhits_136_fu_5438_p2);

assign nhits_13_fu_1540_p2 = (or_ln265_9_fu_1534_p2 & nhits_9_fu_1450_p2);

assign nhits_140_fu_5602_p2 = (or_ln265_104_fu_5596_p2 & nhits_139_fu_5516_p2);

assign nhits_141_fu_5586_p2 = (or_ln265_103_fu_5580_p2 ^ 1'd1);

assign nhits_142_fu_5642_p3 = ((or_ln265_103_fu_5580_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_143_fu_5660_p3 = ((or_ln265_105_fu_5654_p2[0:0] == 1'b1) ? zext_ln265_21_fu_5592_p1 : nhits_142_fu_5642_p3);

assign nhits_144_fu_5674_p2 = (or_ln265_106_fu_5668_p2 & nhits_140_fu_5602_p2);

assign nhits_145_fu_5706_p2 = (nhits_143_fu_5660_p3 + 2'd1);

assign nhits_146_fu_5734_p3 = ((or_ln265_107_fu_5728_p2[0:0] == 1'b1) ? nhits_143_fu_5660_p3 : nhits_145_fu_5706_p2);

assign nhits_147_fu_5752_p2 = (or_ln265_108_fu_5746_p2 & nhits_144_fu_5674_p2);

assign nhits_148_fu_5884_p2 = (icmp_ln300_18_fu_5878_p2 ^ 1'd1);

assign nhits_149_fu_5912_p2 = (or_ln265_109_fu_5896_p2 | nhits_148_fu_5884_p2);

assign nhits_14_fu_1592_p2 = (nhits_12_fu_1526_p3 + 2'd1);

assign nhits_150_fu_5902_p2 = (or_ln265_109_fu_5896_p2 ^ 1'd1);

assign nhits_151_fu_5954_p3 = ((or_ln265_109_fu_5896_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_152_fu_5974_p3 = ((or_ln265_111_fu_5968_p2[0:0] == 1'b1) ? zext_ln265_23_fu_5908_p1 : nhits_151_fu_5954_p3);

assign nhits_153_fu_5988_p2 = (or_ln265_112_fu_5982_p2 & nhits_149_fu_5912_p2);

assign nhits_154_fu_6026_p2 = (nhits_152_fu_5974_p3 + 2'd1);

assign nhits_155_fu_6044_p3 = ((or_ln265_113_fu_6038_p2[0:0] == 1'b1) ? nhits_152_fu_5974_p3 : nhits_154_fu_6026_p2);

assign nhits_156_fu_6062_p2 = (or_ln265_114_fu_6056_p2 & nhits_153_fu_5988_p2);

assign nhits_157_fu_6152_p2 = (or_ln265_116_fu_6146_p2 & nhits_156_fu_6062_p2);

assign nhits_158_fu_6136_p2 = (or_ln265_115_fu_6130_p2 ^ 1'd1);

assign nhits_159_fu_6190_p3 = ((or_ln265_115_fu_6130_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_15_fu_1618_p3 = ((or_ln265_10_fu_1612_p2[0:0] == 1'b1) ? nhits_12_fu_1526_p3 : nhits_14_fu_1592_p2);

assign nhits_160_fu_6210_p3 = ((or_ln265_117_fu_6204_p2[0:0] == 1'b1) ? zext_ln265_24_fu_6142_p1 : nhits_159_fu_6190_p3);

assign nhits_161_fu_6224_p2 = (or_ln265_118_fu_6218_p2 & nhits_157_fu_6152_p2);

assign nhits_162_fu_6262_p2 = (nhits_160_fu_6210_p3 + 2'd1);

assign nhits_163_fu_6280_p3 = ((or_ln265_119_fu_6274_p2[0:0] == 1'b1) ? nhits_160_fu_6210_p3 : nhits_162_fu_6262_p2);

assign nhits_164_fu_6298_p2 = (or_ln265_120_fu_6292_p2 & nhits_161_fu_6224_p2);

assign nhits_165_fu_6384_p2 = (or_ln265_122_fu_6378_p2 & nhits_164_fu_6298_p2);

assign nhits_166_fu_6368_p2 = (or_ln265_121_fu_6362_p2 ^ 1'd1);

assign nhits_167_fu_6422_p3 = ((or_ln265_121_fu_6362_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_168_fu_6442_p3 = ((or_ln265_123_fu_6436_p2[0:0] == 1'b1) ? zext_ln265_25_fu_6374_p1 : nhits_167_fu_6422_p3);

assign nhits_169_fu_6456_p2 = (or_ln265_124_fu_6450_p2 & nhits_165_fu_6384_p2);

assign nhits_16_fu_1636_p2 = (or_ln265_11_fu_1630_p2 & nhits_13_fu_1540_p2);

assign nhits_170_fu_6494_p2 = (nhits_168_fu_6442_p3 + 2'd1);

assign nhits_171_fu_6512_p3 = ((or_ln265_125_fu_6506_p2[0:0] == 1'b1) ? nhits_168_fu_6442_p3 : nhits_170_fu_6494_p2);

assign nhits_172_fu_6530_p2 = (or_ln265_126_fu_6524_p2 & nhits_169_fu_6456_p2);

assign nhits_173_fu_6624_p2 = (or_ln265_128_fu_6618_p2 & nhits_172_fu_6530_p2);

assign nhits_174_fu_6608_p2 = (or_ln265_127_fu_6602_p2 ^ 1'd1);

assign nhits_175_fu_6664_p3 = ((or_ln265_127_fu_6602_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_176_fu_6682_p3 = ((or_ln265_129_fu_6676_p2[0:0] == 1'b1) ? zext_ln265_26_fu_6614_p1 : nhits_175_fu_6664_p3);

assign nhits_177_fu_6696_p2 = (or_ln265_130_fu_6690_p2 & nhits_173_fu_6624_p2);

assign nhits_178_fu_6740_p2 = (nhits_176_fu_6682_p3 + 2'd1);

assign nhits_179_fu_6756_p3 = ((or_ln265_131_fu_6750_p2[0:0] == 1'b1) ? nhits_176_fu_6682_p3 : nhits_178_fu_6740_p2);

assign nhits_17_fu_1736_p2 = (or_ln265_13_fu_1730_p2 & nhits_16_fu_1636_p2);

assign nhits_180_fu_6774_p2 = (or_ln265_132_fu_6768_p2 & nhits_177_fu_6696_p2);

assign nhits_181_fu_6860_p2 = (or_ln265_134_fu_6854_p2 & nhits_180_fu_6774_p2);

assign nhits_182_fu_6844_p2 = (or_ln265_133_fu_6838_p2 ^ 1'd1);

assign nhits_183_fu_6900_p3 = ((or_ln265_133_fu_6838_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_184_fu_6918_p3 = ((or_ln265_135_fu_6912_p2[0:0] == 1'b1) ? zext_ln265_27_fu_6850_p1 : nhits_183_fu_6900_p3);

assign nhits_185_fu_6932_p2 = (or_ln265_136_fu_6926_p2 & nhits_181_fu_6860_p2);

assign nhits_186_fu_6964_p2 = (nhits_184_fu_6918_p3 + 2'd1);

assign nhits_187_fu_6992_p3 = ((or_ln265_137_fu_6986_p2[0:0] == 1'b1) ? nhits_184_fu_6918_p3 : nhits_186_fu_6964_p2);

assign nhits_188_fu_7010_p2 = (or_ln265_138_fu_7004_p2 & nhits_185_fu_6932_p2);

assign nhits_189_fu_7142_p2 = (icmp_ln300_23_fu_7136_p2 ^ 1'd1);

assign nhits_18_fu_1720_p2 = (or_ln265_12_fu_1714_p2 ^ 1'd1);

assign nhits_190_fu_7170_p2 = (or_ln265_139_fu_7154_p2 | nhits_189_fu_7142_p2);

assign nhits_191_fu_7160_p2 = (or_ln265_139_fu_7154_p2 ^ 1'd1);

assign nhits_192_fu_7212_p3 = ((or_ln265_139_fu_7154_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_193_fu_7232_p3 = ((or_ln265_141_fu_7226_p2[0:0] == 1'b1) ? zext_ln265_29_fu_7166_p1 : nhits_192_fu_7212_p3);

assign nhits_194_fu_7246_p2 = (or_ln265_142_fu_7240_p2 & nhits_190_fu_7170_p2);

assign nhits_195_fu_7284_p2 = (nhits_193_fu_7232_p3 + 2'd1);

assign nhits_196_fu_7302_p3 = ((or_ln265_143_fu_7296_p2[0:0] == 1'b1) ? nhits_193_fu_7232_p3 : nhits_195_fu_7284_p2);

assign nhits_197_fu_7320_p2 = (or_ln265_144_fu_7314_p2 & nhits_194_fu_7246_p2);

assign nhits_198_fu_7410_p2 = (or_ln265_146_fu_7404_p2 & nhits_197_fu_7320_p2);

assign nhits_199_fu_7394_p2 = (or_ln265_145_fu_7388_p2 ^ 1'd1);

assign nhits_19_fu_1784_p3 = ((or_ln265_12_fu_1714_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_1_fu_1152_p2 = (or_ln265_fu_1136_p2 | nhits_fu_1116_p2);

assign nhits_200_fu_7448_p3 = ((or_ln265_145_fu_7388_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_201_fu_7468_p3 = ((or_ln265_147_fu_7462_p2[0:0] == 1'b1) ? zext_ln265_30_fu_7400_p1 : nhits_200_fu_7448_p3);

assign nhits_202_fu_7482_p2 = (or_ln265_148_fu_7476_p2 & nhits_198_fu_7410_p2);

assign nhits_203_fu_7520_p2 = (nhits_201_fu_7468_p3 + 2'd1);

assign nhits_204_fu_7538_p3 = ((or_ln265_149_fu_7532_p2[0:0] == 1'b1) ? nhits_201_fu_7468_p3 : nhits_203_fu_7520_p2);

assign nhits_205_fu_7556_p2 = (or_ln265_150_fu_7550_p2 & nhits_202_fu_7482_p2);

assign nhits_206_fu_7642_p2 = (or_ln265_152_fu_7636_p2 & nhits_205_fu_7556_p2);

assign nhits_207_fu_7626_p2 = (or_ln265_151_fu_7620_p2 ^ 1'd1);

assign nhits_208_fu_7680_p3 = ((or_ln265_151_fu_7620_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_209_fu_7700_p3 = ((or_ln265_153_fu_7694_p2[0:0] == 1'b1) ? zext_ln265_31_fu_7632_p1 : nhits_208_fu_7680_p3);

assign nhits_20_fu_1808_p3 = ((or_ln265_14_fu_1802_p2[0:0] == 1'b1) ? zext_ln265_3_fu_1726_p1 : nhits_19_fu_1784_p3);

assign nhits_210_fu_7714_p2 = (or_ln265_154_fu_7708_p2 & nhits_206_fu_7642_p2);

assign nhits_211_fu_7752_p2 = (nhits_209_fu_7700_p3 + 2'd1);

assign nhits_212_fu_7770_p3 = ((or_ln265_155_fu_7764_p2[0:0] == 1'b1) ? nhits_209_fu_7700_p3 : nhits_211_fu_7752_p2);

assign nhits_213_fu_7788_p2 = (or_ln265_156_fu_7782_p2 & nhits_210_fu_7714_p2);

assign nhits_214_fu_7882_p2 = (or_ln265_158_fu_7876_p2 & nhits_213_fu_7788_p2);

assign nhits_215_fu_7866_p2 = (or_ln265_157_fu_7860_p2 ^ 1'd1);

assign nhits_216_fu_7922_p3 = ((or_ln265_157_fu_7860_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_217_fu_7940_p3 = ((or_ln265_159_fu_7934_p2[0:0] == 1'b1) ? zext_ln265_32_fu_7872_p1 : nhits_216_fu_7922_p3);

assign nhits_218_fu_7954_p2 = (or_ln265_160_fu_7948_p2 & nhits_214_fu_7882_p2);

assign nhits_219_fu_7998_p2 = (nhits_217_fu_7940_p3 + 2'd1);

assign nhits_21_fu_1822_p2 = (or_ln265_15_fu_1816_p2 & nhits_17_fu_1736_p2);

assign nhits_220_fu_8014_p3 = ((or_ln265_161_fu_8008_p2[0:0] == 1'b1) ? nhits_217_fu_7940_p3 : nhits_219_fu_7998_p2);

assign nhits_221_fu_8032_p2 = (or_ln265_162_fu_8026_p2 & nhits_218_fu_7954_p2);

assign nhits_222_fu_8118_p2 = (or_ln265_164_fu_8112_p2 & nhits_221_fu_8032_p2);

assign nhits_223_fu_8102_p2 = (or_ln265_163_fu_8096_p2 ^ 1'd1);

assign nhits_224_fu_8158_p3 = ((or_ln265_163_fu_8096_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_225_fu_8176_p3 = ((or_ln265_165_fu_8170_p2[0:0] == 1'b1) ? zext_ln265_33_fu_8108_p1 : nhits_224_fu_8158_p3);

assign nhits_226_fu_8190_p2 = (or_ln265_166_fu_8184_p2 & nhits_222_fu_8118_p2);

assign nhits_227_fu_8222_p2 = (nhits_225_fu_8176_p3 + 2'd1);

assign nhits_228_fu_8250_p3 = ((or_ln265_167_fu_8244_p2[0:0] == 1'b1) ? nhits_225_fu_8176_p3 : nhits_227_fu_8222_p2);

assign nhits_229_fu_8268_p2 = (or_ln265_168_fu_8262_p2 & nhits_226_fu_8190_p2);

assign nhits_22_fu_1862_p2 = (nhits_20_fu_1808_p3 + 2'd1);

assign nhits_230_fu_8400_p2 = (icmp_ln300_28_fu_8394_p2 ^ 1'd1);

assign nhits_231_fu_8428_p2 = (or_ln265_169_fu_8412_p2 | nhits_230_fu_8400_p2);

assign nhits_232_fu_8418_p2 = (or_ln265_169_fu_8412_p2 ^ 1'd1);

assign nhits_233_fu_8470_p3 = ((or_ln265_169_fu_8412_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_234_fu_8490_p3 = ((or_ln265_171_fu_8484_p2[0:0] == 1'b1) ? zext_ln265_35_fu_8424_p1 : nhits_233_fu_8470_p3);

assign nhits_235_fu_8504_p2 = (or_ln265_172_fu_8498_p2 & nhits_231_fu_8428_p2);

assign nhits_236_fu_8542_p2 = (nhits_234_fu_8490_p3 + 2'd1);

assign nhits_237_fu_8560_p3 = ((or_ln265_173_fu_8554_p2[0:0] == 1'b1) ? nhits_234_fu_8490_p3 : nhits_236_fu_8542_p2);

assign nhits_238_fu_8578_p2 = (or_ln265_174_fu_8572_p2 & nhits_235_fu_8504_p2);

assign nhits_239_fu_8668_p2 = (or_ln265_176_fu_8662_p2 & nhits_238_fu_8578_p2);

assign nhits_23_fu_1896_p3 = ((or_ln265_16_fu_1890_p2[0:0] == 1'b1) ? nhits_20_fu_1808_p3 : nhits_22_fu_1862_p2);

assign nhits_240_fu_8652_p2 = (or_ln265_175_fu_8646_p2 ^ 1'd1);

assign nhits_241_fu_8706_p3 = ((or_ln265_175_fu_8646_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_242_fu_8726_p3 = ((or_ln265_177_fu_8720_p2[0:0] == 1'b1) ? zext_ln265_36_fu_8658_p1 : nhits_241_fu_8706_p3);

assign nhits_243_fu_8740_p2 = (or_ln265_178_fu_8734_p2 & nhits_239_fu_8668_p2);

assign nhits_244_fu_8778_p2 = (nhits_242_fu_8726_p3 + 2'd1);

assign nhits_245_fu_8796_p3 = ((or_ln265_179_fu_8790_p2[0:0] == 1'b1) ? nhits_242_fu_8726_p3 : nhits_244_fu_8778_p2);

assign nhits_246_fu_8814_p2 = (or_ln265_180_fu_8808_p2 & nhits_243_fu_8740_p2);

assign nhits_247_fu_8900_p2 = (or_ln265_182_fu_8894_p2 & nhits_246_fu_8814_p2);

assign nhits_248_fu_8884_p2 = (or_ln265_181_fu_8878_p2 ^ 1'd1);

assign nhits_249_fu_8938_p3 = ((or_ln265_181_fu_8878_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_24_fu_1914_p2 = (or_ln265_17_fu_1908_p2 & nhits_21_fu_1822_p2);

assign nhits_250_fu_8958_p3 = ((or_ln265_183_fu_8952_p2[0:0] == 1'b1) ? zext_ln265_37_fu_8890_p1 : nhits_249_fu_8938_p3);

assign nhits_251_fu_8972_p2 = (or_ln265_184_fu_8966_p2 & nhits_247_fu_8900_p2);

assign nhits_252_fu_9010_p2 = (nhits_250_fu_8958_p3 + 2'd1);

assign nhits_253_fu_9028_p3 = ((or_ln265_185_fu_9022_p2[0:0] == 1'b1) ? nhits_250_fu_8958_p3 : nhits_252_fu_9010_p2);

assign nhits_254_fu_9046_p2 = (or_ln265_186_fu_9040_p2 & nhits_251_fu_8972_p2);

assign nhits_255_fu_9140_p2 = (or_ln265_188_fu_9134_p2 & nhits_254_fu_9046_p2);

assign nhits_256_fu_9124_p2 = (or_ln265_187_fu_9118_p2 ^ 1'd1);

assign nhits_257_fu_9180_p3 = ((or_ln265_187_fu_9118_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_258_fu_9198_p3 = ((or_ln265_189_fu_9192_p2[0:0] == 1'b1) ? zext_ln265_38_fu_9130_p1 : nhits_257_fu_9180_p3);

assign nhits_259_fu_9212_p2 = (or_ln265_190_fu_9206_p2 & nhits_255_fu_9140_p2);

assign nhits_25_fu_2072_p2 = (icmp_ln300_3_fu_2066_p2 ^ 1'd1);

assign nhits_260_fu_9256_p2 = (nhits_258_fu_9198_p3 + 2'd1);

assign nhits_261_fu_9272_p3 = ((or_ln265_191_fu_9266_p2[0:0] == 1'b1) ? nhits_258_fu_9198_p3 : nhits_260_fu_9256_p2);

assign nhits_262_fu_9290_p2 = (or_ln265_192_fu_9284_p2 & nhits_259_fu_9212_p2);

assign nhits_263_fu_9376_p2 = (or_ln265_194_fu_9370_p2 & nhits_262_fu_9290_p2);

assign nhits_264_fu_9360_p2 = (or_ln265_193_fu_9354_p2 ^ 1'd1);

assign nhits_265_fu_9416_p3 = ((or_ln265_193_fu_9354_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_266_fu_9434_p3 = ((or_ln265_195_fu_9428_p2[0:0] == 1'b1) ? zext_ln265_39_fu_9366_p1 : nhits_265_fu_9416_p3);

assign nhits_267_fu_9448_p2 = (or_ln265_196_fu_9442_p2 & nhits_263_fu_9376_p2);

assign nhits_268_fu_9480_p2 = (nhits_266_fu_9434_p3 + 2'd1);

assign nhits_269_fu_9508_p3 = ((or_ln265_197_fu_9502_p2[0:0] == 1'b1) ? nhits_266_fu_9434_p3 : nhits_268_fu_9480_p2);

assign nhits_26_fu_2106_p2 = (or_ln265_18_fu_2084_p2 | nhits_25_fu_2072_p2);

assign nhits_270_fu_9526_p2 = (or_ln265_198_fu_9520_p2 & nhits_267_fu_9448_p2);

assign nhits_271_fu_9658_p2 = (icmp_ln300_33_fu_9652_p2 ^ 1'd1);

assign nhits_272_fu_9686_p2 = (or_ln265_199_fu_9670_p2 | nhits_271_fu_9658_p2);

assign nhits_273_fu_9676_p2 = (or_ln265_199_fu_9670_p2 ^ 1'd1);

assign nhits_274_fu_9728_p3 = ((or_ln265_199_fu_9670_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_275_fu_9748_p3 = ((or_ln265_201_fu_9742_p2[0:0] == 1'b1) ? zext_ln265_41_fu_9682_p1 : nhits_274_fu_9728_p3);

assign nhits_276_fu_9762_p2 = (or_ln265_202_fu_9756_p2 & nhits_272_fu_9686_p2);

assign nhits_277_fu_9800_p2 = (nhits_275_fu_9748_p3 + 2'd1);

assign nhits_278_fu_9818_p3 = ((or_ln265_203_fu_9812_p2[0:0] == 1'b1) ? nhits_275_fu_9748_p3 : nhits_277_fu_9800_p2);

assign nhits_279_fu_9836_p2 = (or_ln265_204_fu_9830_p2 & nhits_276_fu_9762_p2);

assign nhits_27_fu_2096_p2 = (or_ln265_19_fu_2090_p2 ^ 1'd1);

assign nhits_280_fu_9926_p2 = (or_ln265_206_fu_9920_p2 & nhits_279_fu_9836_p2);

assign nhits_281_fu_9910_p2 = (or_ln265_205_fu_9904_p2 ^ 1'd1);

assign nhits_282_fu_9964_p3 = ((or_ln265_205_fu_9904_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_283_fu_9984_p3 = ((or_ln265_207_fu_9978_p2[0:0] == 1'b1) ? zext_ln265_42_fu_9916_p1 : nhits_282_fu_9964_p3);

assign nhits_284_fu_9998_p2 = (or_ln265_208_fu_9992_p2 & nhits_280_fu_9926_p2);

assign nhits_285_fu_10036_p2 = (nhits_283_fu_9984_p3 + 2'd1);

assign nhits_286_fu_10054_p3 = ((or_ln265_209_fu_10048_p2[0:0] == 1'b1) ? nhits_283_fu_9984_p3 : nhits_285_fu_10036_p2);

assign nhits_287_fu_10072_p2 = (or_ln265_210_fu_10066_p2 & nhits_284_fu_9998_p2);

assign nhits_288_fu_10158_p2 = (or_ln265_212_fu_10152_p2 & nhits_287_fu_10072_p2);

assign nhits_289_fu_10142_p2 = (or_ln265_211_fu_10136_p2 ^ 1'd1);

assign nhits_28_fu_2158_p3 = ((or_ln265_18_fu_2084_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_290_fu_10196_p3 = ((or_ln265_211_fu_10136_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_291_fu_10216_p3 = ((or_ln265_213_fu_10210_p2[0:0] == 1'b1) ? zext_ln265_43_fu_10148_p1 : nhits_290_fu_10196_p3);

assign nhits_292_fu_10230_p2 = (or_ln265_214_fu_10224_p2 & nhits_288_fu_10158_p2);

assign nhits_293_fu_10268_p2 = (nhits_291_fu_10216_p3 + 2'd1);

assign nhits_294_fu_10286_p3 = ((or_ln265_215_fu_10280_p2[0:0] == 1'b1) ? nhits_291_fu_10216_p3 : nhits_293_fu_10268_p2);

assign nhits_295_fu_10304_p2 = (or_ln265_216_fu_10298_p2 & nhits_292_fu_10230_p2);

assign nhits_296_fu_10398_p2 = (or_ln265_218_fu_10392_p2 & nhits_295_fu_10304_p2);

assign nhits_297_fu_10382_p2 = (or_ln265_217_fu_10376_p2 ^ 1'd1);

assign nhits_298_fu_10438_p3 = ((or_ln265_217_fu_10376_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_299_fu_10456_p3 = ((or_ln265_219_fu_10450_p2[0:0] == 1'b1) ? zext_ln265_44_fu_10388_p1 : nhits_298_fu_10438_p3);

assign nhits_29_fu_2182_p3 = ((or_ln265_21_fu_2176_p2[0:0] == 1'b1) ? zext_ln265_5_fu_2102_p1 : nhits_28_fu_2158_p3);

assign nhits_2_fu_1142_p2 = (or_ln265_fu_1136_p2 ^ 1'd1);

assign nhits_300_fu_10470_p2 = (or_ln265_220_fu_10464_p2 & nhits_296_fu_10398_p2);

assign nhits_301_fu_10514_p2 = (nhits_299_fu_10456_p3 + 2'd1);

assign nhits_302_fu_10530_p3 = ((or_ln265_221_fu_10524_p2[0:0] == 1'b1) ? nhits_299_fu_10456_p3 : nhits_301_fu_10514_p2);

assign nhits_303_fu_10548_p2 = (or_ln265_222_fu_10542_p2 & nhits_300_fu_10470_p2);

assign nhits_304_fu_10634_p2 = (or_ln265_224_fu_10628_p2 & nhits_303_fu_10548_p2);

assign nhits_305_fu_10618_p2 = (or_ln265_223_fu_10612_p2 ^ 1'd1);

assign nhits_306_fu_10674_p3 = ((or_ln265_223_fu_10612_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_307_fu_10692_p3 = ((or_ln265_225_fu_10686_p2[0:0] == 1'b1) ? zext_ln265_45_fu_10624_p1 : nhits_306_fu_10674_p3);

assign nhits_308_fu_10706_p2 = (or_ln265_226_fu_10700_p2 & nhits_304_fu_10634_p2);

assign nhits_309_fu_10738_p2 = (nhits_307_fu_10692_p3 + 2'd1);

assign nhits_30_fu_2196_p2 = (or_ln265_22_fu_2190_p2 & nhits_26_fu_2106_p2);

assign nhits_310_fu_10766_p3 = ((or_ln265_227_fu_10760_p2[0:0] == 1'b1) ? nhits_307_fu_10692_p3 : nhits_309_fu_10738_p2);

assign nhits_311_fu_10784_p2 = (or_ln265_228_fu_10778_p2 & nhits_308_fu_10706_p2);

assign nhits_312_fu_10908_p2 = (icmp_ln300_38_fu_10902_p2 ^ 1'd1);

assign nhits_313_fu_10936_p2 = (or_ln265_229_fu_10920_p2 | nhits_312_fu_10908_p2);

assign nhits_314_fu_10926_p2 = (or_ln265_229_fu_10920_p2 ^ 1'd1);

assign nhits_315_fu_10978_p3 = ((or_ln265_229_fu_10920_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_316_fu_10998_p3 = ((or_ln265_231_fu_10992_p2[0:0] == 1'b1) ? zext_ln265_47_fu_10932_p1 : nhits_315_fu_10978_p3);

assign nhits_317_fu_11012_p2 = (or_ln265_232_fu_11006_p2 & nhits_313_fu_10936_p2);

assign nhits_318_fu_11050_p2 = (nhits_316_fu_10998_p3 + 2'd1);

assign nhits_319_fu_11068_p3 = ((or_ln265_233_fu_11062_p2[0:0] == 1'b1) ? nhits_316_fu_10998_p3 : nhits_318_fu_11050_p2);

assign nhits_31_fu_2248_p2 = (nhits_29_fu_2182_p3 + 2'd1);

assign nhits_320_fu_11086_p2 = (or_ln265_234_fu_11080_p2 & nhits_317_fu_11012_p2);

assign nhits_321_fu_11176_p2 = (or_ln265_236_fu_11170_p2 & nhits_320_fu_11086_p2);

assign nhits_322_fu_11160_p2 = (or_ln265_235_fu_11154_p2 ^ 1'd1);

assign nhits_323_fu_11214_p3 = ((or_ln265_235_fu_11154_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_324_fu_11234_p3 = ((or_ln265_237_fu_11228_p2[0:0] == 1'b1) ? zext_ln265_48_fu_11166_p1 : nhits_323_fu_11214_p3);

assign nhits_325_fu_11248_p2 = (or_ln265_238_fu_11242_p2 & nhits_321_fu_11176_p2);

assign nhits_326_fu_11286_p2 = (nhits_324_fu_11234_p3 + 2'd1);

assign nhits_327_fu_11304_p3 = ((or_ln265_239_fu_11298_p2[0:0] == 1'b1) ? nhits_324_fu_11234_p3 : nhits_326_fu_11286_p2);

assign nhits_328_fu_11318_p2 = (or_ln265_240_fu_11312_p2 & nhits_325_fu_11248_p2);

assign nhits_329_fu_11404_p2 = (or_ln265_242_fu_11398_p2 & nhits_328_fu_11318_p2);

assign nhits_32_fu_2270_p3 = ((or_ln265_23_fu_2264_p2[0:0] == 1'b1) ? nhits_29_fu_2182_p3 : nhits_31_fu_2248_p2);

assign nhits_330_fu_11388_p2 = (or_ln265_241_fu_11382_p2 ^ 1'd1);

assign nhits_331_fu_11442_p3 = ((or_ln265_241_fu_11382_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_332_fu_11462_p3 = ((or_ln265_243_fu_11456_p2[0:0] == 1'b1) ? zext_ln265_49_fu_11394_p1 : nhits_331_fu_11442_p3);

assign nhits_333_fu_11476_p2 = (or_ln265_244_fu_11470_p2 & nhits_329_fu_11404_p2);

assign nhits_334_fu_11514_p2 = (nhits_332_fu_11462_p3 + 2'd1);

assign nhits_335_fu_11532_p3 = ((or_ln265_245_fu_11526_p2[0:0] == 1'b1) ? nhits_332_fu_11462_p3 : nhits_334_fu_11514_p2);

assign nhits_336_fu_11550_p2 = (or_ln265_246_fu_11544_p2 & nhits_333_fu_11476_p2);

assign nhits_337_fu_13685_p2 = (or_ln265_249_fu_13679_p2 & nhits_336_reg_16346);

assign nhits_338_fu_13669_p2 = (or_ln265_248_fu_13664_p2 ^ 1'd1);

assign nhits_339_fu_13714_p3 = ((or_ln265_247_fu_13659_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_33_fu_2288_p2 = (or_ln265_24_fu_2282_p2 & nhits_30_fu_2196_p2);

assign nhits_340_fu_13737_p3 = ((or_ln265_250_fu_13732_p2[0:0] == 1'b1) ? zext_ln265_50_fu_13675_p1 : nhits_339_fu_13714_p3);

assign nhits_341_fu_13751_p2 = (or_ln265_251_fu_13745_p2 & nhits_337_fu_13685_p2);

assign nhits_342_fu_13775_p2 = (nhits_340_fu_13737_p3 + 2'd1);

assign nhits_343_fu_13790_p3 = ((or_ln265_252_reg_16368[0:0] == 1'b1) ? nhits_340_fu_13737_p3 : nhits_342_fu_13775_p2);

assign nhits_344_fu_13806_p2 = (or_ln265_253_fu_13801_p2 & nhits_341_fu_13751_p2);

assign nhits_345_fu_13848_p2 = (or_ln265_255_fu_13843_p2 & nhits_344_fu_13806_p2);

assign nhits_346_fu_13834_p2 = (or_ln265_254_reg_16380 ^ 1'd1);

assign nhits_347_fu_13878_p3 = ((or_ln265_254_reg_16380[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_348_fu_13900_p3 = ((or_ln265_256_fu_13895_p2[0:0] == 1'b1) ? zext_ln265_51_fu_13839_p1 : nhits_347_fu_13878_p3);

assign nhits_349_fu_13914_p2 = (or_ln265_257_fu_13908_p2 & nhits_345_fu_13848_p2);

assign nhits_34_fu_2378_p2 = (or_ln265_26_fu_2372_p2 & nhits_33_fu_2288_p2);

assign nhits_350_fu_13933_p2 = (nhits_348_fu_13900_p3 + 2'd1);

assign nhits_351_fu_13963_p3 = ((or_ln265_258_fu_13958_p2[0:0] == 1'b1) ? nhits_348_fu_13900_p3 : nhits_350_fu_13933_p2);

assign nhits_352_fu_13981_p2 = (or_ln265_259_fu_13975_p2 & nhits_349_fu_13914_p2);

assign nhits_353_fu_11802_p2 = (icmp_ln300_43_fu_11796_p2 ^ 1'd1);

assign nhits_354_fu_11820_p2 = (or_ln265_260_fu_11814_p2 | nhits_353_fu_11802_p2);

assign nhits_355_fu_14080_p2 = (or_ln265_260_reg_16408 ^ 1'd1);

assign nhits_356_fu_14089_p3 = ((or_ln265_260_reg_16408[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_357_fu_14096_p3 = ((or_ln265_262_reg_16414[0:0] == 1'b1) ? zext_ln265_53_fu_14085_p1 : nhits_356_fu_14089_p3);

assign nhits_358_fu_11880_p2 = (or_ln265_263_fu_11874_p2 & nhits_354_fu_11820_p2);

assign nhits_359_fu_14103_p2 = (nhits_357_fu_14096_p3 + 2'd1);

assign nhits_35_fu_2362_p2 = (or_ln265_25_fu_2356_p2 ^ 1'd1);

assign nhits_360_fu_14109_p3 = ((or_ln265_264_reg_16419[0:0] == 1'b1) ? nhits_357_fu_14096_p3 : nhits_359_fu_14103_p2);

assign nhits_361_fu_11936_p2 = (or_ln265_265_fu_11930_p2 & nhits_358_fu_11880_p2);

assign nhits_362_fu_12026_p2 = (or_ln265_267_fu_12020_p2 & nhits_361_fu_11936_p2);

assign nhits_363_fu_12010_p2 = (or_ln265_266_fu_12004_p2 ^ 1'd1);

assign nhits_364_fu_12064_p3 = ((or_ln265_266_fu_12004_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_365_fu_12084_p3 = ((or_ln265_268_fu_12078_p2[0:0] == 1'b1) ? zext_ln265_54_fu_12016_p1 : nhits_364_fu_12064_p3);

assign nhits_366_fu_12098_p2 = (or_ln265_269_fu_12092_p2 & nhits_362_fu_12026_p2);

assign nhits_367_fu_12136_p2 = (nhits_365_fu_12084_p3 + 2'd1);

assign nhits_368_fu_12154_p3 = ((or_ln265_270_fu_12148_p2[0:0] == 1'b1) ? nhits_365_fu_12084_p3 : nhits_367_fu_12136_p2);

assign nhits_369_fu_12168_p2 = (or_ln265_271_fu_12162_p2 & nhits_366_fu_12098_p2);

assign nhits_36_fu_2416_p3 = ((or_ln265_25_fu_2356_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_370_fu_12244_p2 = (or_ln265_273_fu_12238_p2 & nhits_369_fu_12168_p2);

assign nhits_371_fu_14123_p2 = (or_ln265_272_reg_16429 ^ 1'd1);

assign nhits_372_fu_14143_p3 = ((or_ln265_272_reg_16429[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_373_fu_14160_p3 = ((or_ln265_274_fu_14155_p2[0:0] == 1'b1) ? zext_ln265_55_fu_14128_p1 : nhits_372_fu_14143_p3);

assign nhits_374_fu_14174_p2 = (or_ln265_275_fu_14168_p2 & nhits_370_reg_16435);

assign nhits_375_fu_14196_p2 = (nhits_373_fu_14160_p3 + 2'd1);

assign nhits_376_fu_14213_p3 = ((or_ln265_276_fu_14208_p2[0:0] == 1'b1) ? nhits_373_fu_14160_p3 : nhits_375_fu_14196_p2);

assign nhits_377_fu_14231_p2 = (or_ln265_277_fu_14225_p2 & nhits_374_fu_14174_p2);

assign nhits_378_fu_14298_p2 = (or_ln265_280_fu_14292_p2 & nhits_377_fu_14231_p2);

assign nhits_379_fu_14282_p2 = (or_ln265_279_fu_14277_p2 ^ 1'd1);

assign nhits_37_fu_2436_p3 = ((or_ln265_27_fu_2430_p2[0:0] == 1'b1) ? zext_ln265_6_fu_2368_p1 : nhits_36_fu_2416_p3);

assign nhits_380_fu_14329_p3 = ((or_ln265_278_fu_14272_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_381_fu_14352_p3 = ((or_ln265_281_fu_14347_p2[0:0] == 1'b1) ? zext_ln265_56_fu_14288_p1 : nhits_380_fu_14329_p3);

assign nhits_382_fu_14366_p2 = (or_ln265_282_fu_14360_p2 & nhits_378_fu_14298_p2);

assign nhits_383_fu_14395_p2 = (nhits_381_fu_14352_p3 + 2'd1);

assign nhits_384_fu_14415_p3 = ((or_ln265_283_fu_14410_p2[0:0] == 1'b1) ? nhits_381_fu_14352_p3 : nhits_383_fu_14395_p2);

assign nhits_385_fu_14433_p2 = (or_ln265_284_fu_14427_p2 & nhits_382_fu_14366_p2);

assign nhits_386_fu_14500_p2 = (or_ln265_287_fu_14494_p2 & nhits_385_fu_14433_p2);

assign nhits_387_fu_14484_p2 = (or_ln265_286_fu_14479_p2 ^ 1'd1);

assign nhits_388_fu_14531_p3 = ((or_ln265_285_fu_14474_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_389_fu_14554_p3 = ((or_ln265_288_fu_14549_p2[0:0] == 1'b1) ? zext_ln265_57_fu_14490_p1 : nhits_388_fu_14531_p3);

assign nhits_38_fu_2450_p2 = (or_ln265_28_fu_2444_p2 & nhits_34_fu_2378_p2);

assign nhits_390_fu_14568_p2 = (or_ln265_289_fu_14562_p2 & nhits_386_fu_14500_p2);

assign nhits_391_fu_14587_p2 = (nhits_389_fu_14554_p3 + 2'd1);

assign nhits_392_fu_14617_p3 = ((or_ln265_290_fu_14612_p2[0:0] == 1'b1) ? nhits_389_fu_14554_p3 : nhits_391_fu_14587_p2);

assign nhits_393_fu_14635_p2 = (or_ln265_291_fu_14629_p2 & nhits_390_fu_14568_p2);

assign nhits_39_fu_2488_p2 = (nhits_37_fu_2436_p3 + 2'd1);

assign nhits_3_fu_1204_p3 = ((or_ln265_fu_1136_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_40_fu_2506_p3 = ((or_ln265_29_fu_2500_p2[0:0] == 1'b1) ? nhits_37_fu_2436_p3 : nhits_39_fu_2488_p2);

assign nhits_41_fu_2524_p2 = (or_ln265_30_fu_2518_p2 & nhits_38_fu_2450_p2);

assign nhits_42_fu_2610_p2 = (or_ln265_32_fu_2604_p2 & nhits_41_fu_2524_p2);

assign nhits_43_fu_2594_p2 = (or_ln265_31_fu_2588_p2 ^ 1'd1);

assign nhits_44_fu_2648_p3 = ((or_ln265_31_fu_2588_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_45_fu_2668_p3 = ((or_ln265_33_fu_2662_p2[0:0] == 1'b1) ? zext_ln265_7_fu_2600_p1 : nhits_44_fu_2648_p3);

assign nhits_46_fu_2682_p2 = (or_ln265_34_fu_2676_p2 & nhits_42_fu_2610_p2);

assign nhits_47_fu_2720_p2 = (nhits_45_fu_2668_p3 + 2'd1);

assign nhits_48_fu_2738_p3 = ((or_ln265_35_fu_2732_p2[0:0] == 1'b1) ? nhits_45_fu_2668_p3 : nhits_47_fu_2720_p2);

assign nhits_49_fu_2756_p2 = (or_ln265_36_fu_2750_p2 & nhits_46_fu_2682_p2);

assign nhits_4_fu_1232_p3 = ((or_ln265_2_fu_1226_p2[0:0] == 1'b1) ? zext_ln265_1_fu_1148_p1 : nhits_3_fu_1204_p3);

assign nhits_50_fu_2850_p2 = (or_ln265_38_fu_2844_p2 & nhits_49_fu_2756_p2);

assign nhits_51_fu_2834_p2 = (or_ln265_37_fu_2828_p2 ^ 1'd1);

assign nhits_52_fu_2890_p3 = ((or_ln265_37_fu_2828_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_53_fu_2908_p3 = ((or_ln265_39_fu_2902_p2[0:0] == 1'b1) ? zext_ln265_8_fu_2840_p1 : nhits_52_fu_2890_p3);

assign nhits_54_fu_2922_p2 = (or_ln265_40_fu_2916_p2 & nhits_50_fu_2850_p2);

assign nhits_55_fu_2966_p2 = (nhits_53_fu_2908_p3 + 2'd1);

assign nhits_56_fu_2982_p3 = ((or_ln265_41_fu_2976_p2[0:0] == 1'b1) ? nhits_53_fu_2908_p3 : nhits_55_fu_2966_p2);

assign nhits_57_fu_3000_p2 = (or_ln265_42_fu_2994_p2 & nhits_54_fu_2922_p2);

assign nhits_58_fu_3086_p2 = (or_ln265_44_fu_3080_p2 & nhits_57_fu_3000_p2);

assign nhits_59_fu_3070_p2 = (or_ln265_43_fu_3064_p2 ^ 1'd1);

assign nhits_5_fu_1246_p2 = (or_ln265_3_fu_1240_p2 & nhits_1_fu_1152_p2);

assign nhits_60_fu_3126_p3 = ((or_ln265_43_fu_3064_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_61_fu_3144_p3 = ((or_ln265_45_fu_3138_p2[0:0] == 1'b1) ? zext_ln265_9_fu_3076_p1 : nhits_60_fu_3126_p3);

assign nhits_62_fu_3158_p2 = (or_ln265_46_fu_3152_p2 & nhits_58_fu_3086_p2);

assign nhits_63_fu_3190_p2 = (nhits_61_fu_3144_p3 + 2'd1);

assign nhits_64_fu_3218_p3 = ((or_ln265_47_fu_3212_p2[0:0] == 1'b1) ? nhits_61_fu_3144_p3 : nhits_63_fu_3190_p2);

assign nhits_65_fu_3236_p2 = (or_ln265_48_fu_3230_p2 & nhits_62_fu_3158_p2);

assign nhits_66_fu_3368_p2 = (icmp_ln300_8_fu_3362_p2 ^ 1'd1);

assign nhits_67_fu_3396_p2 = (or_ln265_49_fu_3380_p2 | nhits_66_fu_3368_p2);

assign nhits_68_fu_3386_p2 = (or_ln265_49_fu_3380_p2 ^ 1'd1);

assign nhits_69_fu_3438_p3 = ((or_ln265_49_fu_3380_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_6_fu_1298_p2 = (nhits_4_fu_1232_p3 + 2'd1);

assign nhits_70_fu_3458_p3 = ((or_ln265_51_fu_3452_p2[0:0] == 1'b1) ? zext_ln265_11_fu_3392_p1 : nhits_69_fu_3438_p3);

assign nhits_71_fu_3472_p2 = (or_ln265_52_fu_3466_p2 & nhits_67_fu_3396_p2);

assign nhits_72_fu_3510_p2 = (nhits_70_fu_3458_p3 + 2'd1);

assign nhits_73_fu_3528_p3 = ((or_ln265_53_fu_3522_p2[0:0] == 1'b1) ? nhits_70_fu_3458_p3 : nhits_72_fu_3510_p2);

assign nhits_74_fu_3546_p2 = (or_ln265_54_fu_3540_p2 & nhits_71_fu_3472_p2);

assign nhits_75_fu_3636_p2 = (or_ln265_56_fu_3630_p2 & nhits_74_fu_3546_p2);

assign nhits_76_fu_3620_p2 = (or_ln265_55_fu_3614_p2 ^ 1'd1);

assign nhits_77_fu_3674_p3 = ((or_ln265_55_fu_3614_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_78_fu_3694_p3 = ((or_ln265_57_fu_3688_p2[0:0] == 1'b1) ? zext_ln265_12_fu_3626_p1 : nhits_77_fu_3674_p3);

assign nhits_79_fu_3708_p2 = (or_ln265_58_fu_3702_p2 & nhits_75_fu_3636_p2);

assign nhits_7_fu_1324_p3 = ((or_ln265_4_fu_1318_p2[0:0] == 1'b1) ? nhits_4_fu_1232_p3 : nhits_6_fu_1298_p2);

assign nhits_80_fu_3746_p2 = (nhits_78_fu_3694_p3 + 2'd1);

assign nhits_81_fu_3764_p3 = ((or_ln265_59_fu_3758_p2[0:0] == 1'b1) ? nhits_78_fu_3694_p3 : nhits_80_fu_3746_p2);

assign nhits_82_fu_3782_p2 = (or_ln265_60_fu_3776_p2 & nhits_79_fu_3708_p2);

assign nhits_83_fu_3868_p2 = (or_ln265_62_fu_3862_p2 & nhits_82_fu_3782_p2);

assign nhits_84_fu_3852_p2 = (or_ln265_61_fu_3846_p2 ^ 1'd1);

assign nhits_85_fu_3906_p3 = ((or_ln265_61_fu_3846_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_86_fu_3926_p3 = ((or_ln265_63_fu_3920_p2[0:0] == 1'b1) ? zext_ln265_13_fu_3858_p1 : nhits_85_fu_3906_p3);

assign nhits_87_fu_3940_p2 = (or_ln265_64_fu_3934_p2 & nhits_83_fu_3868_p2);

assign nhits_88_fu_3978_p2 = (nhits_86_fu_3926_p3 + 2'd1);

assign nhits_89_fu_3996_p3 = ((or_ln265_65_fu_3990_p2[0:0] == 1'b1) ? nhits_86_fu_3926_p3 : nhits_88_fu_3978_p2);

assign nhits_8_fu_1342_p2 = (or_ln265_5_fu_1336_p2 & nhits_5_fu_1246_p2);

assign nhits_90_fu_4014_p2 = (or_ln265_66_fu_4008_p2 & nhits_87_fu_3940_p2);

assign nhits_91_fu_4108_p2 = (or_ln265_68_fu_4102_p2 & nhits_90_fu_4014_p2);

assign nhits_92_fu_4092_p2 = (or_ln265_67_fu_4086_p2 ^ 1'd1);

assign nhits_93_fu_4148_p3 = ((or_ln265_67_fu_4086_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign nhits_94_fu_4166_p3 = ((or_ln265_69_fu_4160_p2[0:0] == 1'b1) ? zext_ln265_14_fu_4098_p1 : nhits_93_fu_4148_p3);

assign nhits_95_fu_4180_p2 = (or_ln265_70_fu_4174_p2 & nhits_91_fu_4108_p2);

assign nhits_96_fu_4224_p2 = (nhits_94_fu_4166_p3 + 2'd1);

assign nhits_97_fu_4240_p3 = ((or_ln265_71_fu_4234_p2[0:0] == 1'b1) ? nhits_94_fu_4166_p3 : nhits_96_fu_4224_p2);

assign nhits_98_fu_4258_p2 = (or_ln265_72_fu_4252_p2 & nhits_95_fu_4180_p2);

assign nhits_99_fu_4344_p2 = (or_ln265_74_fu_4338_p2 & nhits_98_fu_4258_p2);

assign nhits_9_fu_1450_p2 = (or_ln265_7_fu_1444_p2 & nhits_8_fu_1342_p2);

assign nhits_fu_1116_p2 = (icmp_ln300_fu_1110_p2 ^ 1'd1);

assign or_ln149_10_fu_15016_p2 = (tmp11_fu_15004_p5 | 32'd1);

assign or_ln149_1_fu_14788_p2 = (tmp4_fu_14774_p6 | 44'd513);

assign or_ln149_2_fu_14808_p2 = (tmp6_fu_14794_p6 | 44'd769);

assign or_ln149_3_fu_14828_p2 = (tmp8_fu_14814_p6 | 44'd1025);

assign or_ln149_4_fu_14848_p2 = (tmp1_fu_14834_p6 | 44'd1281);

assign or_ln149_5_fu_14868_p2 = (tmp3_fu_14854_p6 | 44'd1537);

assign or_ln149_6_fu_14888_p2 = (tmp5_fu_14874_p6 | 44'd1793);

assign or_ln149_7_fu_14908_p2 = (tmp7_fu_14894_p6 | 44'd2049);

assign or_ln149_8_fu_14928_p2 = (tmp9_fu_14914_p6 | 44'd2305);

assign or_ln149_9_fu_14948_p2 = (tmp10_fu_14934_p6 | 44'd2561);

assign or_ln149_fu_14768_p2 = (tmp2_fu_14757_p6 | 44'd257);

assign or_ln191_1_fu_15449_p2 = (icmp_ln191_3_fu_15422_p2 | icmp_ln191_2_fu_15409_p2);

assign or_ln191_2_fu_15503_p2 = (icmp_ln191_5_fu_15476_p2 | icmp_ln191_4_fu_15463_p2);

assign or_ln191_3_fu_15557_p2 = (icmp_ln191_7_fu_15530_p2 | icmp_ln191_6_fu_15517_p2);

assign or_ln191_4_fu_15611_p2 = (icmp_ln191_9_fu_15584_p2 | icmp_ln191_8_fu_15571_p2);

assign or_ln191_fu_15395_p2 = (icmp_ln191_fu_15357_p2 | icmp_ln191_1_fu_15368_p2);

assign or_ln265_100_fu_5432_p2 = (xor_ln307_16_fu_5400_p2 | or_ln265_99_fu_5418_p2);

assign or_ln265_101_fu_5492_p2 = (icmp_ln313_8_fu_5444_p2 | icmp_ln265_50_fu_5464_p2);

assign or_ln265_102_fu_5510_p2 = (xor_ln314_13_fu_5476_p2 | or_ln265_101_fu_5492_p2);

assign or_ln265_103_fu_5580_p2 = (icmp_ln299_9_fu_5522_p2 | icmp_ln265_51_fu_5558_p2);

assign or_ln265_104_fu_5596_p2 = (xor_ln300_16_fu_5570_p2 | or_ln265_103_fu_5580_p2);

assign or_ln265_105_fu_5654_p2 = (icmp_ln306_9_fu_5608_p2 | icmp_ln265_52_fu_5624_p2);

assign or_ln265_106_fu_5668_p2 = (xor_ln307_17_fu_5636_p2 | or_ln265_105_fu_5654_p2);

assign or_ln265_107_fu_5728_p2 = (icmp_ln313_9_fu_5680_p2 | icmp_ln265_53_fu_5700_p2);

assign or_ln265_108_fu_5746_p2 = (rev836_fu_5722_p2 | or_ln265_107_fu_5728_p2);

assign or_ln265_109_fu_5896_p2 = (icmp_ln299_6_fu_4028_p2 | icmp_ln265_54_fu_5872_p2);

assign or_ln265_10_fu_1612_p2 = (icmp_ln313_1_fu_1554_p2 | icmp_ln265_5_fu_1574_p2);

assign or_ln265_111_fu_5968_p2 = (icmp_ln306_6_fu_4114_p2 | icmp_ln265_55_fu_5936_p2);

assign or_ln265_112_fu_5982_p2 = (xor_ln307_18_fu_5948_p2 | or_ln265_111_fu_5968_p2);

assign or_ln265_113_fu_6038_p2 = (icmp_ln313_6_fu_4186_p2 | icmp_ln265_56_fu_6008_p2);

assign or_ln265_114_fu_6056_p2 = (xor_ln314_14_fu_6020_p2 | or_ln265_113_fu_6038_p2);

assign or_ln265_115_fu_6130_p2 = (icmp_ln299_7_fu_4264_p2 | icmp_ln265_57_fu_6106_p2);

assign or_ln265_116_fu_6146_p2 = (xor_ln300_18_fu_6118_p2 | or_ln265_115_fu_6130_p2);

assign or_ln265_117_fu_6204_p2 = (icmp_ln306_7_fu_4350_p2 | icmp_ln265_58_fu_6172_p2);

assign or_ln265_118_fu_6218_p2 = (xor_ln307_19_fu_6184_p2 | or_ln265_117_fu_6204_p2);

assign or_ln265_119_fu_6274_p2 = (icmp_ln313_7_fu_4422_p2 | icmp_ln265_59_fu_6244_p2);

assign or_ln265_11_fu_1630_p2 = (xor_ln314_1_fu_1586_p2 | or_ln265_10_fu_1612_p2);

assign or_ln265_120_fu_6292_p2 = (xor_ln314_15_fu_6256_p2 | or_ln265_119_fu_6274_p2);

assign or_ln265_121_fu_6362_p2 = (icmp_ln299_9_fu_5522_p2 | icmp_ln265_60_fu_6338_p2);

assign or_ln265_122_fu_6378_p2 = (xor_ln300_19_fu_6350_p2 | or_ln265_121_fu_6362_p2);

assign or_ln265_123_fu_6436_p2 = (icmp_ln306_9_fu_5608_p2 | icmp_ln265_61_fu_6404_p2);

assign or_ln265_124_fu_6450_p2 = (xor_ln307_20_fu_6416_p2 | or_ln265_123_fu_6436_p2);

assign or_ln265_125_fu_6506_p2 = (icmp_ln313_9_fu_5680_p2 | icmp_ln265_62_fu_6476_p2);

assign or_ln265_126_fu_6524_p2 = (xor_ln314_16_fu_6488_p2 | or_ln265_125_fu_6506_p2);

assign or_ln265_127_fu_6602_p2 = (icmp_ln299_10_fu_6544_p2 | icmp_ln265_63_fu_6580_p2);

assign or_ln265_128_fu_6618_p2 = (xor_ln300_20_fu_6592_p2 | or_ln265_127_fu_6602_p2);

assign or_ln265_129_fu_6676_p2 = (icmp_ln306_10_fu_6630_p2 | icmp_ln265_64_fu_6646_p2);

assign or_ln265_12_fu_1714_p2 = (icmp_ln299_2_fu_1650_p2 | icmp_ln265_6_fu_1686_p2);

assign or_ln265_130_fu_6690_p2 = (xor_ln307_21_fu_6658_p2 | or_ln265_129_fu_6676_p2);

assign or_ln265_131_fu_6750_p2 = (icmp_ln313_10_fu_6702_p2 | icmp_ln265_65_fu_6722_p2);

assign or_ln265_132_fu_6768_p2 = (xor_ln314_17_fu_6734_p2 | or_ln265_131_fu_6750_p2);

assign or_ln265_133_fu_6838_p2 = (icmp_ln299_11_fu_6780_p2 | icmp_ln265_66_fu_6816_p2);

assign or_ln265_134_fu_6854_p2 = (xor_ln300_21_fu_6828_p2 | or_ln265_133_fu_6838_p2);

assign or_ln265_135_fu_6912_p2 = (icmp_ln306_11_fu_6866_p2 | icmp_ln265_67_fu_6882_p2);

assign or_ln265_136_fu_6926_p2 = (xor_ln307_22_fu_6894_p2 | or_ln265_135_fu_6912_p2);

assign or_ln265_137_fu_6986_p2 = (icmp_ln313_11_fu_6938_p2 | icmp_ln265_68_fu_6958_p2);

assign or_ln265_138_fu_7004_p2 = (rev866_fu_6980_p2 | or_ln265_137_fu_6986_p2);

assign or_ln265_139_fu_7154_p2 = (icmp_ln299_8_fu_5286_p2 | icmp_ln265_69_fu_7130_p2);

assign or_ln265_13_fu_1730_p2 = (xor_ln300_1_fu_1698_p2 | or_ln265_12_fu_1714_p2);

assign or_ln265_141_fu_7226_p2 = (icmp_ln306_8_fu_5372_p2 | icmp_ln265_70_fu_7194_p2);

assign or_ln265_142_fu_7240_p2 = (xor_ln307_23_fu_7206_p2 | or_ln265_141_fu_7226_p2);

assign or_ln265_143_fu_7296_p2 = (icmp_ln313_8_fu_5444_p2 | icmp_ln265_71_fu_7266_p2);

assign or_ln265_144_fu_7314_p2 = (xor_ln314_18_fu_7278_p2 | or_ln265_143_fu_7296_p2);

assign or_ln265_145_fu_7388_p2 = (icmp_ln299_9_fu_5522_p2 | icmp_ln265_72_fu_7364_p2);

assign or_ln265_146_fu_7404_p2 = (xor_ln300_23_fu_7376_p2 | or_ln265_145_fu_7388_p2);

assign or_ln265_147_fu_7462_p2 = (icmp_ln306_9_fu_5608_p2 | icmp_ln265_73_fu_7430_p2);

assign or_ln265_148_fu_7476_p2 = (xor_ln307_24_fu_7442_p2 | or_ln265_147_fu_7462_p2);

assign or_ln265_149_fu_7532_p2 = (icmp_ln313_9_fu_5680_p2 | icmp_ln265_74_fu_7502_p2);

assign or_ln265_14_fu_1802_p2 = (icmp_ln306_2_fu_1750_p2 | icmp_ln265_7_fu_1766_p2);

assign or_ln265_150_fu_7550_p2 = (xor_ln314_19_fu_7514_p2 | or_ln265_149_fu_7532_p2);

assign or_ln265_151_fu_7620_p2 = (icmp_ln299_11_fu_6780_p2 | icmp_ln265_75_fu_7596_p2);

assign or_ln265_152_fu_7636_p2 = (xor_ln300_24_fu_7608_p2 | or_ln265_151_fu_7620_p2);

assign or_ln265_153_fu_7694_p2 = (icmp_ln306_11_fu_6866_p2 | icmp_ln265_76_fu_7662_p2);

assign or_ln265_154_fu_7708_p2 = (xor_ln307_25_fu_7674_p2 | or_ln265_153_fu_7694_p2);

assign or_ln265_155_fu_7764_p2 = (icmp_ln313_11_fu_6938_p2 | icmp_ln265_77_fu_7734_p2);

assign or_ln265_156_fu_7782_p2 = (xor_ln314_20_fu_7746_p2 | or_ln265_155_fu_7764_p2);

assign or_ln265_157_fu_7860_p2 = (icmp_ln299_12_fu_7802_p2 | icmp_ln265_78_fu_7838_p2);

assign or_ln265_158_fu_7876_p2 = (xor_ln300_25_fu_7850_p2 | or_ln265_157_fu_7860_p2);

assign or_ln265_159_fu_7934_p2 = (icmp_ln306_12_fu_7888_p2 | icmp_ln265_79_fu_7904_p2);

assign or_ln265_15_fu_1816_p2 = (xor_ln307_2_fu_1778_p2 | or_ln265_14_fu_1802_p2);

assign or_ln265_160_fu_7948_p2 = (xor_ln307_26_fu_7916_p2 | or_ln265_159_fu_7934_p2);

assign or_ln265_161_fu_8008_p2 = (icmp_ln313_12_fu_7960_p2 | icmp_ln265_80_fu_7980_p2);

assign or_ln265_162_fu_8026_p2 = (xor_ln314_21_fu_7992_p2 | or_ln265_161_fu_8008_p2);

assign or_ln265_163_fu_8096_p2 = (icmp_ln299_13_fu_8038_p2 | icmp_ln265_81_fu_8074_p2);

assign or_ln265_164_fu_8112_p2 = (xor_ln300_26_fu_8086_p2 | or_ln265_163_fu_8096_p2);

assign or_ln265_165_fu_8170_p2 = (icmp_ln306_13_fu_8124_p2 | icmp_ln265_82_fu_8140_p2);

assign or_ln265_166_fu_8184_p2 = (xor_ln307_27_fu_8152_p2 | or_ln265_165_fu_8170_p2);

assign or_ln265_167_fu_8244_p2 = (icmp_ln313_13_fu_8196_p2 | icmp_ln265_83_fu_8216_p2);

assign or_ln265_168_fu_8262_p2 = (rev896_fu_8238_p2 | or_ln265_167_fu_8244_p2);

assign or_ln265_169_fu_8412_p2 = (icmp_ln299_10_fu_6544_p2 | icmp_ln265_84_fu_8388_p2);

assign or_ln265_16_fu_1890_p2 = (icmp_ln313_2_fu_1836_p2 | icmp_ln265_8_fu_1856_p2);

assign or_ln265_171_fu_8484_p2 = (icmp_ln306_10_fu_6630_p2 | icmp_ln265_85_fu_8452_p2);

assign or_ln265_172_fu_8498_p2 = (xor_ln307_28_fu_8464_p2 | or_ln265_171_fu_8484_p2);

assign or_ln265_173_fu_8554_p2 = (icmp_ln313_10_fu_6702_p2 | icmp_ln265_86_fu_8524_p2);

assign or_ln265_174_fu_8572_p2 = (xor_ln314_22_fu_8536_p2 | or_ln265_173_fu_8554_p2);

assign or_ln265_175_fu_8646_p2 = (icmp_ln299_11_fu_6780_p2 | icmp_ln265_87_fu_8622_p2);

assign or_ln265_176_fu_8662_p2 = (xor_ln300_28_fu_8634_p2 | or_ln265_175_fu_8646_p2);

assign or_ln265_177_fu_8720_p2 = (icmp_ln306_11_fu_6866_p2 | icmp_ln265_88_fu_8688_p2);

assign or_ln265_178_fu_8734_p2 = (xor_ln307_29_fu_8700_p2 | or_ln265_177_fu_8720_p2);

assign or_ln265_179_fu_8790_p2 = (icmp_ln313_11_fu_6938_p2 | icmp_ln265_89_fu_8760_p2);

assign or_ln265_17_fu_1908_p2 = (rev746_fu_1884_p2 | or_ln265_16_fu_1890_p2);

assign or_ln265_180_fu_8808_p2 = (xor_ln314_23_fu_8772_p2 | or_ln265_179_fu_8790_p2);

assign or_ln265_181_fu_8878_p2 = (icmp_ln299_13_fu_8038_p2 | icmp_ln265_90_fu_8854_p2);

assign or_ln265_182_fu_8894_p2 = (xor_ln300_29_fu_8866_p2 | or_ln265_181_fu_8878_p2);

assign or_ln265_183_fu_8952_p2 = (icmp_ln306_13_fu_8124_p2 | icmp_ln265_91_fu_8920_p2);

assign or_ln265_184_fu_8966_p2 = (xor_ln307_30_fu_8932_p2 | or_ln265_183_fu_8952_p2);

assign or_ln265_185_fu_9022_p2 = (icmp_ln313_13_fu_8196_p2 | icmp_ln265_92_fu_8992_p2);

assign or_ln265_186_fu_9040_p2 = (xor_ln314_24_fu_9004_p2 | or_ln265_185_fu_9022_p2);

assign or_ln265_187_fu_9118_p2 = (icmp_ln299_14_fu_9060_p2 | icmp_ln265_93_fu_9096_p2);

assign or_ln265_188_fu_9134_p2 = (xor_ln300_30_fu_9108_p2 | or_ln265_187_fu_9118_p2);

assign or_ln265_189_fu_9192_p2 = (icmp_ln306_14_fu_9146_p2 | icmp_ln265_94_fu_9162_p2);

assign or_ln265_18_fu_2084_p2 = (icmp_ln299_3_fu_2040_p2 | icmp_ln265_9_fu_2060_p2);

assign or_ln265_190_fu_9206_p2 = (xor_ln307_31_fu_9174_p2 | or_ln265_189_fu_9192_p2);

assign or_ln265_191_fu_9266_p2 = (icmp_ln313_14_fu_9218_p2 | icmp_ln265_95_fu_9238_p2);

assign or_ln265_192_fu_9284_p2 = (xor_ln314_25_fu_9250_p2 | or_ln265_191_fu_9266_p2);

assign or_ln265_193_fu_9354_p2 = (icmp_ln299_15_fu_9296_p2 | icmp_ln265_96_fu_9332_p2);

assign or_ln265_194_fu_9370_p2 = (xor_ln300_31_fu_9344_p2 | or_ln265_193_fu_9354_p2);

assign or_ln265_195_fu_9428_p2 = (icmp_ln306_15_fu_9382_p2 | icmp_ln265_97_fu_9398_p2);

assign or_ln265_196_fu_9442_p2 = (xor_ln307_32_fu_9410_p2 | or_ln265_195_fu_9428_p2);

assign or_ln265_197_fu_9502_p2 = (icmp_ln313_15_fu_9454_p2 | icmp_ln265_98_fu_9474_p2);

assign or_ln265_198_fu_9520_p2 = (rev926_fu_9496_p2 | or_ln265_197_fu_9502_p2);

assign or_ln265_199_fu_9670_p2 = (icmp_ln299_12_fu_7802_p2 | icmp_ln265_99_fu_9646_p2);

assign or_ln265_19_fu_2090_p2 = (icmp_ln299_3_fu_2040_p2 | icmp_ln265_9_fu_2060_p2);

assign or_ln265_201_fu_9742_p2 = (icmp_ln306_12_fu_7888_p2 | icmp_ln265_100_fu_9710_p2);

assign or_ln265_202_fu_9756_p2 = (xor_ln307_33_fu_9722_p2 | or_ln265_201_fu_9742_p2);

assign or_ln265_203_fu_9812_p2 = (icmp_ln313_12_fu_7960_p2 | icmp_ln265_101_fu_9782_p2);

assign or_ln265_204_fu_9830_p2 = (xor_ln314_26_fu_9794_p2 | or_ln265_203_fu_9812_p2);

assign or_ln265_205_fu_9904_p2 = (icmp_ln299_13_fu_8038_p2 | icmp_ln265_102_fu_9880_p2);

assign or_ln265_206_fu_9920_p2 = (xor_ln300_33_fu_9892_p2 | or_ln265_205_fu_9904_p2);

assign or_ln265_207_fu_9978_p2 = (icmp_ln306_13_fu_8124_p2 | icmp_ln265_103_fu_9946_p2);

assign or_ln265_208_fu_9992_p2 = (xor_ln307_34_fu_9958_p2 | or_ln265_207_fu_9978_p2);

assign or_ln265_209_fu_10048_p2 = (icmp_ln313_13_fu_8196_p2 | icmp_ln265_104_fu_10018_p2);

assign or_ln265_210_fu_10066_p2 = (xor_ln314_27_fu_10030_p2 | or_ln265_209_fu_10048_p2);

assign or_ln265_211_fu_10136_p2 = (icmp_ln299_15_fu_9296_p2 | icmp_ln265_105_fu_10112_p2);

assign or_ln265_212_fu_10152_p2 = (xor_ln300_34_fu_10124_p2 | or_ln265_211_fu_10136_p2);

assign or_ln265_213_fu_10210_p2 = (icmp_ln306_15_fu_9382_p2 | icmp_ln265_106_fu_10178_p2);

assign or_ln265_214_fu_10224_p2 = (xor_ln307_35_fu_10190_p2 | or_ln265_213_fu_10210_p2);

assign or_ln265_215_fu_10280_p2 = (icmp_ln313_15_fu_9454_p2 | icmp_ln265_107_fu_10250_p2);

assign or_ln265_216_fu_10298_p2 = (xor_ln314_28_fu_10262_p2 | or_ln265_215_fu_10280_p2);

assign or_ln265_217_fu_10376_p2 = (icmp_ln299_16_fu_10318_p2 | icmp_ln265_108_fu_10354_p2);

assign or_ln265_218_fu_10392_p2 = (xor_ln300_35_fu_10366_p2 | or_ln265_217_fu_10376_p2);

assign or_ln265_219_fu_10450_p2 = (icmp_ln306_16_fu_10404_p2 | icmp_ln265_109_fu_10420_p2);

assign or_ln265_21_fu_2176_p2 = (icmp_ln306_3_fu_2124_p2 | icmp_ln265_10_fu_2140_p2);

assign or_ln265_220_fu_10464_p2 = (xor_ln307_36_fu_10432_p2 | or_ln265_219_fu_10450_p2);

assign or_ln265_221_fu_10524_p2 = (icmp_ln313_16_fu_10476_p2 | icmp_ln265_110_fu_10496_p2);

assign or_ln265_222_fu_10542_p2 = (xor_ln314_29_fu_10508_p2 | or_ln265_221_fu_10524_p2);

assign or_ln265_223_fu_10612_p2 = (icmp_ln299_17_fu_10554_p2 | icmp_ln265_111_fu_10590_p2);

assign or_ln265_224_fu_10628_p2 = (xor_ln300_36_fu_10602_p2 | or_ln265_223_fu_10612_p2);

assign or_ln265_225_fu_10686_p2 = (icmp_ln306_17_fu_10640_p2 | icmp_ln265_112_fu_10656_p2);

assign or_ln265_226_fu_10700_p2 = (xor_ln307_37_fu_10668_p2 | or_ln265_225_fu_10686_p2);

assign or_ln265_227_fu_10760_p2 = (icmp_ln313_17_fu_10712_p2 | icmp_ln265_113_fu_10732_p2);

assign or_ln265_228_fu_10778_p2 = (rev956_fu_10754_p2 | or_ln265_227_fu_10760_p2);

assign or_ln265_229_fu_10920_p2 = (icmp_ln299_14_fu_9060_p2 | icmp_ln265_114_fu_10896_p2);

assign or_ln265_22_fu_2190_p2 = (xor_ln307_3_fu_2152_p2 | or_ln265_21_fu_2176_p2);

assign or_ln265_231_fu_10992_p2 = (icmp_ln306_14_fu_9146_p2 | icmp_ln265_115_fu_10960_p2);

assign or_ln265_232_fu_11006_p2 = (xor_ln307_38_fu_10972_p2 | or_ln265_231_fu_10992_p2);

assign or_ln265_233_fu_11062_p2 = (icmp_ln313_14_fu_9218_p2 | icmp_ln265_116_fu_11032_p2);

assign or_ln265_234_fu_11080_p2 = (xor_ln314_30_fu_11044_p2 | or_ln265_233_fu_11062_p2);

assign or_ln265_235_fu_11154_p2 = (icmp_ln299_15_fu_9296_p2 | icmp_ln265_117_fu_11130_p2);

assign or_ln265_236_fu_11170_p2 = (xor_ln300_38_fu_11142_p2 | or_ln265_235_fu_11154_p2);

assign or_ln265_237_fu_11228_p2 = (icmp_ln306_15_fu_9382_p2 | icmp_ln265_118_fu_11196_p2);

assign or_ln265_238_fu_11242_p2 = (xor_ln307_39_fu_11208_p2 | or_ln265_237_fu_11228_p2);

assign or_ln265_239_fu_11298_p2 = (icmp_ln313_15_fu_9454_p2 | icmp_ln265_119_fu_11268_p2);

assign or_ln265_23_fu_2264_p2 = (icmp_ln313_3_fu_2210_p2 | icmp_ln265_11_fu_2230_p2);

assign or_ln265_240_fu_11312_p2 = (xor_ln314_31_fu_11280_p2 | or_ln265_239_fu_11298_p2);

assign or_ln265_241_fu_11382_p2 = (icmp_ln299_17_fu_10554_p2 | icmp_ln265_120_fu_11358_p2);

assign or_ln265_242_fu_11398_p2 = (xor_ln300_39_fu_11370_p2 | or_ln265_241_fu_11382_p2);

assign or_ln265_243_fu_11456_p2 = (icmp_ln306_17_fu_10640_p2 | icmp_ln265_121_fu_11424_p2);

assign or_ln265_244_fu_11470_p2 = (xor_ln307_40_fu_11436_p2 | or_ln265_243_fu_11456_p2);

assign or_ln265_245_fu_11526_p2 = (icmp_ln313_17_fu_10712_p2 | icmp_ln265_122_fu_11496_p2);

assign or_ln265_246_fu_11544_p2 = (xor_ln314_32_fu_11508_p2 | or_ln265_245_fu_11526_p2);

assign or_ln265_247_fu_13659_p2 = (icmp_ln299_18_fu_13636_p2 | icmp_ln265_123_reg_16357);

assign or_ln265_248_fu_13664_p2 = (icmp_ln299_18_fu_13636_p2 | icmp_ln265_123_reg_16357);

assign or_ln265_249_fu_13679_p2 = (xor_ln300_40_fu_13645_p2 | or_ln265_247_fu_13659_p2);

assign or_ln265_24_fu_2282_p2 = (xor_ln314_2_fu_2242_p2 | or_ln265_23_fu_2264_p2);

assign or_ln265_250_fu_13732_p2 = (icmp_ln306_18_fu_13697_p2 | icmp_ln265_124_reg_16363);

assign or_ln265_251_fu_13745_p2 = (xor_ln307_41_fu_13708_p2 | or_ln265_250_fu_13732_p2);

assign or_ln265_252_fu_11646_p2 = (icmp_ln313_18_fu_11620_p2 | icmp_ln265_125_fu_11640_p2);

assign or_ln265_253_fu_13801_p2 = (xor_ln314_33_fu_13769_p2 | or_ln265_252_reg_16368);

assign or_ln265_254_fu_11698_p2 = (icmp_ln299_19_fu_11652_p2 | icmp_ln265_126_fu_11688_p2);

assign or_ln265_255_fu_13843_p2 = (xor_ln300_41_fu_13823_p2 | or_ln265_254_reg_16380);

assign or_ln265_256_fu_13895_p2 = (icmp_ln306_19_fu_13861_p2 | icmp_ln265_127_reg_16388);

assign or_ln265_257_fu_13908_p2 = (xor_ln307_42_fu_13872_p2 | or_ln265_256_fu_13895_p2);

assign or_ln265_258_fu_13958_p2 = (icmp_ln313_19_fu_13928_p2 | icmp_ln265_128_reg_16393);

assign or_ln265_259_fu_13975_p2 = (rev986_fu_13952_p2 | or_ln265_258_fu_13958_p2);

assign or_ln265_25_fu_2356_p2 = (icmp_ln299_fu_1064_p2 | icmp_ln265_12_fu_2332_p2);

assign or_ln265_260_fu_11814_p2 = (icmp_ln299_16_fu_10318_p2 | icmp_ln265_129_fu_11790_p2);

assign or_ln265_262_fu_11868_p2 = (icmp_ln306_16_fu_10404_p2 | icmp_ln265_130_fu_11844_p2);

assign or_ln265_263_fu_11874_p2 = (xor_ln307_43_fu_11856_p2 | or_ln265_262_fu_11868_p2);

assign or_ln265_264_fu_11924_p2 = (icmp_ln313_16_fu_10476_p2 | icmp_ln265_131_fu_11900_p2);

assign or_ln265_265_fu_11930_p2 = (xor_ln314_34_fu_11912_p2 | or_ln265_264_fu_11924_p2);

assign or_ln265_266_fu_12004_p2 = (icmp_ln299_17_fu_10554_p2 | icmp_ln265_132_fu_11980_p2);

assign or_ln265_267_fu_12020_p2 = (xor_ln300_43_fu_11992_p2 | or_ln265_266_fu_12004_p2);

assign or_ln265_268_fu_12078_p2 = (icmp_ln306_17_fu_10640_p2 | icmp_ln265_133_fu_12046_p2);

assign or_ln265_269_fu_12092_p2 = (xor_ln307_44_fu_12058_p2 | or_ln265_268_fu_12078_p2);

assign or_ln265_26_fu_2372_p2 = (xor_ln300_3_fu_2344_p2 | or_ln265_25_fu_2356_p2);

assign or_ln265_270_fu_12148_p2 = (icmp_ln313_17_fu_10712_p2 | icmp_ln265_134_fu_12118_p2);

assign or_ln265_271_fu_12162_p2 = (xor_ln314_35_fu_12130_p2 | or_ln265_270_fu_12148_p2);

assign or_ln265_272_fu_12232_p2 = (icmp_ln299_19_fu_11652_p2 | icmp_ln265_135_fu_12208_p2);

assign or_ln265_273_fu_12238_p2 = (xor_ln300_44_fu_12220_p2 | or_ln265_272_fu_12232_p2);

assign or_ln265_274_fu_14155_p2 = (icmp_ln306_19_fu_13861_p2 | icmp_ln265_136_reg_16446);

assign or_ln265_275_fu_14168_p2 = (xor_ln307_45_fu_14137_p2 | or_ln265_274_fu_14155_p2);

assign or_ln265_276_fu_14208_p2 = (icmp_ln313_19_fu_13928_p2 | icmp_ln265_137_reg_16451);

assign or_ln265_277_fu_14225_p2 = (xor_ln314_36_fu_14190_p2 | or_ln265_276_fu_14208_p2);

assign or_ln265_278_fu_14272_p2 = (icmp_ln299_20_fu_14245_p2 | icmp_ln265_138_reg_16456);

assign or_ln265_279_fu_14277_p2 = (icmp_ln299_20_fu_14245_p2 | icmp_ln265_138_reg_16456);

assign or_ln265_27_fu_2430_p2 = (icmp_ln306_fu_1170_p2 | icmp_ln265_13_fu_2398_p2);

assign or_ln265_280_fu_14292_p2 = (xor_ln300_45_fu_14256_p2 | or_ln265_278_fu_14272_p2);

assign or_ln265_281_fu_14347_p2 = (icmp_ln306_20_fu_14312_p2 | icmp_ln265_139_reg_16462);

assign or_ln265_282_fu_14360_p2 = (xor_ln307_46_fu_14323_p2 | or_ln265_281_fu_14347_p2);

assign or_ln265_283_fu_14410_p2 = (icmp_ln313_20_fu_14380_p2 | icmp_ln265_140_reg_16467);

assign or_ln265_284_fu_14427_p2 = (xor_ln314_37_fu_14389_p2 | or_ln265_283_fu_14410_p2);

assign or_ln265_285_fu_14474_p2 = (icmp_ln299_21_fu_14447_p2 | icmp_ln265_141_reg_16472);

assign or_ln265_286_fu_14479_p2 = (icmp_ln299_21_fu_14447_p2 | icmp_ln265_141_reg_16472);

assign or_ln265_287_fu_14494_p2 = (xor_ln300_46_fu_14458_p2 | or_ln265_285_fu_14474_p2);

assign or_ln265_288_fu_14549_p2 = (icmp_ln306_21_fu_14514_p2 | icmp_ln265_142_reg_16478);

assign or_ln265_289_fu_14562_p2 = (xor_ln307_47_fu_14525_p2 | or_ln265_288_fu_14549_p2);

assign or_ln265_28_fu_2444_p2 = (xor_ln307_4_fu_2410_p2 | or_ln265_27_fu_2430_p2);

assign or_ln265_290_fu_14612_p2 = (icmp_ln313_21_fu_14582_p2 | icmp_ln265_143_reg_16483);

assign or_ln265_291_fu_14629_p2 = (rev1016_fu_14606_p2 | or_ln265_290_fu_14612_p2);

assign or_ln265_29_fu_2500_p2 = (icmp_ln313_fu_1260_p2 | icmp_ln265_14_fu_2470_p2);

assign or_ln265_2_fu_1226_p2 = (icmp_ln306_fu_1170_p2 | icmp_ln265_1_fu_1186_p2);

assign or_ln265_30_fu_2518_p2 = (xor_ln314_3_fu_2482_p2 | or_ln265_29_fu_2500_p2);

assign or_ln265_31_fu_2588_p2 = (icmp_ln299_2_fu_1650_p2 | icmp_ln265_15_fu_2564_p2);

assign or_ln265_32_fu_2604_p2 = (xor_ln300_4_fu_2576_p2 | or_ln265_31_fu_2588_p2);

assign or_ln265_33_fu_2662_p2 = (icmp_ln306_2_fu_1750_p2 | icmp_ln265_16_fu_2630_p2);

assign or_ln265_34_fu_2676_p2 = (xor_ln307_5_fu_2642_p2 | or_ln265_33_fu_2662_p2);

assign or_ln265_35_fu_2732_p2 = (icmp_ln313_2_fu_1836_p2 | icmp_ln265_17_fu_2702_p2);

assign or_ln265_36_fu_2750_p2 = (xor_ln314_4_fu_2714_p2 | or_ln265_35_fu_2732_p2);

assign or_ln265_37_fu_2828_p2 = (icmp_ln299_4_fu_2770_p2 | icmp_ln265_18_fu_2806_p2);

assign or_ln265_38_fu_2844_p2 = (xor_ln300_5_fu_2818_p2 | or_ln265_37_fu_2828_p2);

assign or_ln265_39_fu_2902_p2 = (icmp_ln306_4_fu_2856_p2 | icmp_ln265_19_fu_2872_p2);

assign or_ln265_3_fu_1240_p2 = (xor_ln307_fu_1198_p2 | or_ln265_2_fu_1226_p2);

assign or_ln265_40_fu_2916_p2 = (xor_ln307_6_fu_2884_p2 | or_ln265_39_fu_2902_p2);

assign or_ln265_41_fu_2976_p2 = (icmp_ln313_4_fu_2928_p2 | icmp_ln265_20_fu_2948_p2);

assign or_ln265_42_fu_2994_p2 = (xor_ln314_5_fu_2960_p2 | or_ln265_41_fu_2976_p2);

assign or_ln265_43_fu_3064_p2 = (icmp_ln299_5_fu_3006_p2 | icmp_ln265_21_fu_3042_p2);

assign or_ln265_44_fu_3080_p2 = (xor_ln300_6_fu_3054_p2 | or_ln265_43_fu_3064_p2);

assign or_ln265_45_fu_3138_p2 = (icmp_ln306_5_fu_3092_p2 | icmp_ln265_22_fu_3108_p2);

assign or_ln265_46_fu_3152_p2 = (xor_ln307_7_fu_3120_p2 | or_ln265_45_fu_3138_p2);

assign or_ln265_47_fu_3212_p2 = (icmp_ln313_5_fu_3164_p2 | icmp_ln265_23_fu_3184_p2);

assign or_ln265_48_fu_3230_p2 = (rev776_fu_3206_p2 | or_ln265_47_fu_3212_p2);

assign or_ln265_49_fu_3380_p2 = (icmp_ln299_1_fu_1360_p2 | icmp_ln265_24_fu_3356_p2);

assign or_ln265_4_fu_1318_p2 = (icmp_ln313_fu_1260_p2 | icmp_ln265_2_fu_1280_p2);

assign or_ln265_51_fu_3452_p2 = (icmp_ln306_1_fu_1464_p2 | icmp_ln265_25_fu_3420_p2);

assign or_ln265_52_fu_3466_p2 = (xor_ln307_8_fu_3432_p2 | or_ln265_51_fu_3452_p2);

assign or_ln265_53_fu_3522_p2 = (icmp_ln313_1_fu_1554_p2 | icmp_ln265_26_fu_3492_p2);

assign or_ln265_54_fu_3540_p2 = (xor_ln314_6_fu_3504_p2 | or_ln265_53_fu_3522_p2);

assign or_ln265_55_fu_3614_p2 = (icmp_ln299_2_fu_1650_p2 | icmp_ln265_27_fu_3590_p2);

assign or_ln265_56_fu_3630_p2 = (xor_ln300_8_fu_3602_p2 | or_ln265_55_fu_3614_p2);

assign or_ln265_57_fu_3688_p2 = (icmp_ln306_2_fu_1750_p2 | icmp_ln265_28_fu_3656_p2);

assign or_ln265_58_fu_3702_p2 = (xor_ln307_9_fu_3668_p2 | or_ln265_57_fu_3688_p2);

assign or_ln265_59_fu_3758_p2 = (icmp_ln313_2_fu_1836_p2 | icmp_ln265_29_fu_3728_p2);

assign or_ln265_5_fu_1336_p2 = (xor_ln314_fu_1292_p2 | or_ln265_4_fu_1318_p2);

assign or_ln265_60_fu_3776_p2 = (xor_ln314_7_fu_3740_p2 | or_ln265_59_fu_3758_p2);

assign or_ln265_61_fu_3846_p2 = (icmp_ln299_5_fu_3006_p2 | icmp_ln265_30_fu_3822_p2);

assign or_ln265_62_fu_3862_p2 = (xor_ln300_9_fu_3834_p2 | or_ln265_61_fu_3846_p2);

assign or_ln265_63_fu_3920_p2 = (icmp_ln306_5_fu_3092_p2 | icmp_ln265_31_fu_3888_p2);

assign or_ln265_64_fu_3934_p2 = (xor_ln307_10_fu_3900_p2 | or_ln265_63_fu_3920_p2);

assign or_ln265_65_fu_3990_p2 = (icmp_ln313_5_fu_3164_p2 | icmp_ln265_32_fu_3960_p2);

assign or_ln265_66_fu_4008_p2 = (xor_ln314_8_fu_3972_p2 | or_ln265_65_fu_3990_p2);

assign or_ln265_67_fu_4086_p2 = (icmp_ln299_6_fu_4028_p2 | icmp_ln265_33_fu_4064_p2);

assign or_ln265_68_fu_4102_p2 = (xor_ln300_10_fu_4076_p2 | or_ln265_67_fu_4086_p2);

assign or_ln265_69_fu_4160_p2 = (icmp_ln306_6_fu_4114_p2 | icmp_ln265_34_fu_4130_p2);

assign or_ln265_6_fu_1428_p2 = (icmp_ln299_1_fu_1360_p2 | icmp_ln265_3_fu_1396_p2);

assign or_ln265_70_fu_4174_p2 = (xor_ln307_11_fu_4142_p2 | or_ln265_69_fu_4160_p2);

assign or_ln265_71_fu_4234_p2 = (icmp_ln313_6_fu_4186_p2 | icmp_ln265_35_fu_4206_p2);

assign or_ln265_72_fu_4252_p2 = (xor_ln314_9_fu_4218_p2 | or_ln265_71_fu_4234_p2);

assign or_ln265_73_fu_4322_p2 = (icmp_ln299_7_fu_4264_p2 | icmp_ln265_36_fu_4300_p2);

assign or_ln265_74_fu_4338_p2 = (xor_ln300_11_fu_4312_p2 | or_ln265_73_fu_4322_p2);

assign or_ln265_75_fu_4396_p2 = (icmp_ln306_7_fu_4350_p2 | icmp_ln265_37_fu_4366_p2);

assign or_ln265_76_fu_4410_p2 = (xor_ln307_12_fu_4378_p2 | or_ln265_75_fu_4396_p2);

assign or_ln265_77_fu_4470_p2 = (icmp_ln313_7_fu_4422_p2 | icmp_ln265_38_fu_4442_p2);

assign or_ln265_78_fu_4488_p2 = (rev806_fu_4464_p2 | or_ln265_77_fu_4470_p2);

assign or_ln265_79_fu_4638_p2 = (icmp_ln299_4_fu_2770_p2 | icmp_ln265_39_fu_4614_p2);

assign or_ln265_7_fu_1444_p2 = (xor_ln300_fu_1408_p2 | or_ln265_6_fu_1428_p2);

assign or_ln265_81_fu_4710_p2 = (icmp_ln306_4_fu_2856_p2 | icmp_ln265_40_fu_4678_p2);

assign or_ln265_82_fu_4724_p2 = (xor_ln307_13_fu_4690_p2 | or_ln265_81_fu_4710_p2);

assign or_ln265_83_fu_4780_p2 = (icmp_ln313_4_fu_2928_p2 | icmp_ln265_41_fu_4750_p2);

assign or_ln265_84_fu_4798_p2 = (xor_ln314_10_fu_4762_p2 | or_ln265_83_fu_4780_p2);

assign or_ln265_85_fu_4872_p2 = (icmp_ln299_5_fu_3006_p2 | icmp_ln265_42_fu_4848_p2);

assign or_ln265_86_fu_4888_p2 = (xor_ln300_13_fu_4860_p2 | or_ln265_85_fu_4872_p2);

assign or_ln265_87_fu_4946_p2 = (icmp_ln306_5_fu_3092_p2 | icmp_ln265_43_fu_4914_p2);

assign or_ln265_88_fu_4960_p2 = (xor_ln307_14_fu_4926_p2 | or_ln265_87_fu_4946_p2);

assign or_ln265_89_fu_5016_p2 = (icmp_ln313_5_fu_3164_p2 | icmp_ln265_44_fu_4986_p2);

assign or_ln265_8_fu_1520_p2 = (icmp_ln306_1_fu_1464_p2 | icmp_ln265_4_fu_1480_p2);

assign or_ln265_90_fu_5034_p2 = (xor_ln314_11_fu_4998_p2 | or_ln265_89_fu_5016_p2);

assign or_ln265_91_fu_5104_p2 = (icmp_ln299_7_fu_4264_p2 | icmp_ln265_45_fu_5080_p2);

assign or_ln265_92_fu_5120_p2 = (xor_ln300_14_fu_5092_p2 | or_ln265_91_fu_5104_p2);

assign or_ln265_93_fu_5178_p2 = (icmp_ln306_7_fu_4350_p2 | icmp_ln265_46_fu_5146_p2);

assign or_ln265_94_fu_5192_p2 = (xor_ln307_15_fu_5158_p2 | or_ln265_93_fu_5178_p2);

assign or_ln265_95_fu_5248_p2 = (icmp_ln313_7_fu_4422_p2 | icmp_ln265_47_fu_5218_p2);

assign or_ln265_96_fu_5266_p2 = (xor_ln314_12_fu_5230_p2 | or_ln265_95_fu_5248_p2);

assign or_ln265_97_fu_5344_p2 = (icmp_ln299_8_fu_5286_p2 | icmp_ln265_48_fu_5322_p2);

assign or_ln265_98_fu_5360_p2 = (xor_ln300_15_fu_5334_p2 | or_ln265_97_fu_5344_p2);

assign or_ln265_99_fu_5418_p2 = (icmp_ln306_8_fu_5372_p2 | icmp_ln265_49_fu_5388_p2);

assign or_ln265_9_fu_1534_p2 = (xor_ln307_1_fu_1492_p2 | or_ln265_8_fu_1520_p2);

assign or_ln265_fu_1136_p2 = (icmp_ln299_fu_1064_p2 | icmp_ln265_fu_1104_p2);

assign or_ln313_10_fu_6944_p3 = {{1'd1}, {vxs_hits_t_37_fu_868_p4}};

assign or_ln313_11_fu_7966_p3 = {{1'd1}, {vxs_hits_t_27_fu_668_p4}};

assign or_ln313_12_fu_8202_p3 = {{1'd1}, {vxs_hits_t_38_fu_888_p4}};

assign or_ln313_13_fu_9224_p3 = {{1'd1}, {vxs_hits_t_28_fu_688_p4}};

assign or_ln313_14_fu_9460_p3 = {{1'd1}, {vxs_hits_t_39_fu_908_p4}};

assign or_ln313_15_fu_10482_p3 = {{1'd1}, {vxs_hits_t_29_fu_708_p4}};

assign or_ln313_16_fu_10718_p3 = {{1'd1}, {vxs_hits_t_40_fu_928_p4}};

assign or_ln313_17_fu_11626_p3 = {{1'd1}, {vxs_hits_t_30_fu_728_p4}};

assign or_ln313_18_fu_11720_p3 = {{1'd1}, {vxs_hits_t_41_fu_948_p4}};

assign or_ln313_19_fu_12334_p3 = {{1'd1}, {vxs_hits_t_31_fu_748_p4}};

assign or_ln313_1_fu_1560_p3 = {{1'd1}, {vxs_hits_t_22_fu_568_p4}};

assign or_ln313_20_fu_12406_p3 = {{1'd1}, {vxs_hits_t_42_fu_968_p4}};

assign or_ln313_2_fu_1842_p3 = {{1'd1}, {vxs_hits_t_33_fu_788_p4}};

assign or_ln313_3_fu_2216_p3 = {{1'd1}, {vxs_hits_t_fu_548_p4}};

assign or_ln313_4_fu_2934_p3 = {{1'd1}, {vxs_hits_t_23_fu_588_p4}};

assign or_ln313_5_fu_3170_p3 = {{1'd1}, {vxs_hits_t_34_fu_808_p4}};

assign or_ln313_6_fu_4192_p3 = {{1'd1}, {vxs_hits_t_24_fu_608_p4}};

assign or_ln313_7_fu_4428_p3 = {{1'd1}, {vxs_hits_t_35_fu_828_p4}};

assign or_ln313_8_fu_5450_p3 = {{1'd1}, {vxs_hits_t_25_fu_628_p4}};

assign or_ln313_9_fu_5686_p3 = {{1'd1}, {vxs_hits_t_36_fu_848_p4}};

assign or_ln313_s_fu_6708_p3 = {{1'd1}, {vxs_hits_t_26_fu_648_p4}};

assign or_ln321_1_fu_3290_p2 = (xor_ln321_1_fu_3246_p2 | icmp_ln285_1_fu_2026_p2);

assign or_ln321_2_fu_4548_p2 = (xor_ln321_2_fu_4504_p2 | icmp_ln285_2_fu_3328_p2);

assign or_ln321_3_fu_5806_p2 = (xor_ln321_3_fu_5762_p2 | icmp_ln285_3_fu_4586_p2);

assign or_ln321_4_fu_7064_p2 = (xor_ln321_4_fu_7020_p2 | icmp_ln285_4_fu_5844_p2);

assign or_ln321_5_fu_8322_p2 = (xor_ln321_5_fu_8278_p2 | icmp_ln285_5_fu_7102_p2);

assign or_ln321_6_fu_9580_p2 = (xor_ln321_6_fu_9536_p2 | icmp_ln285_6_fu_8360_p2);

assign or_ln321_7_fu_10838_p2 = (xor_ln321_7_fu_10794_p2 | icmp_ln285_7_fu_9618_p2);

assign or_ln321_8_fu_14036_p2 = (xor_ln321_8_fu_13999_p2 | icmp_ln285_8_reg_16336);

assign or_ln321_9_fu_14697_p2 = (xor_ln321_9_fu_14653_p2 | icmp_ln285_9_reg_16403);

assign or_ln321_fu_1964_p2 = (xor_ln321_fu_1932_p2 | icmp_ln285_fu_1042_p2);

assign or_ln_fu_1266_p3 = {{1'd1}, {vxs_hits_t_32_fu_768_p4}};

assign rev1016_fu_14606_p2 = (ult1015_fu_14602_p2 ^ 1'd1);

assign rev746_fu_1884_p2 = (ult745_fu_1878_p2 ^ 1'd1);

assign rev776_fu_3206_p2 = (ult775_fu_3200_p2 ^ 1'd1);

assign rev806_fu_4464_p2 = (ult805_fu_4458_p2 ^ 1'd1);

assign rev836_fu_5722_p2 = (ult835_fu_5716_p2 ^ 1'd1);

assign rev866_fu_6980_p2 = (ult865_fu_6974_p2 ^ 1'd1);

assign rev896_fu_8238_p2 = (ult895_fu_8232_p2 ^ 1'd1);

assign rev926_fu_9496_p2 = (ult925_fu_9490_p2 ^ 1'd1);

assign rev956_fu_10754_p2 = (ult955_fu_10748_p2 ^ 1'd1);

assign rev986_fu_13952_p2 = (ult985_fu_13948_p2 ^ 1'd1);

assign s_cluster_all_0_din = tmp_26_fu_15272_p39;

assign s_cluster_all_1_din = 2304'd0;

assign s_cluster_all_2_din = 2304'd0;

assign s_cluster_all_3_din = 2304'd0;

assign s_fiberout_din = tmp_27_fu_15625_p12;

assign select_ln191_1_fu_15414_p3 = ((icmp_ln191_2_fu_15409_p2[0:0] == 1'b1) ? allc_t_2_fu_13107_p3 : 3'd0);

assign select_ln191_2_fu_15468_p3 = ((icmp_ln191_4_fu_15463_p2[0:0] == 1'b1) ? allc_t_4_fu_13309_p3 : 3'd0);

assign select_ln191_3_fu_15522_p3 = ((icmp_ln191_6_fu_15517_p2[0:0] == 1'b1) ? allc_t_6_fu_13511_p3 : 3'd0);

assign select_ln191_4_fu_15576_p3 = ((icmp_ln191_8_fu_15571_p2[0:0] == 1'b1) ? allc_t_8_fu_14049_p3 : 3'd0);

assign select_ln191_5_fu_15401_p3 = ((icmp_ln191_1_fu_15368_p2[0:0] == 1'b1) ? newt_1_fu_15387_p3 : select_ln191_fu_15361_p3);

assign select_ln191_6_fu_15455_p3 = ((icmp_ln191_3_fu_15422_p2[0:0] == 1'b1) ? newt_3_fu_15441_p3 : select_ln191_1_fu_15414_p3);

assign select_ln191_7_fu_15509_p3 = ((icmp_ln191_5_fu_15476_p2[0:0] == 1'b1) ? newt_5_fu_15495_p3 : select_ln191_2_fu_15468_p3);

assign select_ln191_8_fu_15563_p3 = ((icmp_ln191_7_fu_15530_p2[0:0] == 1'b1) ? newt_7_fu_15549_p3 : select_ln191_3_fu_15522_p3);

assign select_ln191_9_fu_15617_p3 = ((icmp_ln191_9_fu_15584_p2[0:0] == 1'b1) ? newt_9_fu_15603_p3 : select_ln191_4_fu_15576_p3);

assign select_ln191_fu_15361_p3 = ((icmp_ln191_fu_15357_p2[0:0] == 1'b1) ? allc_t_reg_15745 : 3'd0);

assign sub_ln264_104_fu_8602_p2 = (zext_ln264_21_fu_6792_p1 - zext_ln264_23_fu_7814_p1);

assign sub_ln264_105_fu_8608_p2 = (zext_ln264_23_fu_7814_p1 - zext_ln264_21_fu_6792_p1);

assign sub_ln264_108_fu_8834_p2 = (zext_ln264_25_fu_8050_p1 - zext_ln264_23_fu_7814_p1);

assign sub_ln264_109_fu_8840_p2 = (zext_ln264_23_fu_7814_p1 - zext_ln264_25_fu_8050_p1);

assign sub_ln264_112_fu_9076_p2 = (zext_ln264_27_fu_9072_p1 - zext_ln264_23_fu_7814_p1);

assign sub_ln264_113_fu_9082_p2 = (zext_ln264_23_fu_7814_p1 - zext_ln264_27_fu_9072_p1);

assign sub_ln264_116_fu_9312_p2 = (zext_ln264_29_fu_9308_p1 - zext_ln264_23_fu_7814_p1);

assign sub_ln264_117_fu_9318_p2 = (zext_ln264_23_fu_7814_p1 - zext_ln264_29_fu_9308_p1);

assign sub_ln264_122_fu_9860_p2 = (zext_ln264_25_fu_8050_p1 - zext_ln264_27_fu_9072_p1);

assign sub_ln264_123_fu_9866_p2 = (zext_ln264_27_fu_9072_p1 - zext_ln264_25_fu_8050_p1);

assign sub_ln264_126_fu_10092_p2 = (zext_ln264_29_fu_9308_p1 - zext_ln264_27_fu_9072_p1);

assign sub_ln264_127_fu_10098_p2 = (zext_ln264_27_fu_9072_p1 - zext_ln264_29_fu_9308_p1);

assign sub_ln264_130_fu_10334_p2 = (zext_ln264_31_fu_10330_p1 - zext_ln264_27_fu_9072_p1);

assign sub_ln264_131_fu_10340_p2 = (zext_ln264_27_fu_9072_p1 - zext_ln264_31_fu_10330_p1);

assign sub_ln264_134_fu_10570_p2 = (zext_ln264_33_fu_10566_p1 - zext_ln264_27_fu_9072_p1);

assign sub_ln264_135_fu_10576_p2 = (zext_ln264_27_fu_9072_p1 - zext_ln264_33_fu_10566_p1);

assign sub_ln264_140_fu_11110_p2 = (zext_ln264_29_fu_9308_p1 - zext_ln264_31_fu_10330_p1);

assign sub_ln264_141_fu_11116_p2 = (zext_ln264_31_fu_10330_p1 - zext_ln264_29_fu_9308_p1);

assign sub_ln264_144_fu_11338_p2 = (zext_ln264_33_fu_10566_p1 - zext_ln264_31_fu_10330_p1);

assign sub_ln264_145_fu_11344_p2 = (zext_ln264_31_fu_10330_p1 - zext_ln264_33_fu_10566_p1);

assign sub_ln264_148_fu_11574_p2 = (zext_ln264_35_fu_11570_p1 - zext_ln264_31_fu_10330_p1);

assign sub_ln264_149_fu_11580_p2 = (zext_ln264_31_fu_10330_p1 - zext_ln264_35_fu_11570_p1);

assign sub_ln264_14_fu_2312_p2 = (zext_ln264_fu_1076_p1 - zext_ln264_2_fu_1372_p1);

assign sub_ln264_152_fu_11668_p2 = (zext_ln264_37_fu_11664_p1 - zext_ln264_31_fu_10330_p1);

assign sub_ln264_153_fu_11674_p2 = (zext_ln264_31_fu_10330_p1 - zext_ln264_37_fu_11664_p1);

assign sub_ln264_158_fu_11960_p2 = (zext_ln264_33_fu_10566_p1 - zext_ln264_35_fu_11570_p1);

assign sub_ln264_159_fu_11966_p2 = (zext_ln264_35_fu_11570_p1 - zext_ln264_33_fu_10566_p1);

assign sub_ln264_15_fu_2318_p2 = (zext_ln264_2_fu_1372_p1 - zext_ln264_fu_1076_p1);

assign sub_ln264_162_fu_12188_p2 = (zext_ln264_37_fu_11664_p1 - zext_ln264_35_fu_11570_p1);

assign sub_ln264_163_fu_12194_p2 = (zext_ln264_35_fu_11570_p1 - zext_ln264_37_fu_11664_p1);

assign sub_ln264_166_fu_12292_p2 = (zext_ln264_39_fu_12288_p1 - zext_ln264_35_fu_11570_p1);

assign sub_ln264_167_fu_12298_p2 = (zext_ln264_35_fu_11570_p1 - zext_ln264_39_fu_12288_p1);

assign sub_ln264_170_fu_12364_p2 = (zext_ln264_41_fu_12360_p1 - zext_ln264_35_fu_11570_p1);

assign sub_ln264_171_fu_12370_p2 = (zext_ln264_35_fu_11570_p1 - zext_ln264_41_fu_12360_p1);

assign sub_ln264_18_fu_2544_p2 = (zext_ln264_4_fu_1662_p1 - zext_ln264_2_fu_1372_p1);

assign sub_ln264_19_fu_2550_p2 = (zext_ln264_2_fu_1372_p1 - zext_ln264_4_fu_1662_p1);

assign sub_ln264_1_fu_1086_p2 = (zext_ln291_fu_1048_p1 - zext_ln264_fu_1076_p1);

assign sub_ln264_22_fu_2786_p2 = (zext_ln264_7_fu_2782_p1 - zext_ln264_2_fu_1372_p1);

assign sub_ln264_23_fu_2792_p2 = (zext_ln264_2_fu_1372_p1 - zext_ln264_7_fu_2782_p1);

assign sub_ln264_26_fu_3022_p2 = (zext_ln264_9_fu_3018_p1 - zext_ln264_2_fu_1372_p1);

assign sub_ln264_27_fu_3028_p2 = (zext_ln264_2_fu_1372_p1 - zext_ln264_9_fu_3018_p1);

assign sub_ln264_32_fu_3570_p2 = (zext_ln264_4_fu_1662_p1 - zext_ln264_7_fu_2782_p1);

assign sub_ln264_33_fu_3576_p2 = (zext_ln264_7_fu_2782_p1 - zext_ln264_4_fu_1662_p1);

assign sub_ln264_36_fu_3802_p2 = (zext_ln264_9_fu_3018_p1 - zext_ln264_7_fu_2782_p1);

assign sub_ln264_37_fu_3808_p2 = (zext_ln264_7_fu_2782_p1 - zext_ln264_9_fu_3018_p1);

assign sub_ln264_40_fu_4044_p2 = (zext_ln264_11_fu_4040_p1 - zext_ln264_7_fu_2782_p1);

assign sub_ln264_41_fu_4050_p2 = (zext_ln264_7_fu_2782_p1 - zext_ln264_11_fu_4040_p1);

assign sub_ln264_44_fu_4280_p2 = (zext_ln264_13_fu_4276_p1 - zext_ln264_7_fu_2782_p1);

assign sub_ln264_45_fu_4286_p2 = (zext_ln264_7_fu_2782_p1 - zext_ln264_13_fu_4276_p1);

assign sub_ln264_4_fu_1376_p2 = (zext_ln264_2_fu_1372_p1 - zext_ln291_fu_1048_p1);

assign sub_ln264_50_fu_4828_p2 = (zext_ln264_9_fu_3018_p1 - zext_ln264_11_fu_4040_p1);

assign sub_ln264_51_fu_4834_p2 = (zext_ln264_11_fu_4040_p1 - zext_ln264_9_fu_3018_p1);

assign sub_ln264_54_fu_5060_p2 = (zext_ln264_13_fu_4276_p1 - zext_ln264_11_fu_4040_p1);

assign sub_ln264_55_fu_5066_p2 = (zext_ln264_11_fu_4040_p1 - zext_ln264_13_fu_4276_p1);

assign sub_ln264_58_fu_5302_p2 = (zext_ln264_15_fu_5298_p1 - zext_ln264_11_fu_4040_p1);

assign sub_ln264_59_fu_5308_p2 = (zext_ln264_11_fu_4040_p1 - zext_ln264_15_fu_5298_p1);

assign sub_ln264_5_fu_1382_p2 = (zext_ln291_fu_1048_p1 - zext_ln264_2_fu_1372_p1);

assign sub_ln264_62_fu_5538_p2 = (zext_ln264_17_fu_5534_p1 - zext_ln264_11_fu_4040_p1);

assign sub_ln264_63_fu_5544_p2 = (zext_ln264_11_fu_4040_p1 - zext_ln264_17_fu_5534_p1);

assign sub_ln264_68_fu_6086_p2 = (zext_ln264_13_fu_4276_p1 - zext_ln264_15_fu_5298_p1);

assign sub_ln264_69_fu_6092_p2 = (zext_ln264_15_fu_5298_p1 - zext_ln264_13_fu_4276_p1);

assign sub_ln264_72_fu_6318_p2 = (zext_ln264_17_fu_5534_p1 - zext_ln264_15_fu_5298_p1);

assign sub_ln264_73_fu_6324_p2 = (zext_ln264_15_fu_5298_p1 - zext_ln264_17_fu_5534_p1);

assign sub_ln264_76_fu_6560_p2 = (zext_ln264_19_fu_6556_p1 - zext_ln264_15_fu_5298_p1);

assign sub_ln264_77_fu_6566_p2 = (zext_ln264_15_fu_5298_p1 - zext_ln264_19_fu_6556_p1);

assign sub_ln264_80_fu_6796_p2 = (zext_ln264_21_fu_6792_p1 - zext_ln264_15_fu_5298_p1);

assign sub_ln264_81_fu_6802_p2 = (zext_ln264_15_fu_5298_p1 - zext_ln264_21_fu_6792_p1);

assign sub_ln264_86_fu_7344_p2 = (zext_ln264_17_fu_5534_p1 - zext_ln264_19_fu_6556_p1);

assign sub_ln264_87_fu_7350_p2 = (zext_ln264_19_fu_6556_p1 - zext_ln264_17_fu_5534_p1);

assign sub_ln264_8_fu_1666_p2 = (zext_ln264_4_fu_1662_p1 - zext_ln291_fu_1048_p1);

assign sub_ln264_90_fu_7576_p2 = (zext_ln264_21_fu_6792_p1 - zext_ln264_19_fu_6556_p1);

assign sub_ln264_91_fu_7582_p2 = (zext_ln264_19_fu_6556_p1 - zext_ln264_21_fu_6792_p1);

assign sub_ln264_94_fu_7818_p2 = (zext_ln264_23_fu_7814_p1 - zext_ln264_19_fu_6556_p1);

assign sub_ln264_95_fu_7824_p2 = (zext_ln264_19_fu_6556_p1 - zext_ln264_23_fu_7814_p1);

assign sub_ln264_98_fu_8054_p2 = (zext_ln264_25_fu_8050_p1 - zext_ln264_19_fu_6556_p1);

assign sub_ln264_99_fu_8060_p2 = (zext_ln264_19_fu_6556_p1 - zext_ln264_25_fu_8050_p1);

assign sub_ln264_9_fu_1672_p2 = (zext_ln291_fu_1048_p1 - zext_ln264_4_fu_1662_p1);

assign sub_ln264_fu_1080_p2 = (zext_ln264_fu_1076_p1 - zext_ln291_fu_1048_p1);

assign tmp10_fu_14934_p6 = {{{{{allc_nhits_9_fu_14702_p3}, {5'd0}}, {allc_t_9_fu_14710_p3}}, {allc_e_9_fu_14717_p3}}, {16'd0}};

assign tmp11_fu_15004_p5 = {{{{tmp_29_fu_14984_p4}, {tmp_30_fu_14994_p4}}, {tmp_28_fu_14954_p4}}, {5'd0}};

assign tmp1_fu_14834_p6 = {{{{{allc_nhits_4_fu_13303_p3}, {5'd0}}, {allc_t_4_fu_13309_p3}}, {allc_e_4_fu_13315_p3}}, {16'd0}};

assign tmp2_fu_14757_p6 = {{{{{allc_nhits_reg_15740}, {5'd0}}, {allc_t_reg_15745}}, {allc_e_reg_15751}}, {16'd0}};

assign tmp3_fu_14854_p6 = {{{{{allc_nhits_5_fu_13404_p3}, {5'd0}}, {allc_t_5_fu_13410_p3}}, {allc_e_5_fu_13416_p3}}, {16'd0}};

assign tmp4_fu_14774_p6 = {{{{{allc_nhits_1_fu_13000_p3}, {5'd0}}, {allc_t_1_fu_13006_p3}}, {allc_e_1_fu_13012_p3}}, {16'd0}};

assign tmp5_fu_14874_p6 = {{{{{allc_nhits_6_fu_13505_p3}, {5'd0}}, {allc_t_6_fu_13511_p3}}, {allc_e_6_fu_13517_p3}}, {16'd0}};

assign tmp6_fu_14794_p6 = {{{{{allc_nhits_2_fu_13101_p3}, {5'd0}}, {allc_t_2_fu_13107_p3}}, {allc_e_2_fu_13113_p3}}, {16'd0}};

assign tmp7_fu_14894_p6 = {{{{{allc_nhits_7_fu_13606_p3}, {5'd0}}, {allc_t_7_fu_13612_p3}}, {allc_e_7_fu_13618_p3}}, {16'd0}};

assign tmp8_fu_14814_p6 = {{{{{allc_nhits_3_fu_13202_p3}, {5'd0}}, {allc_t_3_fu_13208_p3}}, {allc_e_3_fu_13214_p3}}, {16'd0}};

assign tmp9_fu_14914_p6 = {{{{{allc_nhits_8_fu_14041_p3}, {5'd0}}, {allc_t_8_fu_14049_p3}}, {allc_e_8_fu_14056_p3}}, {16'd0}};

assign tmp_10_fu_15112_p4 = {{or_ln149_5_fu_14868_p2[43:40]}};

assign tmp_11_fu_15122_p4 = {{or_ln149_6_fu_14888_p2[11:8]}};

assign tmp_12_fu_15132_p4 = {{or_ln149_6_fu_14888_p2[43:40]}};

assign tmp_13_fu_15142_p4 = {{or_ln149_7_fu_14908_p2[11:8]}};

assign tmp_14_fu_15152_p4 = {{or_ln149_7_fu_14908_p2[43:40]}};

assign tmp_15_fu_15162_p4 = {{or_ln149_8_fu_14928_p2[11:8]}};

assign tmp_16_fu_15172_p4 = {{or_ln149_8_fu_14928_p2[43:40]}};

assign tmp_17_fu_15182_p4 = {{or_ln149_9_fu_14948_p2[11:8]}};

assign tmp_18_fu_15192_p4 = {{or_ln149_9_fu_14948_p2[43:40]}};

assign tmp_19_fu_15202_p4 = {{or_ln149_9_fu_14948_p2[34:16]}};

assign tmp_1_fu_15102_p4 = {{or_ln149_5_fu_14868_p2[11:8]}};

assign tmp_20_fu_15212_p4 = {{or_ln149_8_fu_14928_p2[34:16]}};

assign tmp_21_fu_15222_p4 = {{or_ln149_7_fu_14908_p2[34:16]}};

assign tmp_22_fu_15232_p4 = {{or_ln149_6_fu_14888_p2[34:16]}};

assign tmp_23_fu_15242_p4 = {{or_ln149_5_fu_14868_p2[34:16]}};

assign tmp_24_fu_15252_p4 = {{or_ln149_4_fu_14848_p2[34:16]}};

assign tmp_25_fu_15262_p4 = {{or_ln149_3_fu_14828_p2[34:16]}};

assign tmp_26_fu_15272_p39 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_18_fu_15192_p4}}}, {tmp_19_fu_15202_p4}}}, {tmp_17_fu_15182_p4}}}, {5'd1}}}, {tmp_16_fu_15172_p4}}}, {tmp_20_fu_15212_p4}}}, {tmp_15_fu_15162_p4}}}, {5'd1}}}, {tmp_14_fu_15152_p4}}}, {tmp_21_fu_15222_p4}}}, {tmp_13_fu_15142_p4}}}, {5'd1}}}, {tmp_12_fu_15132_p4}}}, {tmp_22_fu_15232_p4}}}, {tmp_11_fu_15122_p4}}}, {5'd1}}}, {tmp_10_fu_15112_p4}}}, {tmp_23_fu_15242_p4}}}, {tmp_1_fu_15102_p4}}}, {5'd1}}}, {tmp_s_fu_15092_p4}}}, {tmp_24_fu_15252_p4}}}, {tmp_9_fu_15082_p4}}}, {5'd1}}}, {tmp_8_fu_15072_p4}}}, {tmp_25_fu_15262_p4}}}, {tmp_7_fu_15062_p4}}}, {5'd1}}}, {tmp_6_fu_15052_p4}}}, {tmp_5_fu_15042_p4}}}, {tmp_4_fu_15032_p4}}}, {5'd1}}}, {tmp_2_fu_14974_p4}}}, {tmp_3_fu_15022_p4}}}, {tmp_fu_14964_p4}}}, {5'd1}}}, {or_ln149_10_fu_15016_p2}};

assign tmp_27_fu_15625_p12 = {{{{{{{{{{{{{{{{{{{{1'd0}, {or_ln191_4_fu_15611_p2}}}, {select_ln191_9_fu_15617_p3}}}, {or_ln191_3_fu_15557_p2}}}, {select_ln191_8_fu_15563_p3}}}, {or_ln191_2_fu_15503_p2}}}, {select_ln191_7_fu_15509_p3}}}, {or_ln191_1_fu_15449_p2}}}, {select_ln191_6_fu_15455_p3}}}, {or_ln191_fu_15395_p2}}}, {select_ln191_5_fu_15401_p3}};

assign tmp_28_fu_14954_p4 = {{or_ln149_fu_14768_p2[11:8]}};

assign tmp_29_fu_14984_p4 = {{or_ln149_fu_14768_p2[43:40]}};

assign tmp_2_fu_14974_p4 = {{or_ln149_1_fu_14788_p2[43:40]}};

assign tmp_30_fu_14994_p4 = {{or_ln149_fu_14768_p2[34:16]}};

assign tmp_3_fu_15022_p4 = {{or_ln149_1_fu_14788_p2[34:16]}};

assign tmp_4_fu_15032_p4 = {{or_ln149_2_fu_14808_p2[11:8]}};

assign tmp_5_fu_15042_p4 = {{or_ln149_2_fu_14808_p2[34:16]}};

assign tmp_6_fu_15052_p4 = {{or_ln149_2_fu_14808_p2[43:40]}};

assign tmp_7_fu_15062_p4 = {{or_ln149_3_fu_14828_p2[11:8]}};

assign tmp_8_fu_15072_p4 = {{or_ln149_3_fu_14828_p2[43:40]}};

assign tmp_9_fu_15082_p4 = {{or_ln149_4_fu_14848_p2[11:8]}};

assign tmp_fu_14964_p4 = {{or_ln149_1_fu_14788_p2[11:8]}};

assign tmp_s_fu_15092_p4 = {{or_ln149_4_fu_14848_p2[43:40]}};

assign total_e_100_fu_13123_p2 = (total_e_99_reg_15928 + zext_ln303_11_fu_13120_p1);

assign total_e_101_fu_13128_p3 = ((or_ln265_97_reg_15934[0:0] == 1'b1) ? total_e_99_reg_15928 : total_e_100_fu_13123_p2);

assign total_e_102_fu_13137_p2 = (total_e_101_fu_13128_p3 + zext_ln310_12_fu_13134_p1);

assign total_e_103_fu_13143_p3 = ((or_ln265_99_reg_15939[0:0] == 1'b1) ? total_e_101_fu_13128_p3 : total_e_102_fu_13137_p2);

assign total_e_104_fu_13153_p2 = (total_e_103_fu_13143_p3 + zext_ln317_12_fu_13150_p1);

assign total_e_105_fu_13159_p3 = ((or_ln265_101_reg_15944[0:0] == 1'b1) ? total_e_103_fu_13143_p3 : total_e_104_fu_13153_p2);

assign total_e_106_fu_13166_p2 = (total_e_105_fu_13159_p3 + zext_ln303_13_reg_15949);

assign total_e_107_fu_13171_p3 = ((or_ln265_103_reg_15954[0:0] == 1'b1) ? total_e_105_fu_13159_p3 : total_e_106_fu_13166_p2);

assign total_e_108_fu_13178_p2 = (total_e_107_fu_13171_p3 + zext_ln310_14_reg_15959);

assign total_e_109_fu_13183_p3 = ((or_ln265_105_reg_15964[0:0] == 1'b1) ? total_e_107_fu_13171_p3 : total_e_108_fu_13178_p2);

assign total_e_10_fu_1546_p3 = ((or_ln265_8_fu_1520_p2[0:0] == 1'b1) ? total_e_8_fu_1456_p3 : total_e_9_fu_1514_p2);

assign total_e_110_fu_13190_p2 = (total_e_109_fu_13183_p3 + zext_ln317_14_reg_15969);

assign total_e_111_fu_13195_p3 = ((or_ln265_107_reg_15974[0:0] == 1'b1) ? total_e_109_fu_13183_p3 : total_e_110_fu_13190_p2);

assign total_e_113_fu_5890_p2 = (zext_ln303_12_fu_5340_p1 + zext_ln303_9_fu_4082_p1);

assign total_e_114_fu_5918_p3 = ((or_ln265_109_fu_5896_p2[0:0] == 1'b1) ? zext_ln303_12_fu_5340_p1 : total_e_113_fu_5890_p2);

assign total_e_115_fu_5962_p2 = (zext_ln293_9_fu_5926_p1 + zext_ln310_10_fu_4156_p1);

assign total_e_116_fu_5994_p3 = ((or_ln265_111_fu_5968_p2[0:0] == 1'b1) ? zext_ln293_9_fu_5926_p1 : total_e_115_fu_5962_p2);

assign total_e_117_fu_6032_p2 = (total_e_116_fu_5994_p3 + zext_ln317_10_fu_4230_p1);

assign total_e_118_fu_6068_p3 = ((or_ln265_113_fu_6038_p2[0:0] == 1'b1) ? total_e_116_fu_5994_p3 : total_e_117_fu_6032_p2);

assign total_e_119_fu_6124_p2 = (zext_ln293_10_fu_6076_p1 + zext_ln303_10_fu_4318_p1);

assign total_e_11_fu_1606_p2 = (total_e_10_fu_1546_p3 + zext_ln317_1_fu_1598_p1);

assign total_e_120_fu_6158_p3 = ((or_ln265_115_fu_6130_p2[0:0] == 1'b1) ? zext_ln293_10_fu_6076_p1 : total_e_119_fu_6124_p2);

assign total_e_121_fu_6198_p2 = (total_e_120_fu_6158_p3 + zext_ln310_11_fu_4392_p1);

assign total_e_122_fu_6230_p3 = ((or_ln265_117_fu_6204_p2[0:0] == 1'b1) ? total_e_120_fu_6158_p3 : total_e_121_fu_6198_p2);

assign total_e_123_fu_6268_p2 = (total_e_122_fu_6230_p3 + zext_ln317_11_fu_4454_p1);

assign total_e_124_fu_6304_p3 = ((or_ln265_119_fu_6274_p2[0:0] == 1'b1) ? total_e_122_fu_6230_p3 : total_e_123_fu_6268_p2);

assign total_e_125_fu_6356_p2 = (total_e_124_fu_6304_p3 + zext_ln303_13_fu_5576_p1);

assign total_e_126_fu_6390_p3 = ((or_ln265_121_fu_6362_p2[0:0] == 1'b1) ? total_e_124_fu_6304_p3 : total_e_125_fu_6356_p2);

assign total_e_127_fu_6430_p2 = (total_e_126_fu_6390_p3 + zext_ln310_14_fu_5650_p1);

assign total_e_128_fu_6462_p3 = ((or_ln265_123_fu_6436_p2[0:0] == 1'b1) ? total_e_126_fu_6390_p3 : total_e_127_fu_6430_p2);

assign total_e_129_fu_6500_p2 = (total_e_128_fu_6462_p3 + zext_ln317_14_fu_5712_p1);

assign total_e_12_fu_1642_p3 = ((or_ln265_10_fu_1612_p2[0:0] == 1'b1) ? total_e_10_fu_1546_p3 : total_e_11_fu_1606_p2);

assign total_e_130_fu_6536_p3 = ((or_ln265_125_fu_6506_p2[0:0] == 1'b1) ? total_e_128_fu_6462_p3 : total_e_129_fu_6500_p2);

assign total_e_131_fu_13224_p2 = (total_e_130_reg_16006 + zext_ln303_14_fu_13221_p1);

assign total_e_132_fu_13229_p3 = ((or_ln265_127_reg_16012[0:0] == 1'b1) ? total_e_130_reg_16006 : total_e_131_fu_13224_p2);

assign total_e_133_fu_13238_p2 = (total_e_132_fu_13229_p3 + zext_ln310_15_fu_13235_p1);

assign total_e_134_fu_13244_p3 = ((or_ln265_129_reg_16017[0:0] == 1'b1) ? total_e_132_fu_13229_p3 : total_e_133_fu_13238_p2);

assign total_e_135_fu_13254_p2 = (total_e_134_fu_13244_p3 + zext_ln317_15_fu_13251_p1);

assign total_e_136_fu_13260_p3 = ((or_ln265_131_reg_16022[0:0] == 1'b1) ? total_e_134_fu_13244_p3 : total_e_135_fu_13254_p2);

assign total_e_137_fu_13267_p2 = (total_e_136_fu_13260_p3 + zext_ln303_16_reg_16027);

assign total_e_138_fu_13272_p3 = ((or_ln265_133_reg_16032[0:0] == 1'b1) ? total_e_136_fu_13260_p3 : total_e_137_fu_13267_p2);

assign total_e_139_fu_13279_p2 = (total_e_138_fu_13272_p3 + zext_ln310_17_reg_16037);

assign total_e_13_fu_1708_p2 = (total_e_12_fu_1642_p3 + zext_ln303_2_fu_1704_p1);

assign total_e_140_fu_13284_p3 = ((or_ln265_135_reg_16042[0:0] == 1'b1) ? total_e_138_fu_13272_p3 : total_e_139_fu_13279_p2);

assign total_e_141_fu_13291_p2 = (total_e_140_fu_13284_p3 + zext_ln317_17_reg_16047);

assign total_e_142_fu_13296_p3 = ((or_ln265_137_reg_16052[0:0] == 1'b1) ? total_e_140_fu_13284_p3 : total_e_141_fu_13291_p2);

assign total_e_144_fu_7148_p2 = (zext_ln303_15_fu_6598_p1 + zext_ln303_12_fu_5340_p1);

assign total_e_145_fu_7176_p3 = ((or_ln265_139_fu_7154_p2[0:0] == 1'b1) ? zext_ln303_15_fu_6598_p1 : total_e_144_fu_7148_p2);

assign total_e_146_fu_7220_p2 = (zext_ln293_11_fu_7184_p1 + zext_ln310_13_fu_5414_p1);

assign total_e_147_fu_7252_p3 = ((or_ln265_141_fu_7226_p2[0:0] == 1'b1) ? zext_ln293_11_fu_7184_p1 : total_e_146_fu_7220_p2);

assign total_e_148_fu_7290_p2 = (total_e_147_fu_7252_p3 + zext_ln317_13_fu_5488_p1);

assign total_e_149_fu_7326_p3 = ((or_ln265_143_fu_7296_p2[0:0] == 1'b1) ? total_e_147_fu_7252_p3 : total_e_148_fu_7290_p2);

assign total_e_14_fu_1742_p3 = ((or_ln265_12_fu_1714_p2[0:0] == 1'b1) ? total_e_12_fu_1642_p3 : total_e_13_fu_1708_p2);

assign total_e_150_fu_7382_p2 = (zext_ln293_12_fu_7334_p1 + zext_ln303_13_fu_5576_p1);

assign total_e_151_fu_7416_p3 = ((or_ln265_145_fu_7388_p2[0:0] == 1'b1) ? zext_ln293_12_fu_7334_p1 : total_e_150_fu_7382_p2);

assign total_e_152_fu_7456_p2 = (total_e_151_fu_7416_p3 + zext_ln310_14_fu_5650_p1);

assign total_e_153_fu_7488_p3 = ((or_ln265_147_fu_7462_p2[0:0] == 1'b1) ? total_e_151_fu_7416_p3 : total_e_152_fu_7456_p2);

assign total_e_154_fu_7526_p2 = (total_e_153_fu_7488_p3 + zext_ln317_14_fu_5712_p1);

assign total_e_155_fu_7562_p3 = ((or_ln265_149_fu_7532_p2[0:0] == 1'b1) ? total_e_153_fu_7488_p3 : total_e_154_fu_7526_p2);

assign total_e_156_fu_7614_p2 = (total_e_155_fu_7562_p3 + zext_ln303_16_fu_6834_p1);

assign total_e_157_fu_7648_p3 = ((or_ln265_151_fu_7620_p2[0:0] == 1'b1) ? total_e_155_fu_7562_p3 : total_e_156_fu_7614_p2);

assign total_e_158_fu_7688_p2 = (total_e_157_fu_7648_p3 + zext_ln310_17_fu_6908_p1);

assign total_e_159_fu_7720_p3 = ((or_ln265_153_fu_7694_p2[0:0] == 1'b1) ? total_e_157_fu_7648_p3 : total_e_158_fu_7688_p2);

assign total_e_15_fu_1796_p2 = (total_e_14_fu_1742_p3 + zext_ln310_2_fu_1792_p1);

assign total_e_160_fu_7758_p2 = (total_e_159_fu_7720_p3 + zext_ln317_17_fu_6970_p1);

assign total_e_161_fu_7794_p3 = ((or_ln265_155_fu_7764_p2[0:0] == 1'b1) ? total_e_159_fu_7720_p3 : total_e_160_fu_7758_p2);

assign total_e_162_fu_13325_p2 = (total_e_161_reg_16084 + zext_ln303_17_fu_13322_p1);

assign total_e_163_fu_13330_p3 = ((or_ln265_157_reg_16090[0:0] == 1'b1) ? total_e_161_reg_16084 : total_e_162_fu_13325_p2);

assign total_e_164_fu_13339_p2 = (total_e_163_fu_13330_p3 + zext_ln310_18_fu_13336_p1);

assign total_e_165_fu_13345_p3 = ((or_ln265_159_reg_16095[0:0] == 1'b1) ? total_e_163_fu_13330_p3 : total_e_164_fu_13339_p2);

assign total_e_166_fu_13355_p2 = (total_e_165_fu_13345_p3 + zext_ln317_18_fu_13352_p1);

assign total_e_167_fu_13361_p3 = ((or_ln265_161_reg_16100[0:0] == 1'b1) ? total_e_165_fu_13345_p3 : total_e_166_fu_13355_p2);

assign total_e_168_fu_13368_p2 = (total_e_167_fu_13361_p3 + zext_ln303_19_reg_16105);

assign total_e_169_fu_13373_p3 = ((or_ln265_163_reg_16110[0:0] == 1'b1) ? total_e_167_fu_13361_p3 : total_e_168_fu_13368_p2);

assign total_e_16_fu_1828_p3 = ((or_ln265_14_fu_1802_p2[0:0] == 1'b1) ? total_e_14_fu_1742_p3 : total_e_15_fu_1796_p2);

assign total_e_170_fu_13380_p2 = (total_e_169_fu_13373_p3 + zext_ln310_20_reg_16115);

assign total_e_171_fu_13385_p3 = ((or_ln265_165_reg_16120[0:0] == 1'b1) ? total_e_169_fu_13373_p3 : total_e_170_fu_13380_p2);

assign total_e_172_fu_13392_p2 = (total_e_171_fu_13385_p3 + zext_ln317_20_reg_16125);

assign total_e_173_fu_13397_p3 = ((or_ln265_167_reg_16130[0:0] == 1'b1) ? total_e_171_fu_13385_p3 : total_e_172_fu_13392_p2);

assign total_e_175_fu_8406_p2 = (zext_ln303_18_fu_7856_p1 + zext_ln303_15_fu_6598_p1);

assign total_e_176_fu_8434_p3 = ((or_ln265_169_fu_8412_p2[0:0] == 1'b1) ? zext_ln303_18_fu_7856_p1 : total_e_175_fu_8406_p2);

assign total_e_177_fu_8478_p2 = (zext_ln293_13_fu_8442_p1 + zext_ln310_16_fu_6672_p1);

assign total_e_178_fu_8510_p3 = ((or_ln265_171_fu_8484_p2[0:0] == 1'b1) ? zext_ln293_13_fu_8442_p1 : total_e_177_fu_8478_p2);

assign total_e_179_fu_8548_p2 = (total_e_178_fu_8510_p3 + zext_ln317_16_fu_6746_p1);

assign total_e_17_fu_1872_p2 = (total_e_16_fu_1828_p3 + zext_ln317_2_fu_1868_p1);

assign total_e_180_fu_8584_p3 = ((or_ln265_173_fu_8554_p2[0:0] == 1'b1) ? total_e_178_fu_8510_p3 : total_e_179_fu_8548_p2);

assign total_e_181_fu_8640_p2 = (zext_ln293_14_fu_8592_p1 + zext_ln303_16_fu_6834_p1);

assign total_e_182_fu_8674_p3 = ((or_ln265_175_fu_8646_p2[0:0] == 1'b1) ? zext_ln293_14_fu_8592_p1 : total_e_181_fu_8640_p2);

assign total_e_183_fu_8714_p2 = (total_e_182_fu_8674_p3 + zext_ln310_17_fu_6908_p1);

assign total_e_184_fu_8746_p3 = ((or_ln265_177_fu_8720_p2[0:0] == 1'b1) ? total_e_182_fu_8674_p3 : total_e_183_fu_8714_p2);

assign total_e_185_fu_8784_p2 = (total_e_184_fu_8746_p3 + zext_ln317_17_fu_6970_p1);

assign total_e_186_fu_8820_p3 = ((or_ln265_179_fu_8790_p2[0:0] == 1'b1) ? total_e_184_fu_8746_p3 : total_e_185_fu_8784_p2);

assign total_e_187_fu_8872_p2 = (total_e_186_fu_8820_p3 + zext_ln303_19_fu_8092_p1);

assign total_e_188_fu_8906_p3 = ((or_ln265_181_fu_8878_p2[0:0] == 1'b1) ? total_e_186_fu_8820_p3 : total_e_187_fu_8872_p2);

assign total_e_189_fu_8946_p2 = (total_e_188_fu_8906_p3 + zext_ln310_20_fu_8166_p1);

assign total_e_18_fu_1924_p3 = ((or_ln265_16_fu_1890_p2[0:0] == 1'b1) ? total_e_16_fu_1828_p3 : total_e_17_fu_1872_p2);

assign total_e_190_fu_8978_p3 = ((or_ln265_183_fu_8952_p2[0:0] == 1'b1) ? total_e_188_fu_8906_p3 : total_e_189_fu_8946_p2);

assign total_e_191_fu_9016_p2 = (total_e_190_fu_8978_p3 + zext_ln317_20_fu_8228_p1);

assign total_e_192_fu_9052_p3 = ((or_ln265_185_fu_9022_p2[0:0] == 1'b1) ? total_e_190_fu_8978_p3 : total_e_191_fu_9016_p2);

assign total_e_193_fu_13426_p2 = (total_e_192_reg_16162 + zext_ln303_20_fu_13423_p1);

assign total_e_194_fu_13431_p3 = ((or_ln265_187_reg_16168[0:0] == 1'b1) ? total_e_192_reg_16162 : total_e_193_fu_13426_p2);

assign total_e_195_fu_13440_p2 = (total_e_194_fu_13431_p3 + zext_ln310_21_fu_13437_p1);

assign total_e_196_fu_13446_p3 = ((or_ln265_189_reg_16173[0:0] == 1'b1) ? total_e_194_fu_13431_p3 : total_e_195_fu_13440_p2);

assign total_e_197_fu_13456_p2 = (total_e_196_fu_13446_p3 + zext_ln317_21_fu_13453_p1);

assign total_e_198_fu_13462_p3 = ((or_ln265_191_reg_16178[0:0] == 1'b1) ? total_e_196_fu_13446_p3 : total_e_197_fu_13456_p2);

assign total_e_199_fu_13469_p2 = (total_e_198_fu_13462_p3 + zext_ln303_22_reg_16183);

assign total_e_1_fu_1130_p2 = (zext_ln303_3_fu_1126_p1 + zext_ln293_fu_1052_p1);

assign total_e_200_fu_13474_p3 = ((or_ln265_193_reg_16188[0:0] == 1'b1) ? total_e_198_fu_13462_p3 : total_e_199_fu_13469_p2);

assign total_e_201_fu_13481_p2 = (total_e_200_fu_13474_p3 + zext_ln310_23_reg_16193);

assign total_e_202_fu_13486_p3 = ((or_ln265_195_reg_16198[0:0] == 1'b1) ? total_e_200_fu_13474_p3 : total_e_201_fu_13481_p2);

assign total_e_203_fu_13493_p2 = (total_e_202_fu_13486_p3 + zext_ln317_23_reg_16203);

assign total_e_204_fu_13498_p3 = ((or_ln265_197_reg_16208[0:0] == 1'b1) ? total_e_202_fu_13486_p3 : total_e_203_fu_13493_p2);

assign total_e_206_fu_9664_p2 = (zext_ln303_21_fu_9114_p1 + zext_ln303_18_fu_7856_p1);

assign total_e_207_fu_9692_p3 = ((or_ln265_199_fu_9670_p2[0:0] == 1'b1) ? zext_ln303_21_fu_9114_p1 : total_e_206_fu_9664_p2);

assign total_e_208_fu_9736_p2 = (zext_ln293_15_fu_9700_p1 + zext_ln310_19_fu_7930_p1);

assign total_e_209_fu_9768_p3 = ((or_ln265_201_fu_9742_p2[0:0] == 1'b1) ? zext_ln293_15_fu_9700_p1 : total_e_208_fu_9736_p2);

assign total_e_20_fu_2078_p2 = (zext_ln303_4_fu_1418_p1 + zext_ln293_fu_1052_p1);

assign total_e_210_fu_9806_p2 = (total_e_209_fu_9768_p3 + zext_ln317_19_fu_8004_p1);

assign total_e_211_fu_9842_p3 = ((or_ln265_203_fu_9812_p2[0:0] == 1'b1) ? total_e_209_fu_9768_p3 : total_e_210_fu_9806_p2);

assign total_e_212_fu_9898_p2 = (zext_ln293_16_fu_9850_p1 + zext_ln303_19_fu_8092_p1);

assign total_e_213_fu_9932_p3 = ((or_ln265_205_fu_9904_p2[0:0] == 1'b1) ? zext_ln293_16_fu_9850_p1 : total_e_212_fu_9898_p2);

assign total_e_214_fu_9972_p2 = (total_e_213_fu_9932_p3 + zext_ln310_20_fu_8166_p1);

assign total_e_215_fu_10004_p3 = ((or_ln265_207_fu_9978_p2[0:0] == 1'b1) ? total_e_213_fu_9932_p3 : total_e_214_fu_9972_p2);

assign total_e_216_fu_10042_p2 = (total_e_215_fu_10004_p3 + zext_ln317_20_fu_8228_p1);

assign total_e_217_fu_10078_p3 = ((or_ln265_209_fu_10048_p2[0:0] == 1'b1) ? total_e_215_fu_10004_p3 : total_e_216_fu_10042_p2);

assign total_e_218_fu_10130_p2 = (total_e_217_fu_10078_p3 + zext_ln303_22_fu_9350_p1);

assign total_e_219_fu_10164_p3 = ((or_ln265_211_fu_10136_p2[0:0] == 1'b1) ? total_e_217_fu_10078_p3 : total_e_218_fu_10130_p2);

assign total_e_21_fu_2112_p3 = ((or_ln265_18_fu_2084_p2[0:0] == 1'b1) ? zext_ln303_4_fu_1418_p1 : total_e_20_fu_2078_p2);

assign total_e_220_fu_10204_p2 = (total_e_219_fu_10164_p3 + zext_ln310_23_fu_9424_p1);

assign total_e_221_fu_10236_p3 = ((or_ln265_213_fu_10210_p2[0:0] == 1'b1) ? total_e_219_fu_10164_p3 : total_e_220_fu_10204_p2);

assign total_e_222_fu_10274_p2 = (total_e_221_fu_10236_p3 + zext_ln317_23_fu_9486_p1);

assign total_e_223_fu_10310_p3 = ((or_ln265_215_fu_10280_p2[0:0] == 1'b1) ? total_e_221_fu_10236_p3 : total_e_222_fu_10274_p2);

assign total_e_224_fu_13527_p2 = (total_e_223_reg_16246 + zext_ln303_23_fu_13524_p1);

assign total_e_225_fu_13532_p3 = ((or_ln265_217_reg_16252[0:0] == 1'b1) ? total_e_223_reg_16246 : total_e_224_fu_13527_p2);

assign total_e_226_fu_13541_p2 = (total_e_225_fu_13532_p3 + zext_ln310_24_fu_13538_p1);

assign total_e_227_fu_13547_p3 = ((or_ln265_219_reg_16257[0:0] == 1'b1) ? total_e_225_fu_13532_p3 : total_e_226_fu_13541_p2);

assign total_e_228_fu_13557_p2 = (total_e_227_fu_13547_p3 + zext_ln317_24_fu_13554_p1);

assign total_e_229_fu_13563_p3 = ((or_ln265_221_reg_16262[0:0] == 1'b1) ? total_e_227_fu_13547_p3 : total_e_228_fu_13557_p2);

assign total_e_22_fu_2170_p2 = (zext_ln293_3_fu_2120_p1 + zext_ln310_5_fu_2166_p1);

assign total_e_230_fu_13570_p2 = (total_e_229_fu_13563_p3 + zext_ln303_25_reg_16267);

assign total_e_231_fu_13575_p3 = ((or_ln265_223_reg_16272[0:0] == 1'b1) ? total_e_229_fu_13563_p3 : total_e_230_fu_13570_p2);

assign total_e_232_fu_13582_p2 = (total_e_231_fu_13575_p3 + zext_ln310_26_reg_16277);

assign total_e_233_fu_13587_p3 = ((or_ln265_225_reg_16282[0:0] == 1'b1) ? total_e_231_fu_13575_p3 : total_e_232_fu_13582_p2);

assign total_e_234_fu_13594_p2 = (total_e_233_fu_13587_p3 + zext_ln317_26_reg_16287);

assign total_e_235_fu_13599_p3 = ((or_ln265_227_reg_16292[0:0] == 1'b1) ? total_e_233_fu_13587_p3 : total_e_234_fu_13594_p2);

assign total_e_237_fu_10914_p2 = (zext_ln303_24_fu_10372_p1 + zext_ln303_21_fu_9114_p1);

assign total_e_238_fu_10942_p3 = ((or_ln265_229_fu_10920_p2[0:0] == 1'b1) ? zext_ln303_24_fu_10372_p1 : total_e_237_fu_10914_p2);

assign total_e_239_fu_10986_p2 = (zext_ln293_17_fu_10950_p1 + zext_ln310_22_fu_9188_p1);

assign total_e_23_fu_2202_p3 = ((or_ln265_21_fu_2176_p2[0:0] == 1'b1) ? zext_ln293_3_fu_2120_p1 : total_e_22_fu_2170_p2);

assign total_e_240_fu_11018_p3 = ((or_ln265_231_fu_10992_p2[0:0] == 1'b1) ? zext_ln293_17_fu_10950_p1 : total_e_239_fu_10986_p2);

assign total_e_241_fu_11056_p2 = (total_e_240_fu_11018_p3 + zext_ln317_22_fu_9262_p1);

assign total_e_242_fu_11092_p3 = ((or_ln265_233_fu_11062_p2[0:0] == 1'b1) ? total_e_240_fu_11018_p3 : total_e_241_fu_11056_p2);

assign total_e_243_fu_11148_p2 = (zext_ln293_18_fu_11100_p1 + zext_ln303_22_fu_9350_p1);

assign total_e_244_fu_11182_p3 = ((or_ln265_235_fu_11154_p2[0:0] == 1'b1) ? zext_ln293_18_fu_11100_p1 : total_e_243_fu_11148_p2);

assign total_e_245_fu_11222_p2 = (total_e_244_fu_11182_p3 + zext_ln310_23_fu_9424_p1);

assign total_e_246_fu_11254_p3 = ((or_ln265_237_fu_11228_p2[0:0] == 1'b1) ? total_e_244_fu_11182_p3 : total_e_245_fu_11222_p2);

assign total_e_247_fu_11292_p2 = (total_e_246_fu_11254_p3 + zext_ln317_23_fu_9486_p1);

assign total_e_248_fu_11324_p3 = ((or_ln265_239_fu_11298_p2[0:0] == 1'b1) ? total_e_246_fu_11254_p3 : total_e_247_fu_11292_p2);

assign total_e_249_fu_11376_p2 = (total_e_248_fu_11324_p3 + zext_ln303_25_fu_10608_p1);

assign total_e_24_fu_2258_p2 = (total_e_23_fu_2202_p3 + zext_ln317_5_fu_2254_p1);

assign total_e_250_fu_11410_p3 = ((or_ln265_241_fu_11382_p2[0:0] == 1'b1) ? total_e_248_fu_11324_p3 : total_e_249_fu_11376_p2);

assign total_e_251_fu_11450_p2 = (total_e_250_fu_11410_p3 + zext_ln310_26_fu_10682_p1);

assign total_e_252_fu_11482_p3 = ((or_ln265_243_fu_11456_p2[0:0] == 1'b1) ? total_e_250_fu_11410_p3 : total_e_251_fu_11450_p2);

assign total_e_253_fu_11520_p2 = (total_e_252_fu_11482_p3 + zext_ln317_26_fu_10744_p1);

assign total_e_254_fu_11556_p3 = ((or_ln265_245_fu_11526_p2[0:0] == 1'b1) ? total_e_252_fu_11482_p3 : total_e_253_fu_11520_p2);

assign total_e_255_fu_13654_p2 = (total_e_254_reg_16351 + zext_ln303_26_fu_13651_p1);

assign total_e_256_fu_13690_p3 = ((or_ln265_247_fu_13659_p2[0:0] == 1'b1) ? total_e_254_reg_16351 : total_e_255_fu_13654_p2);

assign total_e_257_fu_13726_p2 = (total_e_256_fu_13690_p3 + zext_ln310_27_fu_13722_p1);

assign total_e_258_fu_13757_p3 = ((or_ln265_250_fu_13732_p2[0:0] == 1'b1) ? total_e_256_fu_13690_p3 : total_e_257_fu_13726_p2);

assign total_e_259_fu_13784_p2 = (total_e_258_fu_13757_p3 + zext_ln317_27_fu_13781_p1);

assign total_e_25_fu_2294_p3 = ((or_ln265_23_fu_2264_p2[0:0] == 1'b1) ? total_e_23_fu_2202_p3 : total_e_24_fu_2258_p2);

assign total_e_260_fu_13812_p3 = ((or_ln265_252_reg_16368[0:0] == 1'b1) ? total_e_258_fu_13757_p3 : total_e_259_fu_13784_p2);

assign total_e_261_fu_13829_p2 = (total_e_260_fu_13812_p3 + zext_ln303_28_reg_16375);

assign total_e_262_fu_13854_p3 = ((or_ln265_254_reg_16380[0:0] == 1'b1) ? total_e_260_fu_13812_p3 : total_e_261_fu_13829_p2);

assign total_e_263_fu_13889_p2 = (total_e_262_fu_13854_p3 + zext_ln310_28_fu_13885_p1);

assign total_e_264_fu_13920_p3 = ((or_ln265_256_fu_13895_p2[0:0] == 1'b1) ? total_e_262_fu_13854_p3 : total_e_263_fu_13889_p2);

assign total_e_265_fu_13942_p2 = (total_e_264_fu_13920_p3 + zext_ln317_28_fu_13939_p1);

assign total_e_266_fu_13991_p3 = ((or_ln265_258_fu_13958_p2[0:0] == 1'b1) ? total_e_264_fu_13920_p3 : total_e_265_fu_13942_p2);

assign total_e_268_fu_11808_p2 = (zext_ln303_27_fu_11600_p1 + zext_ln303_24_fu_10372_p1);

assign total_e_269_fu_11826_p3 = ((or_ln265_260_fu_11814_p2[0:0] == 1'b1) ? zext_ln303_27_fu_11600_p1 : total_e_268_fu_11808_p2);

assign total_e_26_fu_2350_p2 = (zext_ln293_4_fu_2302_p1 + zext_ln303_fu_1122_p1);

assign total_e_270_fu_11862_p2 = (zext_ln293_19_fu_11834_p1 + zext_ln310_25_fu_10446_p1);

assign total_e_271_fu_11886_p3 = ((or_ln265_262_fu_11868_p2[0:0] == 1'b1) ? zext_ln293_19_fu_11834_p1 : total_e_270_fu_11862_p2);

assign total_e_272_fu_11918_p2 = (total_e_271_fu_11886_p3 + zext_ln317_25_fu_10520_p1);

assign total_e_273_fu_11942_p3 = ((or_ln265_264_fu_11924_p2[0:0] == 1'b1) ? total_e_271_fu_11886_p3 : total_e_272_fu_11918_p2);

assign total_e_274_fu_11998_p2 = (zext_ln293_20_fu_11950_p1 + zext_ln303_25_fu_10608_p1);

assign total_e_275_fu_12032_p3 = ((or_ln265_266_fu_12004_p2[0:0] == 1'b1) ? zext_ln293_20_fu_11950_p1 : total_e_274_fu_11998_p2);

assign total_e_276_fu_12072_p2 = (total_e_275_fu_12032_p3 + zext_ln310_26_fu_10682_p1);

assign total_e_277_fu_12104_p3 = ((or_ln265_268_fu_12078_p2[0:0] == 1'b1) ? total_e_275_fu_12032_p3 : total_e_276_fu_12072_p2);

assign total_e_278_fu_12142_p2 = (total_e_277_fu_12104_p3 + zext_ln317_26_fu_10744_p1);

assign total_e_279_fu_12174_p3 = ((or_ln265_270_fu_12148_p2[0:0] == 1'b1) ? total_e_277_fu_12104_p3 : total_e_278_fu_12142_p2);

assign total_e_27_fu_2384_p3 = ((or_ln265_25_fu_2356_p2[0:0] == 1'b1) ? zext_ln293_4_fu_2302_p1 : total_e_26_fu_2350_p2);

assign total_e_280_fu_12226_p2 = (total_e_279_fu_12174_p3 + zext_ln303_28_fu_11694_p1);

assign total_e_281_fu_12250_p3 = ((or_ln265_272_fu_12232_p2[0:0] == 1'b1) ? total_e_279_fu_12174_p3 : total_e_280_fu_12226_p2);

assign total_e_282_fu_14150_p2 = (total_e_281_reg_16440 + zext_ln310_28_fu_13885_p1);

assign total_e_283_fu_14179_p3 = ((or_ln265_274_fu_14155_p2[0:0] == 1'b1) ? total_e_281_reg_16440 : total_e_282_fu_14150_p2);

assign total_e_284_fu_14202_p2 = (total_e_283_fu_14179_p3 + zext_ln317_28_fu_13939_p1);

assign total_e_285_fu_14237_p3 = ((or_ln265_276_fu_14208_p2[0:0] == 1'b1) ? total_e_283_fu_14179_p3 : total_e_284_fu_14202_p2);

assign total_e_286_fu_14266_p2 = (total_e_285_fu_14237_p3 + zext_ln303_29_fu_14262_p1);

assign total_e_287_fu_14304_p3 = ((or_ln265_278_fu_14272_p2[0:0] == 1'b1) ? total_e_285_fu_14237_p3 : total_e_286_fu_14266_p2);

assign total_e_288_fu_14341_p2 = (total_e_287_fu_14304_p3 + zext_ln310_29_fu_14337_p1);

assign total_e_289_fu_14372_p3 = ((or_ln265_281_fu_14347_p2[0:0] == 1'b1) ? total_e_287_fu_14304_p3 : total_e_288_fu_14341_p2);

assign total_e_28_fu_2424_p2 = (total_e_27_fu_2384_p3 + zext_ln310_fu_1212_p1);

assign total_e_290_fu_14404_p2 = (total_e_289_fu_14372_p3 + zext_ln317_29_fu_14401_p1);

assign total_e_291_fu_14439_p3 = ((or_ln265_283_fu_14410_p2[0:0] == 1'b1) ? total_e_289_fu_14372_p3 : total_e_290_fu_14404_p2);

assign total_e_292_fu_14468_p2 = (total_e_291_fu_14439_p3 + zext_ln303_30_fu_14464_p1);

assign total_e_293_fu_14506_p3 = ((or_ln265_285_fu_14474_p2[0:0] == 1'b1) ? total_e_291_fu_14439_p3 : total_e_292_fu_14468_p2);

assign total_e_294_fu_14543_p2 = (total_e_293_fu_14506_p3 + zext_ln310_30_fu_14539_p1);

assign total_e_295_fu_14574_p3 = ((or_ln265_288_fu_14549_p2[0:0] == 1'b1) ? total_e_293_fu_14506_p3 : total_e_294_fu_14543_p2);

assign total_e_296_fu_14596_p2 = (total_e_295_fu_14574_p3 + zext_ln317_30_fu_14593_p1);

assign total_e_297_fu_14645_p3 = ((or_ln265_290_fu_14612_p2[0:0] == 1'b1) ? total_e_295_fu_14574_p3 : total_e_296_fu_14596_p2);

assign total_e_29_fu_2456_p3 = ((or_ln265_27_fu_2430_p2[0:0] == 1'b1) ? total_e_27_fu_2384_p3 : total_e_28_fu_2424_p2);

assign total_e_2_fu_1158_p3 = ((or_ln265_fu_1136_p2[0:0] == 1'b1) ? zext_ln293_fu_1052_p1 : total_e_1_fu_1130_p2);

assign total_e_30_fu_2494_p2 = (total_e_29_fu_2456_p3 + zext_ln317_fu_1304_p1);

assign total_e_31_fu_2530_p3 = ((or_ln265_29_fu_2500_p2[0:0] == 1'b1) ? total_e_29_fu_2456_p3 : total_e_30_fu_2494_p2);

assign total_e_32_fu_2582_p2 = (total_e_31_fu_2530_p3 + zext_ln303_2_fu_1704_p1);

assign total_e_33_fu_2616_p3 = ((or_ln265_31_fu_2588_p2[0:0] == 1'b1) ? total_e_31_fu_2530_p3 : total_e_32_fu_2582_p2);

assign total_e_34_fu_2656_p2 = (total_e_33_fu_2616_p3 + zext_ln310_2_fu_1792_p1);

assign total_e_35_fu_2688_p3 = ((or_ln265_33_fu_2662_p2[0:0] == 1'b1) ? total_e_33_fu_2616_p3 : total_e_34_fu_2656_p2);

assign total_e_36_fu_2726_p2 = (total_e_35_fu_2688_p3 + zext_ln317_2_fu_1868_p1);

assign total_e_37_fu_2762_p3 = ((or_ln265_35_fu_2732_p2[0:0] == 1'b1) ? total_e_35_fu_2688_p3 : total_e_36_fu_2726_p2);

assign total_e_38_fu_12921_p2 = (total_e_37_reg_15772 + zext_ln303_5_fu_12918_p1);

assign total_e_39_fu_12926_p3 = ((or_ln265_37_reg_15778[0:0] == 1'b1) ? total_e_37_reg_15772 : total_e_38_fu_12921_p2);

assign total_e_3_fu_1220_p2 = (zext_ln293_1_fu_1166_p1 + zext_ln310_3_fu_1216_p1);

assign total_e_40_fu_12935_p2 = (total_e_39_fu_12926_p3 + zext_ln310_6_fu_12932_p1);

assign total_e_41_fu_12941_p3 = ((or_ln265_39_reg_15783[0:0] == 1'b1) ? total_e_39_fu_12926_p3 : total_e_40_fu_12935_p2);

assign total_e_42_fu_12951_p2 = (total_e_41_fu_12941_p3 + zext_ln317_6_fu_12948_p1);

assign total_e_43_fu_12957_p3 = ((or_ln265_41_reg_15788[0:0] == 1'b1) ? total_e_41_fu_12941_p3 : total_e_42_fu_12951_p2);

assign total_e_44_fu_12964_p2 = (total_e_43_fu_12957_p3 + zext_ln303_7_reg_15793);

assign total_e_45_fu_12969_p3 = ((or_ln265_43_reg_15798[0:0] == 1'b1) ? total_e_43_fu_12957_p3 : total_e_44_fu_12964_p2);

assign total_e_46_fu_12976_p2 = (total_e_45_fu_12969_p3 + zext_ln310_7_reg_15803);

assign total_e_47_fu_12981_p3 = ((or_ln265_45_reg_15808[0:0] == 1'b1) ? total_e_45_fu_12969_p3 : total_e_46_fu_12976_p2);

assign total_e_48_fu_12988_p2 = (total_e_47_fu_12981_p3 + zext_ln317_7_reg_15813);

assign total_e_49_fu_12993_p3 = ((or_ln265_47_reg_15818[0:0] == 1'b1) ? total_e_47_fu_12981_p3 : total_e_48_fu_12988_p2);

assign total_e_4_fu_1252_p3 = ((or_ln265_2_fu_1226_p2[0:0] == 1'b1) ? zext_ln293_1_fu_1166_p1 : total_e_3_fu_1220_p2);

assign total_e_51_fu_3374_p2 = (zext_ln303_6_fu_2824_p1 + zext_ln303_4_fu_1418_p1);

assign total_e_52_fu_3402_p3 = ((or_ln265_49_fu_3380_p2[0:0] == 1'b1) ? zext_ln303_6_fu_2824_p1 : total_e_51_fu_3374_p2);

assign total_e_53_fu_3446_p2 = (zext_ln293_5_fu_3410_p1 + zext_ln310_4_fu_1510_p1);

assign total_e_54_fu_3478_p3 = ((or_ln265_51_fu_3452_p2[0:0] == 1'b1) ? zext_ln293_5_fu_3410_p1 : total_e_53_fu_3446_p2);

assign total_e_55_fu_3516_p2 = (total_e_54_fu_3478_p3 + zext_ln317_4_fu_1602_p1);

assign total_e_56_fu_3552_p3 = ((or_ln265_53_fu_3522_p2[0:0] == 1'b1) ? total_e_54_fu_3478_p3 : total_e_55_fu_3516_p2);

assign total_e_57_fu_3608_p2 = (zext_ln293_6_fu_3560_p1 + zext_ln303_2_fu_1704_p1);

assign total_e_58_fu_3642_p3 = ((or_ln265_55_fu_3614_p2[0:0] == 1'b1) ? zext_ln293_6_fu_3560_p1 : total_e_57_fu_3608_p2);

assign total_e_59_fu_3682_p2 = (total_e_58_fu_3642_p3 + zext_ln310_2_fu_1792_p1);

assign total_e_5_fu_1312_p2 = (total_e_4_fu_1252_p3 + zext_ln317_3_fu_1308_p1);

assign total_e_60_fu_3714_p3 = ((or_ln265_57_fu_3688_p2[0:0] == 1'b1) ? total_e_58_fu_3642_p3 : total_e_59_fu_3682_p2);

assign total_e_61_fu_3752_p2 = (total_e_60_fu_3714_p3 + zext_ln317_2_fu_1868_p1);

assign total_e_62_fu_3788_p3 = ((or_ln265_59_fu_3758_p2[0:0] == 1'b1) ? total_e_60_fu_3714_p3 : total_e_61_fu_3752_p2);

assign total_e_63_fu_3840_p2 = (total_e_62_fu_3788_p3 + zext_ln303_7_fu_3060_p1);

assign total_e_64_fu_3874_p3 = ((or_ln265_61_fu_3846_p2[0:0] == 1'b1) ? total_e_62_fu_3788_p3 : total_e_63_fu_3840_p2);

assign total_e_65_fu_3914_p2 = (total_e_64_fu_3874_p3 + zext_ln310_7_fu_3134_p1);

assign total_e_66_fu_3946_p3 = ((or_ln265_63_fu_3920_p2[0:0] == 1'b1) ? total_e_64_fu_3874_p3 : total_e_65_fu_3914_p2);

assign total_e_67_fu_3984_p2 = (total_e_66_fu_3946_p3 + zext_ln317_7_fu_3196_p1);

assign total_e_68_fu_4020_p3 = ((or_ln265_65_fu_3990_p2[0:0] == 1'b1) ? total_e_66_fu_3946_p3 : total_e_67_fu_3984_p2);

assign total_e_69_fu_13022_p2 = (total_e_68_reg_15850 + zext_ln303_8_fu_13019_p1);

assign total_e_6_fu_1348_p3 = ((or_ln265_4_fu_1318_p2[0:0] == 1'b1) ? total_e_4_fu_1252_p3 : total_e_5_fu_1312_p2);

assign total_e_70_fu_13027_p3 = ((or_ln265_67_reg_15856[0:0] == 1'b1) ? total_e_68_reg_15850 : total_e_69_fu_13022_p2);

assign total_e_71_fu_13036_p2 = (total_e_70_fu_13027_p3 + zext_ln310_9_fu_13033_p1);

assign total_e_72_fu_13042_p3 = ((or_ln265_69_reg_15861[0:0] == 1'b1) ? total_e_70_fu_13027_p3 : total_e_71_fu_13036_p2);

assign total_e_73_fu_13052_p2 = (total_e_72_fu_13042_p3 + zext_ln317_9_fu_13049_p1);

assign total_e_74_fu_13058_p3 = ((or_ln265_71_reg_15866[0:0] == 1'b1) ? total_e_72_fu_13042_p3 : total_e_73_fu_13052_p2);

assign total_e_75_fu_13065_p2 = (total_e_74_fu_13058_p3 + zext_ln303_10_reg_15871);

assign total_e_76_fu_13070_p3 = ((or_ln265_73_reg_15876[0:0] == 1'b1) ? total_e_74_fu_13058_p3 : total_e_75_fu_13065_p2);

assign total_e_77_fu_13077_p2 = (total_e_76_fu_13070_p3 + zext_ln310_11_reg_15881);

assign total_e_78_fu_13082_p3 = ((or_ln265_75_reg_15886[0:0] == 1'b1) ? total_e_76_fu_13070_p3 : total_e_77_fu_13077_p2);

assign total_e_79_fu_13089_p2 = (total_e_78_fu_13082_p3 + zext_ln317_11_reg_15891);

assign total_e_7_fu_1422_p2 = (zext_ln293_2_fu_1356_p1 + zext_ln303_1_fu_1414_p1);

assign total_e_80_fu_13094_p3 = ((or_ln265_77_reg_15896[0:0] == 1'b1) ? total_e_78_fu_13082_p3 : total_e_79_fu_13089_p2);

assign total_e_82_fu_4632_p2 = (zext_ln303_9_fu_4082_p1 + zext_ln303_6_fu_2824_p1);

assign total_e_83_fu_4660_p3 = ((or_ln265_79_fu_4638_p2[0:0] == 1'b1) ? zext_ln303_9_fu_4082_p1 : total_e_82_fu_4632_p2);

assign total_e_84_fu_4704_p2 = (zext_ln293_7_fu_4668_p1 + zext_ln310_8_fu_2898_p1);

assign total_e_85_fu_4736_p3 = ((or_ln265_81_fu_4710_p2[0:0] == 1'b1) ? zext_ln293_7_fu_4668_p1 : total_e_84_fu_4704_p2);

assign total_e_86_fu_4774_p2 = (total_e_85_fu_4736_p3 + zext_ln317_8_fu_2972_p1);

assign total_e_87_fu_4810_p3 = ((or_ln265_83_fu_4780_p2[0:0] == 1'b1) ? total_e_85_fu_4736_p3 : total_e_86_fu_4774_p2);

assign total_e_88_fu_4866_p2 = (zext_ln293_8_fu_4818_p1 + zext_ln303_7_fu_3060_p1);

assign total_e_89_fu_4900_p3 = ((or_ln265_85_fu_4872_p2[0:0] == 1'b1) ? zext_ln293_8_fu_4818_p1 : total_e_88_fu_4866_p2);

assign total_e_8_fu_1456_p3 = ((or_ln265_6_fu_1428_p2[0:0] == 1'b1) ? zext_ln293_2_fu_1356_p1 : total_e_7_fu_1422_p2);

assign total_e_90_fu_4940_p2 = (total_e_89_fu_4900_p3 + zext_ln310_7_fu_3134_p1);

assign total_e_91_fu_4972_p3 = ((or_ln265_87_fu_4946_p2[0:0] == 1'b1) ? total_e_89_fu_4900_p3 : total_e_90_fu_4940_p2);

assign total_e_92_fu_5010_p2 = (total_e_91_fu_4972_p3 + zext_ln317_7_fu_3196_p1);

assign total_e_93_fu_5046_p3 = ((or_ln265_89_fu_5016_p2[0:0] == 1'b1) ? total_e_91_fu_4972_p3 : total_e_92_fu_5010_p2);

assign total_e_94_fu_5098_p2 = (total_e_93_fu_5046_p3 + zext_ln303_10_fu_4318_p1);

assign total_e_95_fu_5132_p3 = ((or_ln265_91_fu_5104_p2[0:0] == 1'b1) ? total_e_93_fu_5046_p3 : total_e_94_fu_5098_p2);

assign total_e_96_fu_5172_p2 = (total_e_95_fu_5132_p3 + zext_ln310_11_fu_4392_p1);

assign total_e_97_fu_5204_p3 = ((or_ln265_93_fu_5178_p2[0:0] == 1'b1) ? total_e_95_fu_5132_p3 : total_e_96_fu_5172_p2);

assign total_e_98_fu_5242_p2 = (total_e_97_fu_5204_p3 + zext_ln317_11_fu_4454_p1);

assign total_e_99_fu_5278_p3 = ((or_ln265_95_fu_5248_p2[0:0] == 1'b1) ? total_e_97_fu_5204_p3 : total_e_98_fu_5242_p2);

assign total_e_9_fu_1514_p2 = (total_e_8_fu_1456_p3 + zext_ln310_1_fu_1506_p1);

assign ult1015_fu_14602_p2 = ((nearby_hit_cur_e_31_reg_16309 < vxs_hits_e_42_reg_15727) ? 1'b1 : 1'b0);

assign ult745_fu_1878_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47 < vxs_hits_e_33_fu_778_p4) ? 1'b1 : 1'b0);

assign ult775_fu_3200_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45 < vxs_hits_e_34_fu_798_p4) ? 1'b1 : 1'b0);

assign ult805_fu_4458_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43 < vxs_hits_e_35_fu_818_p4) ? 1'b1 : 1'b0);

assign ult835_fu_5716_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41 < vxs_hits_e_36_fu_838_p4) ? 1'b1 : 1'b0);

assign ult865_fu_6974_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39 < vxs_hits_e_37_fu_858_p4) ? 1'b1 : 1'b0);

assign ult895_fu_8232_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37 < vxs_hits_e_38_fu_878_p4) ? 1'b1 : 1'b0);

assign ult925_fu_9490_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35 < vxs_hits_e_39_fu_898_p4) ? 1'b1 : 1'b0);

assign ult955_fu_10748_p2 = ((hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33 < vxs_hits_e_40_fu_918_p4) ? 1'b1 : 1'b0);

assign ult985_fu_13948_p2 = ((nearby_hit_cur_e_30_reg_16230 < vxs_hits_e_41_reg_15719) ? 1'b1 : 1'b0);

assign vxs_hits_e_22_fu_558_p4 = {{s_fadc_hits_vxs_dout[28:16]}};

assign vxs_hits_e_23_fu_578_p4 = {{s_fadc_hits_vxs_dout[44:32]}};

assign vxs_hits_e_24_fu_598_p4 = {{s_fadc_hits_vxs_dout[60:48]}};

assign vxs_hits_e_25_fu_618_p4 = {{s_fadc_hits_vxs_dout[76:64]}};

assign vxs_hits_e_26_fu_638_p4 = {{s_fadc_hits_vxs_dout[92:80]}};

assign vxs_hits_e_27_fu_658_p4 = {{s_fadc_hits_vxs_dout[108:96]}};

assign vxs_hits_e_28_fu_678_p4 = {{s_fadc_hits_vxs_dout[124:112]}};

assign vxs_hits_e_29_fu_698_p4 = {{s_fadc_hits_vxs_dout[140:128]}};

assign vxs_hits_e_30_fu_718_p4 = {{s_fadc_hits_vxs_dout[156:144]}};

assign vxs_hits_e_32_fu_758_p4 = {{s_fadc_hits_vxs_dout[204:192]}};

assign vxs_hits_e_33_fu_778_p4 = {{s_fadc_hits_vxs_dout[220:208]}};

assign vxs_hits_e_34_fu_798_p4 = {{s_fadc_hits_vxs_dout[236:224]}};

assign vxs_hits_e_35_fu_818_p4 = {{s_fadc_hits_vxs_dout[252:240]}};

assign vxs_hits_e_36_fu_838_p4 = {{s_fadc_hits_vxs_dout[268:256]}};

assign vxs_hits_e_37_fu_858_p4 = {{s_fadc_hits_vxs_dout[284:272]}};

assign vxs_hits_e_38_fu_878_p4 = {{s_fadc_hits_vxs_dout[300:288]}};

assign vxs_hits_e_39_fu_898_p4 = {{s_fadc_hits_vxs_dout[316:304]}};

assign vxs_hits_e_40_fu_918_p4 = {{s_fadc_hits_vxs_dout[332:320]}};

assign vxs_hits_e_fu_544_p1 = s_fadc_hits_vxs_dout[12:0];

assign vxs_hits_t_22_fu_568_p4 = {{s_fadc_hits_vxs_dout[31:29]}};

assign vxs_hits_t_23_fu_588_p4 = {{s_fadc_hits_vxs_dout[47:45]}};

assign vxs_hits_t_24_fu_608_p4 = {{s_fadc_hits_vxs_dout[63:61]}};

assign vxs_hits_t_25_fu_628_p4 = {{s_fadc_hits_vxs_dout[79:77]}};

assign vxs_hits_t_26_fu_648_p4 = {{s_fadc_hits_vxs_dout[95:93]}};

assign vxs_hits_t_27_fu_668_p4 = {{s_fadc_hits_vxs_dout[111:109]}};

assign vxs_hits_t_28_fu_688_p4 = {{s_fadc_hits_vxs_dout[127:125]}};

assign vxs_hits_t_29_fu_708_p4 = {{s_fadc_hits_vxs_dout[143:141]}};

assign vxs_hits_t_30_fu_728_p4 = {{s_fadc_hits_vxs_dout[159:157]}};

assign vxs_hits_t_31_fu_748_p4 = {{s_fadc_hits_vxs_dout[175:173]}};

assign vxs_hits_t_32_fu_768_p4 = {{s_fadc_hits_vxs_dout[207:205]}};

assign vxs_hits_t_33_fu_788_p4 = {{s_fadc_hits_vxs_dout[223:221]}};

assign vxs_hits_t_34_fu_808_p4 = {{s_fadc_hits_vxs_dout[239:237]}};

assign vxs_hits_t_35_fu_828_p4 = {{s_fadc_hits_vxs_dout[255:253]}};

assign vxs_hits_t_36_fu_848_p4 = {{s_fadc_hits_vxs_dout[271:269]}};

assign vxs_hits_t_37_fu_868_p4 = {{s_fadc_hits_vxs_dout[287:285]}};

assign vxs_hits_t_38_fu_888_p4 = {{s_fadc_hits_vxs_dout[303:301]}};

assign vxs_hits_t_39_fu_908_p4 = {{s_fadc_hits_vxs_dout[319:317]}};

assign vxs_hits_t_40_fu_928_p4 = {{s_fadc_hits_vxs_dout[335:333]}};

assign vxs_hits_t_41_fu_948_p4 = {{s_fadc_hits_vxs_dout[351:349]}};

assign vxs_hits_t_42_fu_968_p4 = {{s_fadc_hits_vxs_dout[367:365]}};

assign vxs_hits_t_fu_548_p4 = {{s_fadc_hits_vxs_dout[15:13]}};

assign xor_ln300_10_fu_4076_p2 = (icmp_ln300_11_fu_4070_p2 ^ 1'd1);

assign xor_ln300_11_fu_4312_p2 = (icmp_ln300_12_fu_4306_p2 ^ 1'd1);

assign xor_ln300_13_fu_4860_p2 = (icmp_ln300_14_fu_4854_p2 ^ 1'd1);

assign xor_ln300_14_fu_5092_p2 = (icmp_ln300_15_fu_5086_p2 ^ 1'd1);

assign xor_ln300_15_fu_5334_p2 = (icmp_ln300_16_fu_5328_p2 ^ 1'd1);

assign xor_ln300_16_fu_5570_p2 = (icmp_ln300_17_fu_5564_p2 ^ 1'd1);

assign xor_ln300_18_fu_6118_p2 = (icmp_ln300_19_fu_6112_p2 ^ 1'd1);

assign xor_ln300_19_fu_6350_p2 = (icmp_ln300_20_fu_6344_p2 ^ 1'd1);

assign xor_ln300_1_fu_1698_p2 = (icmp_ln300_2_fu_1692_p2 ^ 1'd1);

assign xor_ln300_20_fu_6592_p2 = (icmp_ln300_21_fu_6586_p2 ^ 1'd1);

assign xor_ln300_21_fu_6828_p2 = (icmp_ln300_22_fu_6822_p2 ^ 1'd1);

assign xor_ln300_23_fu_7376_p2 = (icmp_ln300_24_fu_7370_p2 ^ 1'd1);

assign xor_ln300_24_fu_7608_p2 = (icmp_ln300_25_fu_7602_p2 ^ 1'd1);

assign xor_ln300_25_fu_7850_p2 = (icmp_ln300_26_fu_7844_p2 ^ 1'd1);

assign xor_ln300_26_fu_8086_p2 = (icmp_ln300_27_fu_8080_p2 ^ 1'd1);

assign xor_ln300_28_fu_8634_p2 = (icmp_ln300_29_fu_8628_p2 ^ 1'd1);

assign xor_ln300_29_fu_8866_p2 = (icmp_ln300_30_fu_8860_p2 ^ 1'd1);

assign xor_ln300_30_fu_9108_p2 = (icmp_ln300_31_fu_9102_p2 ^ 1'd1);

assign xor_ln300_31_fu_9344_p2 = (icmp_ln300_32_fu_9338_p2 ^ 1'd1);

assign xor_ln300_33_fu_9892_p2 = (icmp_ln300_34_fu_9886_p2 ^ 1'd1);

assign xor_ln300_34_fu_10124_p2 = (icmp_ln300_35_fu_10118_p2 ^ 1'd1);

assign xor_ln300_35_fu_10366_p2 = (icmp_ln300_36_fu_10360_p2 ^ 1'd1);

assign xor_ln300_36_fu_10602_p2 = (icmp_ln300_37_fu_10596_p2 ^ 1'd1);

assign xor_ln300_38_fu_11142_p2 = (icmp_ln300_39_fu_11136_p2 ^ 1'd1);

assign xor_ln300_39_fu_11370_p2 = (icmp_ln300_40_fu_11364_p2 ^ 1'd1);

assign xor_ln300_3_fu_2344_p2 = (icmp_ln300_4_fu_2338_p2 ^ 1'd1);

assign xor_ln300_40_fu_13645_p2 = (icmp_ln300_41_fu_13641_p2 ^ 1'd1);

assign xor_ln300_41_fu_13823_p2 = (icmp_ln300_42_fu_13819_p2 ^ 1'd1);

assign xor_ln300_43_fu_11992_p2 = (icmp_ln300_44_fu_11986_p2 ^ 1'd1);

assign xor_ln300_44_fu_12220_p2 = (icmp_ln300_45_fu_12214_p2 ^ 1'd1);

assign xor_ln300_45_fu_14256_p2 = (icmp_ln300_46_fu_14251_p2 ^ 1'd1);

assign xor_ln300_46_fu_14458_p2 = (icmp_ln300_47_fu_14453_p2 ^ 1'd1);

assign xor_ln300_4_fu_2576_p2 = (icmp_ln300_5_fu_2570_p2 ^ 1'd1);

assign xor_ln300_5_fu_2818_p2 = (icmp_ln300_6_fu_2812_p2 ^ 1'd1);

assign xor_ln300_6_fu_3054_p2 = (icmp_ln300_7_fu_3048_p2 ^ 1'd1);

assign xor_ln300_8_fu_3602_p2 = (icmp_ln300_9_fu_3596_p2 ^ 1'd1);

assign xor_ln300_9_fu_3834_p2 = (icmp_ln300_10_fu_3828_p2 ^ 1'd1);

assign xor_ln300_fu_1408_p2 = (icmp_ln300_1_fu_1402_p2 ^ 1'd1);

assign xor_ln307_10_fu_3900_p2 = (icmp_ln307_10_fu_3894_p2 ^ 1'd1);

assign xor_ln307_11_fu_4142_p2 = (icmp_ln307_11_fu_4136_p2 ^ 1'd1);

assign xor_ln307_12_fu_4378_p2 = (icmp_ln307_12_fu_4372_p2 ^ 1'd1);

assign xor_ln307_13_fu_4690_p2 = (icmp_ln307_13_fu_4684_p2 ^ 1'd1);

assign xor_ln307_14_fu_4926_p2 = (icmp_ln307_14_fu_4920_p2 ^ 1'd1);

assign xor_ln307_15_fu_5158_p2 = (icmp_ln307_15_fu_5152_p2 ^ 1'd1);

assign xor_ln307_16_fu_5400_p2 = (icmp_ln307_16_fu_5394_p2 ^ 1'd1);

assign xor_ln307_17_fu_5636_p2 = (icmp_ln307_17_fu_5630_p2 ^ 1'd1);

assign xor_ln307_18_fu_5948_p2 = (icmp_ln307_18_fu_5942_p2 ^ 1'd1);

assign xor_ln307_19_fu_6184_p2 = (icmp_ln307_19_fu_6178_p2 ^ 1'd1);

assign xor_ln307_1_fu_1492_p2 = (icmp_ln307_1_fu_1486_p2 ^ 1'd1);

assign xor_ln307_20_fu_6416_p2 = (icmp_ln307_20_fu_6410_p2 ^ 1'd1);

assign xor_ln307_21_fu_6658_p2 = (icmp_ln307_21_fu_6652_p2 ^ 1'd1);

assign xor_ln307_22_fu_6894_p2 = (icmp_ln307_22_fu_6888_p2 ^ 1'd1);

assign xor_ln307_23_fu_7206_p2 = (icmp_ln307_23_fu_7200_p2 ^ 1'd1);

assign xor_ln307_24_fu_7442_p2 = (icmp_ln307_24_fu_7436_p2 ^ 1'd1);

assign xor_ln307_25_fu_7674_p2 = (icmp_ln307_25_fu_7668_p2 ^ 1'd1);

assign xor_ln307_26_fu_7916_p2 = (icmp_ln307_26_fu_7910_p2 ^ 1'd1);

assign xor_ln307_27_fu_8152_p2 = (icmp_ln307_27_fu_8146_p2 ^ 1'd1);

assign xor_ln307_28_fu_8464_p2 = (icmp_ln307_28_fu_8458_p2 ^ 1'd1);

assign xor_ln307_29_fu_8700_p2 = (icmp_ln307_29_fu_8694_p2 ^ 1'd1);

assign xor_ln307_2_fu_1778_p2 = (icmp_ln307_2_fu_1772_p2 ^ 1'd1);

assign xor_ln307_30_fu_8932_p2 = (icmp_ln307_30_fu_8926_p2 ^ 1'd1);

assign xor_ln307_31_fu_9174_p2 = (icmp_ln307_31_fu_9168_p2 ^ 1'd1);

assign xor_ln307_32_fu_9410_p2 = (icmp_ln307_32_fu_9404_p2 ^ 1'd1);

assign xor_ln307_33_fu_9722_p2 = (icmp_ln307_33_fu_9716_p2 ^ 1'd1);

assign xor_ln307_34_fu_9958_p2 = (icmp_ln307_34_fu_9952_p2 ^ 1'd1);

assign xor_ln307_35_fu_10190_p2 = (icmp_ln307_35_fu_10184_p2 ^ 1'd1);

assign xor_ln307_36_fu_10432_p2 = (icmp_ln307_36_fu_10426_p2 ^ 1'd1);

assign xor_ln307_37_fu_10668_p2 = (icmp_ln307_37_fu_10662_p2 ^ 1'd1);

assign xor_ln307_38_fu_10972_p2 = (icmp_ln307_38_fu_10966_p2 ^ 1'd1);

assign xor_ln307_39_fu_11208_p2 = (icmp_ln307_39_fu_11202_p2 ^ 1'd1);

assign xor_ln307_3_fu_2152_p2 = (icmp_ln307_3_fu_2146_p2 ^ 1'd1);

assign xor_ln307_40_fu_11436_p2 = (icmp_ln307_40_fu_11430_p2 ^ 1'd1);

assign xor_ln307_41_fu_13708_p2 = (icmp_ln307_41_fu_13703_p2 ^ 1'd1);

assign xor_ln307_42_fu_13872_p2 = (icmp_ln307_42_fu_13867_p2 ^ 1'd1);

assign xor_ln307_43_fu_11856_p2 = (icmp_ln307_43_fu_11850_p2 ^ 1'd1);

assign xor_ln307_44_fu_12058_p2 = (icmp_ln307_44_fu_12052_p2 ^ 1'd1);

assign xor_ln307_45_fu_14137_p2 = (icmp_ln307_45_fu_14132_p2 ^ 1'd1);

assign xor_ln307_46_fu_14323_p2 = (icmp_ln307_46_fu_14318_p2 ^ 1'd1);

assign xor_ln307_47_fu_14525_p2 = (icmp_ln307_47_fu_14520_p2 ^ 1'd1);

assign xor_ln307_4_fu_2410_p2 = (icmp_ln307_4_fu_2404_p2 ^ 1'd1);

assign xor_ln307_5_fu_2642_p2 = (icmp_ln307_5_fu_2636_p2 ^ 1'd1);

assign xor_ln307_6_fu_2884_p2 = (icmp_ln307_6_fu_2878_p2 ^ 1'd1);

assign xor_ln307_7_fu_3120_p2 = (icmp_ln307_7_fu_3114_p2 ^ 1'd1);

assign xor_ln307_8_fu_3432_p2 = (icmp_ln307_8_fu_3426_p2 ^ 1'd1);

assign xor_ln307_9_fu_3668_p2 = (icmp_ln307_9_fu_3662_p2 ^ 1'd1);

assign xor_ln307_fu_1198_p2 = (icmp_ln307_fu_1192_p2 ^ 1'd1);

assign xor_ln314_10_fu_4762_p2 = (icmp_ln314_10_fu_4756_p2 ^ 1'd1);

assign xor_ln314_11_fu_4998_p2 = (icmp_ln314_11_fu_4992_p2 ^ 1'd1);

assign xor_ln314_12_fu_5230_p2 = (icmp_ln314_12_fu_5224_p2 ^ 1'd1);

assign xor_ln314_13_fu_5476_p2 = (icmp_ln314_13_fu_5470_p2 ^ 1'd1);

assign xor_ln314_14_fu_6020_p2 = (icmp_ln314_14_fu_6014_p2 ^ 1'd1);

assign xor_ln314_15_fu_6256_p2 = (icmp_ln314_15_fu_6250_p2 ^ 1'd1);

assign xor_ln314_16_fu_6488_p2 = (icmp_ln314_16_fu_6482_p2 ^ 1'd1);

assign xor_ln314_17_fu_6734_p2 = (icmp_ln314_17_fu_6728_p2 ^ 1'd1);

assign xor_ln314_18_fu_7278_p2 = (icmp_ln314_18_fu_7272_p2 ^ 1'd1);

assign xor_ln314_19_fu_7514_p2 = (icmp_ln314_19_fu_7508_p2 ^ 1'd1);

assign xor_ln314_1_fu_1586_p2 = (icmp_ln314_1_fu_1580_p2 ^ 1'd1);

assign xor_ln314_20_fu_7746_p2 = (icmp_ln314_20_fu_7740_p2 ^ 1'd1);

assign xor_ln314_21_fu_7992_p2 = (icmp_ln314_21_fu_7986_p2 ^ 1'd1);

assign xor_ln314_22_fu_8536_p2 = (icmp_ln314_22_fu_8530_p2 ^ 1'd1);

assign xor_ln314_23_fu_8772_p2 = (icmp_ln314_23_fu_8766_p2 ^ 1'd1);

assign xor_ln314_24_fu_9004_p2 = (icmp_ln314_24_fu_8998_p2 ^ 1'd1);

assign xor_ln314_25_fu_9250_p2 = (icmp_ln314_25_fu_9244_p2 ^ 1'd1);

assign xor_ln314_26_fu_9794_p2 = (icmp_ln314_26_fu_9788_p2 ^ 1'd1);

assign xor_ln314_27_fu_10030_p2 = (icmp_ln314_27_fu_10024_p2 ^ 1'd1);

assign xor_ln314_28_fu_10262_p2 = (icmp_ln314_28_fu_10256_p2 ^ 1'd1);

assign xor_ln314_29_fu_10508_p2 = (icmp_ln314_29_fu_10502_p2 ^ 1'd1);

assign xor_ln314_2_fu_2242_p2 = (icmp_ln314_2_fu_2236_p2 ^ 1'd1);

assign xor_ln314_30_fu_11044_p2 = (icmp_ln314_30_fu_11038_p2 ^ 1'd1);

assign xor_ln314_31_fu_11280_p2 = (icmp_ln314_31_fu_11274_p2 ^ 1'd1);

assign xor_ln314_32_fu_11508_p2 = (icmp_ln314_32_fu_11502_p2 ^ 1'd1);

assign xor_ln314_33_fu_13769_p2 = (icmp_ln314_33_fu_13765_p2 ^ 1'd1);

assign xor_ln314_34_fu_11912_p2 = (icmp_ln314_34_fu_11906_p2 ^ 1'd1);

assign xor_ln314_35_fu_12130_p2 = (icmp_ln314_35_fu_12124_p2 ^ 1'd1);

assign xor_ln314_36_fu_14190_p2 = (icmp_ln314_36_fu_14186_p2 ^ 1'd1);

assign xor_ln314_37_fu_14389_p2 = (icmp_ln314_37_fu_14385_p2 ^ 1'd1);

assign xor_ln314_3_fu_2482_p2 = (icmp_ln314_3_fu_2476_p2 ^ 1'd1);

assign xor_ln314_4_fu_2714_p2 = (icmp_ln314_4_fu_2708_p2 ^ 1'd1);

assign xor_ln314_5_fu_2960_p2 = (icmp_ln314_5_fu_2954_p2 ^ 1'd1);

assign xor_ln314_6_fu_3504_p2 = (icmp_ln314_6_fu_3498_p2 ^ 1'd1);

assign xor_ln314_7_fu_3740_p2 = (icmp_ln314_7_fu_3734_p2 ^ 1'd1);

assign xor_ln314_8_fu_3972_p2 = (icmp_ln314_8_fu_3966_p2 ^ 1'd1);

assign xor_ln314_9_fu_4218_p2 = (icmp_ln314_9_fu_4212_p2 ^ 1'd1);

assign xor_ln314_fu_1292_p2 = (icmp_ln314_fu_1286_p2 ^ 1'd1);

assign xor_ln321_1_fu_3246_p2 = (nhits_65_fu_3236_p2 ^ 1'd1);

assign xor_ln321_2_fu_4504_p2 = (nhits_106_fu_4494_p2 ^ 1'd1);

assign xor_ln321_3_fu_5762_p2 = (nhits_147_fu_5752_p2 ^ 1'd1);

assign xor_ln321_4_fu_7020_p2 = (nhits_188_fu_7010_p2 ^ 1'd1);

assign xor_ln321_5_fu_8278_p2 = (nhits_229_fu_8268_p2 ^ 1'd1);

assign xor_ln321_6_fu_9536_p2 = (nhits_270_fu_9526_p2 ^ 1'd1);

assign xor_ln321_7_fu_10794_p2 = (nhits_311_fu_10784_p2 ^ 1'd1);

assign xor_ln321_8_fu_13999_p2 = (nhits_352_fu_13981_p2 ^ 1'd1);

assign xor_ln321_9_fu_14653_p2 = (nhits_393_fu_14635_p2 ^ 1'd1);

assign xor_ln321_fu_1932_p2 = (nhits_24_fu_1914_p2 ^ 1'd1);

assign zext_ln264_10_fu_3098_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_14;

assign zext_ln264_11_fu_4040_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_40;

assign zext_ln264_12_fu_4120_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_2;

assign zext_ln264_13_fu_4276_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_32;

assign zext_ln264_14_fu_4356_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_12;

assign zext_ln264_15_fu_5298_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_38;

assign zext_ln264_16_fu_5378_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a;

assign zext_ln264_17_fu_5534_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_30;

assign zext_ln264_18_fu_5614_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_10;

assign zext_ln264_19_fu_6556_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_36;

assign zext_ln264_1_fu_1176_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_9;

assign zext_ln264_20_fu_6636_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_20;

assign zext_ln264_21_fu_6792_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_28;

assign zext_ln264_22_fu_6872_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_8;

assign zext_ln264_23_fu_7814_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_34;

assign zext_ln264_24_fu_7894_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_18;

assign zext_ln264_25_fu_8050_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_26;

assign zext_ln264_26_fu_8130_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_6;

assign zext_ln264_27_fu_9072_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_32;

assign zext_ln264_28_fu_9152_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_16;

assign zext_ln264_29_fu_9308_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_24;

assign zext_ln264_2_fu_1372_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_44;

assign zext_ln264_30_fu_9388_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_4;

assign zext_ln264_31_fu_10330_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_30;

assign zext_ln264_32_fu_10410_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_14;

assign zext_ln264_33_fu_10566_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_22;

assign zext_ln264_34_fu_10646_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_2;

assign zext_ln264_35_fu_11570_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_28;

assign zext_ln264_36_fu_11604_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_12;

assign zext_ln264_37_fu_11664_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_20;

assign zext_ln264_38_fu_11704_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v;

assign zext_ln264_39_fu_12288_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_38;

assign zext_ln264_3_fu_1470_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_6;

assign zext_ln264_40_fu_12318_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_18;

assign zext_ln264_41_fu_12360_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_24;

assign zext_ln264_42_fu_12390_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_7;

assign zext_ln264_4_fu_1662_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_36;

assign zext_ln264_5_fu_1756_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_16;

assign zext_ln264_6_fu_2130_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_22;

assign zext_ln264_7_fu_2782_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_42;

assign zext_ln264_8_fu_2862_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_4;

assign zext_ln264_9_fu_3018_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_34;

assign zext_ln264_fu_1076_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_26;

assign zext_ln265_10_fu_3242_p1 = nhits_65_fu_3236_p2;

assign zext_ln265_11_fu_3392_p1 = nhits_68_fu_3386_p2;

assign zext_ln265_12_fu_3626_p1 = nhits_76_fu_3620_p2;

assign zext_ln265_13_fu_3858_p1 = nhits_84_fu_3852_p2;

assign zext_ln265_14_fu_4098_p1 = nhits_92_fu_4092_p2;

assign zext_ln265_15_fu_4334_p1 = nhits_100_fu_4328_p2;

assign zext_ln265_16_fu_4500_p1 = nhits_106_fu_4494_p2;

assign zext_ln265_17_fu_4650_p1 = nhits_109_fu_4644_p2;

assign zext_ln265_18_fu_4884_p1 = nhits_117_fu_4878_p2;

assign zext_ln265_19_fu_5116_p1 = nhits_125_fu_5110_p2;

assign zext_ln265_1_fu_1148_p1 = nhits_2_fu_1142_p2;

assign zext_ln265_20_fu_5356_p1 = nhits_133_fu_5350_p2;

assign zext_ln265_21_fu_5592_p1 = nhits_141_fu_5586_p2;

assign zext_ln265_22_fu_5758_p1 = nhits_147_fu_5752_p2;

assign zext_ln265_23_fu_5908_p1 = nhits_150_fu_5902_p2;

assign zext_ln265_24_fu_6142_p1 = nhits_158_fu_6136_p2;

assign zext_ln265_25_fu_6374_p1 = nhits_166_fu_6368_p2;

assign zext_ln265_26_fu_6614_p1 = nhits_174_fu_6608_p2;

assign zext_ln265_27_fu_6850_p1 = nhits_182_fu_6844_p2;

assign zext_ln265_28_fu_7016_p1 = nhits_188_fu_7010_p2;

assign zext_ln265_29_fu_7166_p1 = nhits_191_fu_7160_p2;

assign zext_ln265_2_fu_1440_p1 = nhits_10_fu_1434_p2;

assign zext_ln265_30_fu_7400_p1 = nhits_199_fu_7394_p2;

assign zext_ln265_31_fu_7632_p1 = nhits_207_fu_7626_p2;

assign zext_ln265_32_fu_7872_p1 = nhits_215_fu_7866_p2;

assign zext_ln265_33_fu_8108_p1 = nhits_223_fu_8102_p2;

assign zext_ln265_34_fu_8274_p1 = nhits_229_fu_8268_p2;

assign zext_ln265_35_fu_8424_p1 = nhits_232_fu_8418_p2;

assign zext_ln265_36_fu_8658_p1 = nhits_240_fu_8652_p2;

assign zext_ln265_37_fu_8890_p1 = nhits_248_fu_8884_p2;

assign zext_ln265_38_fu_9130_p1 = nhits_256_fu_9124_p2;

assign zext_ln265_39_fu_9366_p1 = nhits_264_fu_9360_p2;

assign zext_ln265_3_fu_1726_p1 = nhits_18_fu_1720_p2;

assign zext_ln265_40_fu_9532_p1 = nhits_270_fu_9526_p2;

assign zext_ln265_41_fu_9682_p1 = nhits_273_fu_9676_p2;

assign zext_ln265_42_fu_9916_p1 = nhits_281_fu_9910_p2;

assign zext_ln265_43_fu_10148_p1 = nhits_289_fu_10142_p2;

assign zext_ln265_44_fu_10388_p1 = nhits_297_fu_10382_p2;

assign zext_ln265_45_fu_10624_p1 = nhits_305_fu_10618_p2;

assign zext_ln265_46_fu_10790_p1 = nhits_311_fu_10784_p2;

assign zext_ln265_47_fu_10932_p1 = nhits_314_fu_10926_p2;

assign zext_ln265_48_fu_11166_p1 = nhits_322_fu_11160_p2;

assign zext_ln265_49_fu_11394_p1 = nhits_330_fu_11388_p2;

assign zext_ln265_4_fu_1920_p1 = nhits_24_fu_1914_p2;

assign zext_ln265_50_fu_13675_p1 = nhits_338_fu_13669_p2;

assign zext_ln265_51_fu_13839_p1 = nhits_346_fu_13834_p2;

assign zext_ln265_52_fu_13987_p1 = nhits_352_fu_13981_p2;

assign zext_ln265_53_fu_14085_p1 = nhits_355_fu_14080_p2;

assign zext_ln265_54_fu_12016_p1 = nhits_363_fu_12010_p2;

assign zext_ln265_55_fu_14128_p1 = nhits_371_fu_14123_p2;

assign zext_ln265_56_fu_14288_p1 = nhits_379_fu_14282_p2;

assign zext_ln265_57_fu_14490_p1 = nhits_387_fu_14484_p2;

assign zext_ln265_58_fu_14641_p1 = nhits_393_fu_14635_p2;

assign zext_ln265_5_fu_2102_p1 = nhits_27_fu_2096_p2;

assign zext_ln265_6_fu_2368_p1 = nhits_35_fu_2362_p2;

assign zext_ln265_7_fu_2600_p1 = nhits_43_fu_2594_p2;

assign zext_ln265_8_fu_2840_p1 = nhits_51_fu_2834_p2;

assign zext_ln265_9_fu_3076_p1 = nhits_59_fu_3070_p2;

assign zext_ln265_fu_1100_p1 = hit_dt;

assign zext_ln289_10_fu_4004_p1 = nhits_89_fu_3996_p3;

assign zext_ln289_11_fu_4248_p1 = nhits_97_fu_4240_p3;

assign zext_ln289_12_fu_4484_p1 = nhits_105_fu_4476_p3;

assign zext_ln289_13_fu_4794_p1 = nhits_114_fu_4786_p3;

assign zext_ln289_14_fu_5030_p1 = nhits_122_fu_5022_p3;

assign zext_ln289_15_fu_5262_p1 = nhits_130_fu_5254_p3;

assign zext_ln289_16_fu_5506_p1 = nhits_138_fu_5498_p3;

assign zext_ln289_17_fu_5742_p1 = nhits_146_fu_5734_p3;

assign zext_ln289_18_fu_6052_p1 = nhits_155_fu_6044_p3;

assign zext_ln289_19_fu_6288_p1 = nhits_163_fu_6280_p3;

assign zext_ln289_1_fu_1626_p1 = nhits_15_fu_1618_p3;

assign zext_ln289_20_fu_6520_p1 = nhits_171_fu_6512_p3;

assign zext_ln289_21_fu_6764_p1 = nhits_179_fu_6756_p3;

assign zext_ln289_22_fu_7000_p1 = nhits_187_fu_6992_p3;

assign zext_ln289_23_fu_7310_p1 = nhits_196_fu_7302_p3;

assign zext_ln289_24_fu_7546_p1 = nhits_204_fu_7538_p3;

assign zext_ln289_25_fu_7778_p1 = nhits_212_fu_7770_p3;

assign zext_ln289_26_fu_8022_p1 = nhits_220_fu_8014_p3;

assign zext_ln289_27_fu_8258_p1 = nhits_228_fu_8250_p3;

assign zext_ln289_28_fu_8568_p1 = nhits_237_fu_8560_p3;

assign zext_ln289_29_fu_8804_p1 = nhits_245_fu_8796_p3;

assign zext_ln289_2_fu_1904_p1 = nhits_23_fu_1896_p3;

assign zext_ln289_30_fu_9036_p1 = nhits_253_fu_9028_p3;

assign zext_ln289_31_fu_9280_p1 = nhits_261_fu_9272_p3;

assign zext_ln289_32_fu_9516_p1 = nhits_269_fu_9508_p3;

assign zext_ln289_33_fu_9826_p1 = nhits_278_fu_9818_p3;

assign zext_ln289_34_fu_10062_p1 = nhits_286_fu_10054_p3;

assign zext_ln289_35_fu_10294_p1 = nhits_294_fu_10286_p3;

assign zext_ln289_36_fu_10538_p1 = nhits_302_fu_10530_p3;

assign zext_ln289_37_fu_10774_p1 = nhits_310_fu_10766_p3;

assign zext_ln289_38_fu_11076_p1 = nhits_319_fu_11068_p3;

assign zext_ln289_39_fu_13633_p1 = nhits_327_reg_16341;

assign zext_ln289_3_fu_2278_p1 = nhits_32_fu_2270_p3;

assign zext_ln289_40_fu_11540_p1 = nhits_335_fu_11532_p3;

assign zext_ln289_41_fu_13797_p1 = nhits_343_fu_13790_p3;

assign zext_ln289_42_fu_13971_p1 = nhits_351_fu_13963_p3;

assign zext_ln289_43_fu_14116_p1 = nhits_360_fu_14109_p3;

assign zext_ln289_44_fu_14120_p1 = nhits_368_reg_16424;

assign zext_ln289_45_fu_14221_p1 = nhits_376_fu_14213_p3;

assign zext_ln289_46_fu_14423_p1 = nhits_384_fu_14415_p3;

assign zext_ln289_47_fu_14625_p1 = nhits_392_fu_14617_p3;

assign zext_ln289_4_fu_2514_p1 = nhits_40_fu_2506_p3;

assign zext_ln289_5_fu_2746_p1 = nhits_48_fu_2738_p3;

assign zext_ln289_6_fu_2990_p1 = nhits_56_fu_2982_p3;

assign zext_ln289_7_fu_3226_p1 = nhits_64_fu_3218_p3;

assign zext_ln289_8_fu_3536_p1 = nhits_73_fu_3528_p3;

assign zext_ln289_9_fu_3772_p1 = nhits_81_fu_3764_p3;

assign zext_ln289_fu_1332_p1 = nhits_7_fu_1324_p3;

assign zext_ln291_fu_1048_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_46;

assign zext_ln293_10_fu_6076_p1 = total_e_118_fu_6068_p3;

assign zext_ln293_11_fu_7184_p1 = total_e_145_fu_7176_p3;

assign zext_ln293_12_fu_7334_p1 = total_e_149_fu_7326_p3;

assign zext_ln293_13_fu_8442_p1 = total_e_176_fu_8434_p3;

assign zext_ln293_14_fu_8592_p1 = total_e_180_fu_8584_p3;

assign zext_ln293_15_fu_9700_p1 = total_e_207_fu_9692_p3;

assign zext_ln293_16_fu_9850_p1 = total_e_211_fu_9842_p3;

assign zext_ln293_17_fu_10950_p1 = total_e_238_fu_10942_p3;

assign zext_ln293_18_fu_11100_p1 = total_e_242_fu_11092_p3;

assign zext_ln293_19_fu_11834_p1 = total_e_269_fu_11826_p3;

assign zext_ln293_1_fu_1166_p1 = total_e_2_fu_1158_p3;

assign zext_ln293_20_fu_11950_p1 = total_e_273_fu_11942_p3;

assign zext_ln293_2_fu_1356_p1 = total_e_6_fu_1348_p3;

assign zext_ln293_3_fu_2120_p1 = total_e_21_fu_2112_p3;

assign zext_ln293_4_fu_2302_p1 = total_e_25_fu_2294_p3;

assign zext_ln293_5_fu_3410_p1 = total_e_52_fu_3402_p3;

assign zext_ln293_6_fu_3560_p1 = total_e_56_fu_3552_p3;

assign zext_ln293_7_fu_4668_p1 = total_e_83_fu_4660_p3;

assign zext_ln293_8_fu_4818_p1 = total_e_87_fu_4810_p3;

assign zext_ln293_9_fu_5926_p1 = total_e_114_fu_5918_p3;

assign zext_ln293_fu_1052_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_47;

assign zext_ln303_10_fu_4318_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_33;

assign zext_ln303_11_fu_13120_p1 = nearby_hit_cur_e_26_reg_15918;

assign zext_ln303_12_fu_5340_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_39;

assign zext_ln303_13_fu_5576_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_31;

assign zext_ln303_14_fu_13221_p1 = nearby_hit_cur_e_27_reg_15996;

assign zext_ln303_15_fu_6598_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_37;

assign zext_ln303_16_fu_6834_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_29;

assign zext_ln303_17_fu_13322_p1 = nearby_hit_cur_e_28_reg_16074;

assign zext_ln303_18_fu_7856_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_35;

assign zext_ln303_19_fu_8092_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_27;

assign zext_ln303_1_fu_1414_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45;

assign zext_ln303_20_fu_13423_p1 = nearby_hit_cur_e_29_reg_16152;

assign zext_ln303_21_fu_9114_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_33;

assign zext_ln303_22_fu_9350_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_25;

assign zext_ln303_23_fu_13524_p1 = nearby_hit_cur_e_30_reg_16230;

assign zext_ln303_24_fu_10372_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_31;

assign zext_ln303_25_fu_10608_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_23;

assign zext_ln303_26_fu_13651_p1 = nearby_hit_cur_e_31_reg_16309;

assign zext_ln303_27_fu_11600_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_29;

assign zext_ln303_28_fu_11694_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_21;

assign zext_ln303_29_fu_14262_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_39;

assign zext_ln303_2_fu_1704_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_37;

assign zext_ln303_30_fu_14464_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_25;

assign zext_ln303_3_fu_1126_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_27;

assign zext_ln303_4_fu_1418_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_45;

assign zext_ln303_5_fu_12918_p1 = nearby_hit_cur_e_24_reg_15762;

assign zext_ln303_6_fu_2824_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_43;

assign zext_ln303_7_fu_3060_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_35;

assign zext_ln303_8_fu_13019_p1 = nearby_hit_cur_e_25_reg_15840;

assign zext_ln303_9_fu_4082_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_41;

assign zext_ln303_fu_1122_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_27;

assign zext_ln310_10_fu_4156_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_3;

assign zext_ln310_11_fu_4392_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_13;

assign zext_ln310_12_fu_13134_p1 = nearby_hit_pre_e_8_reg_15913;

assign zext_ln310_13_fu_5414_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_1;

assign zext_ln310_14_fu_5650_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_11;

assign zext_ln310_15_fu_13235_p1 = nearby_hit_pre_e_10_reg_15991;

assign zext_ln310_16_fu_6672_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_21;

assign zext_ln310_17_fu_6908_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_9;

assign zext_ln310_18_fu_13336_p1 = nearby_hit_pre_e_12_reg_16069;

assign zext_ln310_19_fu_7930_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_19;

assign zext_ln310_1_fu_1506_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_11;

assign zext_ln310_20_fu_8166_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_7;

assign zext_ln310_21_fu_13437_p1 = nearby_hit_pre_e_14_reg_16147;

assign zext_ln310_22_fu_9188_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_17;

assign zext_ln310_23_fu_9424_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_5;

assign zext_ln310_24_fu_13538_p1 = nearby_hit_pre_e_16_reg_16225;

assign zext_ln310_25_fu_10446_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_15;

assign zext_ln310_26_fu_10682_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_3;

assign zext_ln310_27_fu_13722_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_13;

assign zext_ln310_28_fu_13885_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_1;

assign zext_ln310_29_fu_14337_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_19;

assign zext_ln310_2_fu_1792_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_17;

assign zext_ln310_30_fu_14539_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_8;

assign zext_ln310_3_fu_1216_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_10;

assign zext_ln310_4_fu_1510_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_11;

assign zext_ln310_5_fu_2166_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_23;

assign zext_ln310_6_fu_12932_p1 = nearby_hit_pre_e_4_reg_15757;

assign zext_ln310_7_fu_3134_p1 = p_ZZ16hcal_cluster_hls7ap_uintILi3EES_ILi13EES_ILi16EERN3hls6streamI13fadc_hits_v_15;

assign zext_ln310_8_fu_2898_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_5;

assign zext_ln310_9_fu_13033_p1 = nearby_hit_pre_e_6_reg_15835;

assign zext_ln310_fu_1212_p1 = hcal_cluster_hls_ap_uint_ap_uint_ap_uint_stream_stream_stream_stream_4_a_10;

assign zext_ln317_10_fu_4230_p1 = vxs_hits_e_24_fu_598_p4;

assign zext_ln317_11_fu_4454_p1 = vxs_hits_e_35_fu_818_p4;

assign zext_ln317_12_fu_13150_p1 = vxs_hits_e_25_reg_15680;

assign zext_ln317_13_fu_5488_p1 = vxs_hits_e_25_fu_618_p4;

assign zext_ln317_14_fu_5712_p1 = vxs_hits_e_36_fu_838_p4;

assign zext_ln317_15_fu_13251_p1 = vxs_hits_e_26_reg_15685;

assign zext_ln317_16_fu_6746_p1 = vxs_hits_e_26_fu_638_p4;

assign zext_ln317_17_fu_6970_p1 = vxs_hits_e_37_fu_858_p4;

assign zext_ln317_18_fu_13352_p1 = vxs_hits_e_27_reg_15690;

assign zext_ln317_19_fu_8004_p1 = vxs_hits_e_27_fu_658_p4;

assign zext_ln317_1_fu_1598_p1 = vxs_hits_e_22_fu_558_p4;

assign zext_ln317_20_fu_8228_p1 = vxs_hits_e_38_fu_878_p4;

assign zext_ln317_21_fu_13453_p1 = vxs_hits_e_28_reg_15695;

assign zext_ln317_22_fu_9262_p1 = vxs_hits_e_28_fu_678_p4;

assign zext_ln317_23_fu_9486_p1 = vxs_hits_e_39_fu_898_p4;

assign zext_ln317_24_fu_13554_p1 = vxs_hits_e_29_reg_15700;

assign zext_ln317_25_fu_10520_p1 = vxs_hits_e_29_fu_698_p4;

assign zext_ln317_26_fu_10744_p1 = vxs_hits_e_40_fu_918_p4;

assign zext_ln317_27_fu_13781_p1 = vxs_hits_e_30_reg_15705;

assign zext_ln317_28_fu_13939_p1 = vxs_hits_e_41_reg_15719;

assign zext_ln317_29_fu_14401_p1 = vxs_hits_e_31_reg_15711;

assign zext_ln317_2_fu_1868_p1 = vxs_hits_e_33_fu_778_p4;

assign zext_ln317_30_fu_14593_p1 = vxs_hits_e_42_reg_15727;

assign zext_ln317_3_fu_1308_p1 = vxs_hits_e_32_fu_758_p4;

assign zext_ln317_4_fu_1602_p1 = vxs_hits_e_22_fu_558_p4;

assign zext_ln317_5_fu_2254_p1 = vxs_hits_e_fu_544_p1;

assign zext_ln317_6_fu_12948_p1 = vxs_hits_e_23_reg_15670;

assign zext_ln317_7_fu_3196_p1 = vxs_hits_e_34_fu_798_p4;

assign zext_ln317_8_fu_2972_p1 = vxs_hits_e_23_fu_578_p4;

assign zext_ln317_9_fu_13049_p1 = vxs_hits_e_24_reg_15675;

assign zext_ln317_fu_1304_p1 = vxs_hits_e_32_fu_758_p4;

assign zext_ln324_10_fu_8290_p1 = add_ln324_23_fu_8284_p2;

assign zext_ln324_11_fu_8312_p1 = add_ln324_26_fu_8306_p2;

assign zext_ln324_12_fu_9548_p1 = add_ln324_28_fu_9542_p2;

assign zext_ln324_13_fu_9570_p1 = add_ln324_31_fu_9564_p2;

assign zext_ln324_14_fu_10806_p1 = add_ln324_33_fu_10800_p2;

assign zext_ln324_15_fu_10828_p1 = add_ln324_36_fu_10822_p2;

assign zext_ln324_16_fu_14005_p1 = add_ln324_38_reg_16398;

assign zext_ln324_17_fu_14026_p1 = add_ln324_41_fu_14020_p2;

assign zext_ln324_18_fu_14665_p1 = add_ln324_43_fu_14659_p2;

assign zext_ln324_19_fu_14687_p1 = add_ln324_46_fu_14681_p2;

assign zext_ln324_1_fu_1954_p1 = add_ln324_1_fu_1948_p2;

assign zext_ln324_2_fu_3258_p1 = add_ln324_3_fu_3252_p2;

assign zext_ln324_3_fu_3280_p1 = add_ln324_6_fu_3274_p2;

assign zext_ln324_4_fu_4516_p1 = add_ln324_8_fu_4510_p2;

assign zext_ln324_5_fu_4538_p1 = add_ln324_11_fu_4532_p2;

assign zext_ln324_6_fu_5774_p1 = add_ln324_13_fu_5768_p2;

assign zext_ln324_7_fu_5796_p1 = add_ln324_16_fu_5790_p2;

assign zext_ln324_8_fu_7032_p1 = add_ln324_18_fu_7026_p2;

assign zext_ln324_9_fu_7054_p1 = add_ln324_21_fu_7048_p2;

assign zext_ln324_fu_1944_p1 = add_ln324_fu_1938_p2;

always @ (posedge ap_clk) begin
    zext_ln303_7_reg_15793[15:13] <= 3'b000;
    zext_ln310_7_reg_15803[15:13] <= 3'b000;
    zext_ln317_7_reg_15813[15:13] <= 3'b000;
    zext_ln303_10_reg_15871[15:13] <= 3'b000;
    zext_ln310_11_reg_15881[15:13] <= 3'b000;
    zext_ln317_11_reg_15891[15:13] <= 3'b000;
    zext_ln303_13_reg_15949[15:13] <= 3'b000;
    zext_ln310_14_reg_15959[15:13] <= 3'b000;
    zext_ln317_14_reg_15969[15:13] <= 3'b000;
    zext_ln303_16_reg_16027[15:13] <= 3'b000;
    zext_ln310_17_reg_16037[15:13] <= 3'b000;
    zext_ln317_17_reg_16047[15:13] <= 3'b000;
    zext_ln303_19_reg_16105[15:13] <= 3'b000;
    zext_ln310_20_reg_16115[15:13] <= 3'b000;
    zext_ln317_20_reg_16125[15:13] <= 3'b000;
    zext_ln303_22_reg_16183[15:13] <= 3'b000;
    zext_ln310_23_reg_16193[15:13] <= 3'b000;
    zext_ln317_23_reg_16203[15:13] <= 3'b000;
    zext_ln303_25_reg_16267[15:13] <= 3'b000;
    zext_ln310_26_reg_16277[15:13] <= 3'b000;
    zext_ln317_26_reg_16287[15:13] <= 3'b000;
    zext_ln303_28_reg_16375[15:13] <= 3'b000;
end

endmodule //hcal_cluster_hls
