TimeQuest Timing Analyzer report for top_synthesis
Fri Jul 03 02:59:47 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 14. Slow Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 15. Slow Model Setup: 'fpga_clk'
 16. Slow Model Hold: 'fpga_clk'
 17. Slow Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 21. Slow Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 22. Slow Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 23. Slow Model Recovery: 'fpga_clk'
 24. Slow Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 25. Slow Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 26. Slow Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 27. Slow Model Removal: 'fpga_clk'
 28. Slow Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 30. Slow Model Minimum Pulse Width: 'fpga_clk'
 31. Slow Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 32. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Fast Model Setup Summary
 42. Fast Model Hold Summary
 43. Fast Model Recovery Summary
 44. Fast Model Removal Summary
 45. Fast Model Minimum Pulse Width Summary
 46. Fast Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 47. Fast Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 48. Fast Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 49. Fast Model Setup: 'fpga_clk'
 50. Fast Model Hold: 'fpga_clk'
 51. Fast Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 52. Fast Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 53. Fast Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 54. Fast Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 55. Fast Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 56. Fast Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 57. Fast Model Recovery: 'fpga_clk'
 58. Fast Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 59. Fast Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 60. Fast Model Removal: 'fpga_clk'
 61. Fast Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 62. Fast Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 63. Fast Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 64. Fast Model Minimum Pulse Width: 'fpga_clk'
 65. Fast Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 66. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Output Enable Times
 72. Minimum Output Enable Times
 73. Output Disable Times
 74. Minimum Output Disable Times
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths
 87. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; top_synthesis                                                      ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Fri Jul 03 02:59:42 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------+------------------------------------------------------------------------+
; Clock Name                                                         ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                               ; Targets                                                                ;
+--------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------+------------------------------------------------------------------------+
; altera_reserved_tck                                                ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                      ; { altera_reserved_tck }                                                ;
; fpga_clk                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                      ; { fpga_clk }                                                           ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Generated ; 7.500   ; 133.33 MHz ; 0.000 ; 3.750  ; 50.00      ; 3         ; 8           ;       ;        ;           ;            ; false    ; fpga_clk ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|inclk[0] ; { global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] } ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Generated ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; fpga_clk ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|inclk[0] ; { global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] } ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Generated ; 25.000  ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; fpga_clk ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|inclk[0] ; { global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] } ;
+--------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                  ;
+------------+-----------------+--------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note ;
+------------+-----------------+--------------------------------------------------------------------+------+
; 121.18 MHz ; 121.18 MHz      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;      ;
; 139.9 MHz  ; 139.9 MHz       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;      ;
; 150.44 MHz ; 150.44 MHz      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;      ;
; 169.98 MHz ; 169.98 MHz      ; fpga_clk                                                           ;      ;
+------------+-----------------+--------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                    ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; -0.972 ; -5.449        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.640  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 2.790  ; 0.000         ;
; fpga_clk                                                           ; 14.117 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                    ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; fpga_clk                                                           ; 0.391 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                 ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; -1.147 ; -2.294        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; -0.823 ; -0.823        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.892  ; 0.000         ;
; fpga_clk                                                           ; 16.023 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                 ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 1.034 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 1.036 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 3.088 ; 0.000         ;
; fpga_clk                                                           ; 3.482 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                      ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.620  ; 0.000         ;
; fpga_clk                                                           ; 7.620  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
; altera_reserved_tck                                                ; 97.778 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                              ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -0.972 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.511      ;
; -0.901 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.440      ;
; -0.826 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.365      ;
; -0.813 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 3.323      ;
; -0.759 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.298      ;
; -0.755 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.294      ;
; -0.688 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.227      ;
; -0.688 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.227      ;
; -0.673 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.212      ;
; -0.618 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.157      ;
; -0.617 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.156      ;
; -0.613 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.152      ;
; -0.602 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.141      ;
; -0.574 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.113      ;
; -0.547 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.086      ;
; -0.542 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.081      ;
; -0.542 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.081      ;
; -0.504 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[0]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.043      ;
; -0.503 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.042      ;
; -0.471 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.010      ;
; -0.471 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 3.010      ;
; -0.465 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 2.975      ;
; -0.440 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 2.979      ;
; -0.422 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[6]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 2.932      ;
; -0.216 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[1]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 2.755      ;
; -0.115 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 2.654      ;
; -0.089 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 2.628      ;
; -0.083 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 2.622      ;
; -0.077 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 2.587      ;
; -0.057 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 2.596      ;
; -0.036 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[6]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 2.546      ;
; 0.176  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[7]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 2.334      ;
; 0.274  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 2.265      ;
; 0.299  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 2.240      ;
; 0.330  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 2.209      ;
; 0.337  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[1]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 2.202      ;
; 0.403  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[0]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.029      ; 2.162      ;
; 0.784  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[3]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.029      ; 1.781      ;
; 0.834  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[18]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[18]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.008     ; 1.694      ;
; 0.837  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[0]                                          ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[0]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.028     ; 1.671      ;
; 0.853  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 6.688      ;
; 0.854  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[21]                                    ; dbg_actual_rd_bank_dup_0                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.678      ;
; 0.901  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[1]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.029      ; 1.664      ;
; 0.903  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[2]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.029      ; 1.662      ;
; 0.903  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[4]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.029      ; 1.662      ;
; 0.911  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[5]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.625      ;
; 0.916  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_19_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_19_    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.019     ; 1.601      ;
; 0.932  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[14]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[14]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.008     ; 1.596      ;
; 0.940  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[17]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[17]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.008     ; 1.588      ;
; 0.945  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[12]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[12]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.008     ; 1.583      ;
; 0.947  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[8]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[8]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.585      ;
; 0.947  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[11]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[11]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.008     ; 1.581      ;
; 0.951  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_6_                                        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_6_     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.012     ; 1.573      ;
; 0.963  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 6.581      ;
; 0.983  ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd                                            ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d1         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.008      ; 1.561      ;
; 0.993  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[3]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 6.544      ;
; 0.994  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_15_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_15_    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.538      ;
; 1.011  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[0]                                           ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[0]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.007      ; 1.532      ;
; 1.012  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[3]                                           ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[3]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.009      ; 1.533      ;
; 1.073  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[16]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[16]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.008     ; 1.455      ;
; 1.074  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[10]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[10]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.458      ;
; 1.075  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[19]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[19]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.008     ; 1.453      ;
; 1.081  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[9]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[9]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.451      ;
; 1.087  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[5]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 6.450      ;
; 1.091  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[13]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[13]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.008     ; 1.437      ;
; 1.093  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[20]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[20]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.008     ; 1.435      ;
; 1.097  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[6]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[6]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.439      ;
; 1.100  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 6.444      ;
; 1.102  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[15]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[15]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.006     ; 1.428      ;
; 1.124  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[4]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 6.413      ;
; 1.127  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready                                                 ; nx31517z1                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.010      ; 1.419      ;
; 1.141  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[6]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 6.395      ;
; 1.156  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 6.388      ;
; 1.172  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[7]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 6.364      ;
; 1.180  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_left[0]                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 6.362      ;
; 1.182  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 6.362      ;
; 1.222  ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[0] ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[6] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 6.278      ;
; 1.226  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_9_                                        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_9_     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.306      ;
; 1.237  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_1_                                        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_1_     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.295      ;
; 1.239  ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[0] ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 6.265      ;
; 1.239  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[7]                                           ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[7]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.302      ;
; 1.247  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_17_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_17_    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.285      ;
; 1.249  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[7]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 6.292      ;
; 1.249  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd                                                   ; nx50541z1                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.289      ;
; 1.250  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[6]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 6.291      ;
; 1.257  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_3_                                        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_3_     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 1.278      ;
; 1.257  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_4_                                        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_4_     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 1.268      ;
; 1.260  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 6.277      ;
; 1.260  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_12_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_12_    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 1.265      ;
; 1.260  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_13_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_13_    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 1.275      ;
; 1.261  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[0]                                                            ; mds_top_inst_mem_mng_inst_rd_wbm_tga_o[2]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 6.246      ;
; 1.261  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_1_                                           ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_d1_1_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 1.274      ;
; 1.261  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[2]                                           ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[2]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.278      ;
; 1.264  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_2_                                        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_2_     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.273      ;
; 1.265  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_0_                                        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_0_     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.272      ;
; 1.273  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[0]                                 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[7] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 6.259      ;
; 1.275  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[0]                                                            ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 6.232      ;
; 1.275  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_20_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_20_    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 1.260      ;
; 1.278  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[4]                                           ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[4]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.263      ;
; 1.292  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 6.252      ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                                                         ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.640 ; mds_top_inst_disp_ctrl_inst_lower_frame[7]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.070      ; 4.395      ;
; 0.645 ; mds_top_inst_disp_ctrl_inst_upper_frame[1]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.054      ; 4.374      ;
; 0.692 ; mds_top_inst_disp_ctrl_inst_left_frame_4_               ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.067      ; 4.340      ;
; 0.701 ; mds_top_inst_disp_ctrl_inst_lower_frame[1]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.054      ; 4.318      ;
; 0.706 ; mds_top_inst_disp_ctrl_inst_right_frame_7_              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 4.330      ;
; 0.737 ; mds_top_inst_disp_ctrl_inst_lower_frame[5]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.076      ; 4.304      ;
; 0.738 ; mds_top_inst_disp_ctrl_inst_lower_frame[3]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 4.293      ;
; 0.739 ; mds_top_inst_disp_ctrl_inst_left_frame_5_               ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 4.297      ;
; 0.744 ; mds_top_inst_disp_ctrl_inst_lower_frame[6]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.076      ; 4.297      ;
; 0.764 ; mds_top_inst_disp_ctrl_inst_upper_frame[7]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.070      ; 4.271      ;
; 0.768 ; mds_top_inst_disp_ctrl_inst_right_frame_7_              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 4.268      ;
; 0.812 ; mds_top_inst_disp_ctrl_inst_upper_frame[5]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.059      ; 4.212      ;
; 0.822 ; mds_top_inst_disp_ctrl_inst_left_frame_5_               ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 4.214      ;
; 0.869 ; mds_top_inst_disp_ctrl_inst_upper_frame[3]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 4.162      ;
; 0.878 ; mds_top_inst_disp_ctrl_inst_upper_frame[6]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.067      ; 4.154      ;
; 0.986 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_busy ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_busy_d1                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; -0.002     ; 1.548      ;
; 1.008 ; mds_top_inst_disp_ctrl_inst_left_frame_4_               ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.067      ; 4.024      ;
; 1.012 ; mds_top_inst_disp_ctrl_inst_lower_frame[4]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.076      ; 4.029      ;
; 1.183 ; mds_top_inst_disp_ctrl_inst_upper_frame[0]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.077      ; 3.859      ;
; 1.198 ; mds_top_inst_disp_ctrl_inst_upper_frame[4]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.067      ; 3.834      ;
; 1.286 ; mds_top_inst_disp_ctrl_inst_lower_frame[0]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.077      ; 3.756      ;
; 1.340 ; mds_top_inst_disp_ctrl_inst_upper_frame[2]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.065      ; 3.690      ;
; 1.442 ; mds_top_inst_disp_ctrl_inst_lower_frame[2]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.065      ; 3.588      ;
; 1.548 ; nx7932z1                                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_cnt_zero_d1                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; 0.000      ; 0.988      ;
; 1.592 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready    ; nx9514z1                                                                                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; -0.003     ; 0.941      ;
; 1.741 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_busy ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_busy_d1                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; -0.003     ; 0.792      ;
; 1.748 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.274      ;
; 1.748 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[2]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.274      ;
; 1.748 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[3]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.274      ;
; 1.748 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[4]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.274      ;
; 1.748 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[5]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.274      ;
; 1.748 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[6]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.274      ;
; 1.748 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[7]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.274      ;
; 1.748 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[8]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.274      ;
; 1.748 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[9]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.274      ;
; 1.748 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[10]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.274      ;
; 1.748 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[1]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.274      ;
; 1.779 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[0]       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[4]                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 8.252      ;
; 1.779 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[0]       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[5]                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 8.252      ;
; 1.779 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[0]       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[9]                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 8.252      ;
; 1.786 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.236      ;
; 1.786 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[2]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.236      ;
; 1.786 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[3]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.236      ;
; 1.786 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[4]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.236      ;
; 1.786 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[5]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.236      ;
; 1.786 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[6]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.236      ;
; 1.786 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[7]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.236      ;
; 1.786 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[8]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.236      ;
; 1.786 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[9]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.236      ;
; 1.786 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[10]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.236      ;
; 1.786 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[1]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.236      ;
; 1.822 ; mds_top_inst_rx_wbm_adr_o[0]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 8.204      ;
; 1.822 ; mds_top_inst_rx_wbm_adr_o[0]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[2]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 8.204      ;
; 1.822 ; mds_top_inst_rx_wbm_adr_o[0]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[3]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 8.204      ;
; 1.822 ; mds_top_inst_rx_wbm_adr_o[0]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[4]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 8.204      ;
; 1.822 ; mds_top_inst_rx_wbm_adr_o[0]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[5]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 8.204      ;
; 1.822 ; mds_top_inst_rx_wbm_adr_o[0]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[6]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 8.204      ;
; 1.822 ; mds_top_inst_rx_wbm_adr_o[0]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[7]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 8.204      ;
; 1.822 ; mds_top_inst_rx_wbm_adr_o[0]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[8]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 8.204      ;
; 1.822 ; mds_top_inst_rx_wbm_adr_o[0]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[9]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 8.204      ;
; 1.822 ; mds_top_inst_rx_wbm_adr_o[0]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[10]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 8.204      ;
; 1.822 ; mds_top_inst_rx_wbm_adr_o[0]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[1]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 8.204      ;
; 1.827 ; nx56379z1                                               ; mds_top_inst_rx_wbm_adr_o[2]                                                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.024     ; 8.185      ;
; 1.840 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[1]       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[4]                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 8.191      ;
; 1.840 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[1]       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[5]                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 8.191      ;
; 1.840 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[1]       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[9]                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 8.191      ;
; 1.847 ; nx56379z1                                               ; mds_top_inst_rx_wbm_adr_o[0]                                                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 8.185      ;
; 1.847 ; nx56379z1                                               ; mds_top_inst_rx_wbm_adr_o[1]                                                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 8.185      ;
; 1.863 ; mds_top_inst_rx_wbm_adr_o[0]                            ; mds_top_inst_rx_wbm_adr_o[2]                                                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.020     ; 8.153      ;
; 1.883 ; mds_top_inst_rx_wbm_adr_o[0]                            ; mds_top_inst_rx_wbm_adr_o[0]                                                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.153      ;
; 1.883 ; mds_top_inst_rx_wbm_adr_o[0]                            ; mds_top_inst_rx_wbm_adr_o[1]                                                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.153      ;
; 1.910 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[2]       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[4]                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 8.121      ;
; 1.910 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[2]       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[5]                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 8.121      ;
; 1.910 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[2]       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[9]                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 8.121      ;
; 1.915 ; mds_top_inst_tx_icx_wbm_tgc_o                           ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 8.106      ;
; 1.915 ; mds_top_inst_tx_icx_wbm_tgc_o                           ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[2]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 8.106      ;
; 1.915 ; mds_top_inst_tx_icx_wbm_tgc_o                           ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[3]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 8.106      ;
; 1.915 ; mds_top_inst_tx_icx_wbm_tgc_o                           ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[4]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 8.106      ;
; 1.915 ; mds_top_inst_tx_icx_wbm_tgc_o                           ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[5]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 8.106      ;
; 1.915 ; mds_top_inst_tx_icx_wbm_tgc_o                           ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[6]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 8.106      ;
; 1.915 ; mds_top_inst_tx_icx_wbm_tgc_o                           ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[7]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 8.106      ;
; 1.915 ; mds_top_inst_tx_icx_wbm_tgc_o                           ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[8]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 8.106      ;
; 1.915 ; mds_top_inst_tx_icx_wbm_tgc_o                           ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[9]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 8.106      ;
; 1.915 ; mds_top_inst_tx_icx_wbm_tgc_o                           ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[10]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 8.106      ;
; 1.915 ; mds_top_inst_tx_icx_wbm_tgc_o                           ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[1]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 8.106      ;
; 1.927 ; mds_top_inst_tx_icx_wbm_adr_o[3]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.095      ;
; 1.927 ; mds_top_inst_tx_icx_wbm_adr_o[3]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[2]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.095      ;
; 1.927 ; mds_top_inst_tx_icx_wbm_adr_o[3]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[3]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.095      ;
; 1.927 ; mds_top_inst_tx_icx_wbm_adr_o[3]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[4]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.095      ;
; 1.927 ; mds_top_inst_tx_icx_wbm_adr_o[3]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[5]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.095      ;
; 1.927 ; mds_top_inst_tx_icx_wbm_adr_o[3]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[6]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.095      ;
; 1.927 ; mds_top_inst_tx_icx_wbm_adr_o[3]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[7]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.095      ;
; 1.927 ; mds_top_inst_tx_icx_wbm_adr_o[3]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[8]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.095      ;
; 1.927 ; mds_top_inst_tx_icx_wbm_adr_o[3]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[9]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.095      ;
; 1.927 ; mds_top_inst_tx_icx_wbm_adr_o[3]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[10]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.095      ;
; 1.927 ; mds_top_inst_tx_icx_wbm_adr_o[3]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[1]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.095      ;
; 1.946 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[3]       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[4]                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 8.085      ;
; 1.946 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[3]       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[5]                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 8.085      ;
; 1.946 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[3]       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[9]                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 8.085      ;
; 1.948 ; mds_top_inst_tx_icx_wbm_adr_o[1]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 8.074      ;
+-------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                                                                                              ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.790  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[7]                                                                     ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[7]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.016     ; 2.230      ;
; 3.084  ; dbg_type_reg_disp[2]                                                                                              ; mds_top_inst_disp_ctrl_inst_vesa_mux_d1                                                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.008      ; 1.960      ;
; 3.277  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[7]                                                                     ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[7]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.017     ; 1.742      ;
; 3.515  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[0]                                                                     ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[0]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.016     ; 1.505      ;
; 3.526  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[0]                                                                     ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[0]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.497      ;
; 3.549  ; nx53913z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[3]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.020      ; 1.507      ;
; 3.649  ; nx41026z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[3]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.020      ; 1.407      ;
; 3.774  ; nx52916z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[2]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.020      ; 1.282      ;
; 3.785  ; nx42023z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[2]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.020      ; 1.271      ;
; 3.828  ; nx55907z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[5]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.202      ;
; 3.917  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[1]                                                                     ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[1]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.121      ;
; 3.920  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[6]                                                                     ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[6]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.118      ;
; 4.074  ; nx39032z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[5]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.964      ;
; 4.102  ; nx40029z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[4]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.936      ;
; 4.109  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[1]                                                                     ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[1]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.929      ;
; 4.112  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[6]                                                                     ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[6]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.926      ;
; 4.258  ; nx54910z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[4]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.780      ;
; 17.852 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[0]                                                            ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[9]                                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.177      ;
; 17.852 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 7.185      ;
; 17.853 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 7.184      ;
; 17.902 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 7.134      ;
; 17.903 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 7.133      ;
; 17.994 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[0]                                                            ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 7.041      ;
; 18.023 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[2]                                                            ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[9]                                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.008      ;
; 18.079 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[0]                                                            ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_req_data_hor_cond1                                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 6.961      ;
; 18.123 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; r_out_dup_0[5]                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.914      ;
; 18.123 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; r_out_dup_0[6]                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.914      ;
; 18.123 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; r_out_dup_0[9]                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.914      ;
; 18.123 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; g_out_dup_0_5_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.914      ;
; 18.123 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; g_out_dup_0_6_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.914      ;
; 18.123 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; g_out_dup_0_8_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.914      ;
; 18.123 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; g_out_dup_0_9_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.914      ;
; 18.123 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; b_out_dup_0_5_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.914      ;
; 18.123 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; b_out_dup_0_6_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.914      ;
; 18.123 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; b_out_dup_0_8_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.914      ;
; 18.123 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; b_out_dup_0_9_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.914      ;
; 18.135 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[0]                                                            ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[8]                                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.002     ; 6.899      ;
; 18.144 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg11  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.057      ; 6.878      ;
; 18.144 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg10  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.057      ; 6.878      ;
; 18.144 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg9   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.057      ; 6.878      ;
; 18.144 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg8   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.057      ; 6.878      ;
; 18.144 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg7   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.057      ; 6.878      ;
; 18.144 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg6   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.057      ; 6.878      ;
; 18.144 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg5   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.057      ; 6.878      ;
; 18.144 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg4   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.057      ; 6.878      ;
; 18.144 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg3   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.057      ; 6.878      ;
; 18.144 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg2   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.057      ; 6.878      ;
; 18.144 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg1   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.057      ; 6.878      ;
; 18.144 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg0   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.057      ; 6.878      ;
; 18.144 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[2]                                                            ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_req_data_hor_cond1                                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 6.898      ;
; 18.149 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.062      ; 6.878      ;
; 18.149 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.062      ; 6.878      ;
; 18.149 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.062      ; 6.878      ;
; 18.149 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.062      ; 6.878      ;
; 18.149 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.062      ; 6.878      ;
; 18.149 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.062      ; 6.878      ;
; 18.149 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.062      ; 6.878      ;
; 18.149 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.062      ; 6.878      ;
; 18.149 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.062      ; 6.878      ;
; 18.149 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.062      ; 6.878      ;
; 18.149 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.062      ; 6.878      ;
; 18.149 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.062      ; 6.878      ;
; 18.165 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[2]                                                            ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.872      ;
; 18.169 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg11 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.066      ; 6.862      ;
; 18.169 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg10 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.066      ; 6.862      ;
; 18.169 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg9  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.066      ; 6.862      ;
; 18.169 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg8  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.066      ; 6.862      ;
; 18.169 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg7  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.066      ; 6.862      ;
; 18.169 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg6  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.066      ; 6.862      ;
; 18.169 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg5  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.066      ; 6.862      ;
; 18.169 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg4  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.066      ; 6.862      ;
; 18.169 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.066      ; 6.862      ;
; 18.169 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.066      ; 6.862      ;
; 18.169 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.066      ; 6.862      ;
; 18.169 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.066      ; 6.862      ;
; 18.194 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; r_out_dup_0[5]                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 6.844      ;
; 18.194 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; r_out_dup_0[6]                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 6.844      ;
; 18.194 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; r_out_dup_0[9]                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 6.844      ;
; 18.194 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; g_out_dup_0_5_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 6.844      ;
; 18.194 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; g_out_dup_0_6_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 6.844      ;
; 18.194 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; g_out_dup_0_8_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 6.844      ;
; 18.194 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; g_out_dup_0_9_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 6.844      ;
; 18.194 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; b_out_dup_0_5_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 6.844      ;
; 18.194 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; b_out_dup_0_6_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 6.844      ;
; 18.194 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; b_out_dup_0_8_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 6.844      ;
; 18.194 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; b_out_dup_0_9_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 6.844      ;
; 18.194 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg11  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.056      ; 6.827      ;
; 18.194 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg10  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.056      ; 6.827      ;
; 18.194 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg9   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.056      ; 6.827      ;
; 18.194 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg8   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.056      ; 6.827      ;
; 18.194 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg7   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.056      ; 6.827      ;
; 18.194 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg6   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.056      ; 6.827      ;
; 18.194 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg5   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.056      ; 6.827      ;
; 18.194 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg4   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.056      ; 6.827      ;
; 18.194 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg3   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.056      ; 6.827      ;
; 18.194 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg2   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.056      ; 6.827      ;
; 18.194 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg1   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.056      ; 6.827      ;
; 18.194 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg0   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.056      ; 6.827      ;
; 18.199 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.061      ; 6.827      ;
; 18.199 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.061      ; 6.827      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'fpga_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.891      ;
; 14.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.752      ;
; 14.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.730      ;
; 14.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.729      ;
; 14.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.703      ;
; 14.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.658      ;
; 14.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.650      ;
; 14.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.645      ;
; 14.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.616      ;
; 14.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.601      ;
; 14.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.591      ;
; 14.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.590      ;
; 14.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.585      ;
; 14.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.582      ;
; 14.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.564      ;
; 14.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.554      ;
; 14.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.519      ;
; 14.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.511      ;
; 14.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.498      ;
; 14.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.484      ;
; 14.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.484      ;
; 14.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.483      ;
; 14.531 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.477      ;
; 14.547 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.463      ;
; 14.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.459      ;
; 14.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.457      ;
; 14.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.446      ;
; 14.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.440      ;
; 14.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.439      ;
; 14.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.424      ;
; 14.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.421      ;
; 14.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.420      ;
; 14.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.413      ;
; 14.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.412      ;
; 14.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.410      ;
; 14.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.404      ;
; 14.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.394      ;
; 14.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.393      ;
; 14.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.392      ;
; 14.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.385      ;
; 14.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.370      ;
; 14.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.368      ;
; 14.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.366      ;
; 14.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.360      ;
; 14.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.359      ;
; 14.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.351      ;
; 14.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.349      ;
; 14.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.348      ;
; 14.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.345      ;
; 14.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.341      ;
; 14.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.339      ;
; 14.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.326      ;
; 14.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.324      ;
; 14.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.321      ;
; 14.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.320      ;
; 14.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.317      ;
; 14.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.317      ;
; 14.695 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.313      ;
; 14.695 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.313      ;
; 14.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.307      ;
; 14.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.295      ;
; 14.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.279      ;
; 14.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.277      ;
; 14.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.276      ;
; 14.737 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.271      ;
; 14.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.263      ;
; 14.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.262      ;
; 14.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.252      ;
; 14.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.246      ;
; 14.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.248      ;
; 14.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.236      ;
; 14.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.238      ;
; 14.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.217      ;
; 14.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.213      ;
; 14.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.212      ;
; 14.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.208      ;
; 14.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.209      ;
; 14.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.202      ;
; 14.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.194      ;
; 14.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.191      ;
; 14.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.189      ;
; 14.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.185      ;
; 14.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.183      ;
; 14.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.178      ;
; 14.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.178      ;
; 14.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.175      ;
; 14.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.173      ;
; 14.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.169      ;
; 14.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.164      ;
; 14.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.161      ;
; 14.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.154      ;
; 14.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.152      ;
; 14.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.149      ;
; 14.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.151      ;
; 14.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.150      ;
; 14.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.147      ;
; 14.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.139      ;
; 14.883 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.125      ;
; 14.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.026     ; 5.126      ;
; 14.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.028     ; 5.120      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'fpga_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                      ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.778      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d1                                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.783      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.785      ;
; 0.521 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.789      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                                                                                                                                      ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.794      ;
; 0.532 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.798      ;
; 0.534 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                                                                                                                                      ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.800      ;
; 0.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.920      ;
; 0.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.923      ;
; 0.663 ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                                                                                                                   ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                                                                                                                                                                                                                                                                                ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.929      ;
; 0.666 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d2                                                                                                                                                                                                                                                                                      ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                                                                                                                   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3                                                                                                                                                                                                                                                                                     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.933      ;
; 0.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.935      ;
; 0.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.935      ;
; 0.675 ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1                                                                                                                                                                                                                                                                                   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                                                                                                                     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.941      ;
; 0.676 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.942      ;
; 0.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.943      ;
; 0.681 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.947      ;
; 0.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.978      ;
; 0.712 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.978      ;
; 0.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.978      ;
; 0.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.980      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.981      ;
; 0.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.988      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.989      ;
; 0.742 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d1                                                                                                                                                                                                                                                                                      ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d2                                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.160      ; 1.168      ;
; 0.787 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.053      ;
; 0.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.060      ;
; 0.802 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                                                                                                                                      ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.069      ;
; 0.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.075      ;
; 0.823 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.089      ;
; 0.831 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d2                                                                                                                                                                                                                                                                                      ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.097      ;
; 0.837 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.103      ;
; 0.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.110      ;
; 0.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.113      ;
; 0.852 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.119      ;
; 0.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.121      ;
; 0.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.124      ;
; 0.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.128      ;
; 0.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg3                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.067      ; 1.181      ;
; 0.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg0                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.067      ; 1.187      ;
; 0.892 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg2                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.066      ; 1.192      ;
; 0.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg1                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.066      ; 1.199      ;
; 0.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.193      ;
; 0.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.007      ; 1.205      ;
; 0.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.005      ; 1.206      ;
; 0.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.005      ; 1.210      ;
; 0.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 1.212      ;
; 0.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.211      ;
; 0.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 1.214      ;
; 0.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 1.214      ;
; 0.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 1.215      ;
; 0.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 1.215      ;
; 0.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 1.215      ;
; 0.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.005      ; 1.217      ;
; 0.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.005      ; 1.222      ;
; 0.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.002     ; 1.216      ;
; 0.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 1.224      ;
; 0.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 1.225      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_0_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_0_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_1_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_1_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_2_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_2_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_3_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_3_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_4_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_4_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx819z26                                                                ; nx819z26                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx65358z2                                                               ; nx65358z2                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_7_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_7_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx63364z2                                                               ; nx63364z2                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_9_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_9_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx54133z2                                                               ; nx54133z2                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_11_ ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_11_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_12_ ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_12_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_err_i_status        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_err_i_status        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[3]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[3]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_wr_wbm_stb_o                                  ; mds_top_inst_mem_mng_inst_wr_wbm_stb_o                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_cyc_i_internal                                    ; mds_top_inst_sdr_ctrl_cyc_i_internal                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[0]                             ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[0]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx5769z2                                                                ; nx5769z2                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_wait_200us_cntr[0]                                ; mds_top_inst_sdr_ctrl_wait_200us_cntr[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_next_init_state_3_                                ; mds_top_inst_sdr_ctrl_next_init_state_3_                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_init_pre_cntr[2]                                  ; mds_top_inst_sdr_ctrl_init_pre_cntr[2]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_init_pre_cntr[1]                                  ; mds_top_inst_sdr_ctrl_init_pre_cntr[1]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_init_pre_cntr[0]                                  ; mds_top_inst_sdr_ctrl_init_pre_cntr[0]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_init_pre_cntr[3]                                  ; mds_top_inst_sdr_ctrl_init_pre_cntr[3]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_tRC_cntr[0]                                       ; mds_top_inst_sdr_ctrl_tRC_cntr[0]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_tRC_cntr[2]                                       ; mds_top_inst_sdr_ctrl_tRC_cntr[2]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_tRC_cntr[3]                                       ; mds_top_inst_sdr_ctrl_tRC_cntr[3]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_tRC_cntr[1]                                       ; mds_top_inst_sdr_ctrl_tRC_cntr[1]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_next_init_state_5_                                ; mds_top_inst_sdr_ctrl_next_init_state_5_                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_next_init_state_7_                                ; mds_top_inst_sdr_ctrl_next_init_state_7_                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_init_done                                         ; mds_top_inst_sdr_ctrl_init_done                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_next_state_2_                                     ; mds_top_inst_sdr_ctrl_next_state_2_                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_0_                                  ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_0_                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_do_refresh                                        ; mds_top_inst_sdr_ctrl_do_refresh                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[5]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[5]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_data_valid_r                                      ; mds_top_inst_sdr_ctrl_data_valid_r                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_rx_data_r                                         ; mds_top_inst_sdr_ctrl_rx_data_r                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[1]                             ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[1]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx31726z3                                                               ; nx31726z3                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_pipe_bool       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_pipe_bool       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[0]              ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[0]              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[8]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[8]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_oor_r                                             ; mds_top_inst_sdr_ctrl_oor_r                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_oor_err_r                                         ; mds_top_inst_sdr_ctrl_oor_err_r                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_rd_wbm_stb_o                                  ; mds_top_inst_mem_mng_inst_rd_wbm_stb_o                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_stb_err_r                                         ; mds_top_inst_sdr_ctrl_stb_err_r                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_err_i_status        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_err_i_status        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_first_rx_bool       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_first_rx_bool       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[1]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[1]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[2]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[2]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[3]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[3]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[0]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[0]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx46880z8                                                               ; nx46880z8                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_wbm_cyc_internal    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_wbm_cyc_internal    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx38656z2                                                               ; nx38656z2                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_oe_r                                              ; mds_top_inst_sdr_ctrl_oe_r                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx13934z4                                                               ; nx13934z4                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_in[0]               ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_in[0]               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dram_bank_dup_0[0]                                                      ; dram_bank_dup_0[0]                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dbg_wr_bank_val_dup_0                                                   ; dbg_wr_bank_val_dup_0                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dram_bank_dup_0[1]                                                      ; dram_bank_dup_0[1]                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx55888z1                                                               ; nx55888z1                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d1            ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d2            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_5_           ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_5_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.781      ;
; 0.512 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[6]              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[6]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.781      ;
; 0.512 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_11_          ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_11_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.781      ;
; 0.513 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[8]              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[8]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.782      ;
; 0.513 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[1]              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[1]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.782      ;
; 0.515 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d2            ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d3            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; nx50541z1                                                               ; nx50540z1                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_12_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_12_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_13_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_13_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_15_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_15_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_17_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_17_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; nx29738z2                                                               ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_flt               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_3_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_3_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_4_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_4_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_6_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_6_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_20_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_20_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_d1_0_           ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_d2_0_           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_1_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_1_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_1st_data[4]     ; mds_top_inst_sdr_ctrl_dram_dq_r[4]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; mds_top_inst_sdr_ctrl_address_r_21_                                     ; dram_bank_dup_0[1]                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_8_           ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_8_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.786      ;
; 0.518 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_5_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_5_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; nx50540z1                                                               ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd_d3                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_16_          ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_16_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.519 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_d1_1_           ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_d2_1_           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_8_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_8_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_19_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_19_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_init_rd_d1          ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_init_rd_bool        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[3]             ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[3]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.789      ;
; 0.520 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[7]             ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[7]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.789      ;
; 0.520 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[5]              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[5]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.789      ;
; 0.521 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_flt               ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_restart_rd_d1       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[4]             ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[4]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.791      ;
; 0.523 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_flt               ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_restart_rd_bool     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd_d3                   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd_d4                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; mds_top_inst_sdr_ctrl_next_init_state_2_                                ; mds_top_inst_sdr_ctrl_next_init_state_3_                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top_inst_tx_path_inst_fifo_inst1_used[0]                                                            ; mds_top_inst_tx_path_inst_fifo_inst1_used[0]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_fifo_inst1_used[1]                                                            ; mds_top_inst_tx_path_inst_fifo_inst1_used[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_fifo_inst1_used[2]                                                            ; mds_top_inst_tx_path_inst_fifo_inst1_used[2]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[1]                                                           ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[1]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[0]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[0]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[1]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[1]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[2]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[2]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[3]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[3]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[2]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[2]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[0]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[0]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[1]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[1]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_valid                                                                         ; mds_top_inst_rx_path_inst_valid                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[3]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[3]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[4]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[4]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[0]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[0]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[5]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[5]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_eof_blk_7_                                                            ; mds_top_inst_rx_path_inst_mp_dec1_eof_blk_7_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[6]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[6]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[1]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[1]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[2]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[2]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx21867z1                                                                                               ; nx21867z1                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_blk_pos[1]                                                            ; mds_top_inst_rx_path_inst_mp_dec1_blk_pos[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_sbit_err                                                                      ; mds_top_inst_rx_path_inst_sbit_err                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_sbit_err_status                                                               ; mds_top_inst_rx_path_inst_sbit_err_status                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_crc2dec_data[0]                                                               ; mds_top_inst_rx_path_inst_crc2dec_data[0]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_crc_err                                                                       ; mds_top_inst_rx_path_inst_crc_err                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_crc_err_status                                                                ; mds_top_inst_rx_path_inst_crc_err_status                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_eof_err_status                                                                ; mds_top_inst_rx_path_inst_eof_err_status                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_wbm_cur_st[3]                                                                 ; mds_top_inst_rx_path_inst_wbm_cur_st[3]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_type_reg_offset[0]                                                            ; mds_top_inst_rx_path_inst_type_reg_offset[0]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx15971z3                                                                                               ; nx15971z3                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_ram_aout_val                                                                  ; mds_top_inst_rx_path_inst_ram_aout_val                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_icx_wbm_adr_o[0]                                                                        ; mds_top_inst_tx_icx_wbm_adr_o[0]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_icx_wbm_tgc_o                                                                           ; mds_top_inst_tx_icx_wbm_tgc_o                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_type_reg_offset[1]                                                            ; mds_top_inst_rx_path_inst_type_reg_offset[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_intercon_z_inst_wbs_gnt[0]                                                                 ; mds_top_inst_intercon_z_inst_wbs_gnt[0]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx3252z2                                                                                                ; nx3252z2                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[2]                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[2]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx26726z2                                                                                               ; nx26726z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx25729z3                                                                                               ; nx25729z3                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_done_cnt_2_                                         ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_done_cnt_2_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_neg_cyc_bool                                                                  ; mds_top_inst_rx_path_inst_neg_cyc_bool                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[4]                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[4]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_op_str_used[0]                  ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_op_str_used[0]                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[0]                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[0]                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[1]                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[1]                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opu_wr_en                                         ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opu_wr_en                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_counter[0]                      ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_counter[0]                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_en_fifo                      ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_en_fifo                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_mng_1                        ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_mng_1                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_req_cnt[0]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_req_cnt[0]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[0]                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[0]                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[1]                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[1]                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_en                                                     ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_en                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx1179z2                                                                                                ; nx1179z2                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[4]                                                    ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[4]                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_icy_disp_wbm_tgc_o                                                                         ; mds_top_inst_icy_disp_wbm_tgc_o                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_stb_internal                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_stb_internal                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_write_addr[0] ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_write_addr[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_read_addr[0]  ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_read_addr[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_row_count[0]                         ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_row_count[0]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_b_rd_en                                      ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_b_rd_en                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_used[0]                                    ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_used[0]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_col[0]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_col[0]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_inside_row[0]                        ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_inside_row[0]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[0]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[0]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[2]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[2]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[1]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[1]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx62938z2                                                                                               ; nx62938z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_icy_disp_wbm_tga_o_1_                                                                      ; mds_top_inst_icy_disp_wbm_tga_o_1_                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_icy_disp_wbm_tga_o_5_                                                                      ; mds_top_inst_icy_disp_wbm_tga_o_5_                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_din_valid                                                ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_din_valid                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_out[0]                                              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_out[0]                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_err_i_status                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_err_i_status                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[9]                                                    ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[9]                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_ack_cnt[0]                                                   ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_ack_cnt[0]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx51374z2                                                                                               ; nx51374z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_count_en                  ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_count_en                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter[0]                ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter[0]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter_tmp[0]            ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter_tmp[0]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_ready                          ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_ready                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx36381z3                                                                                               ; nx36381z3                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_err_i_status                                                                  ; mds_top_inst_rx_path_inst_err_i_status                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_wbm_cur_st[5]                                                                 ; mds_top_inst_rx_path_inst_wbm_cur_st[5]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_wbm_cur_st[2]                                                                 ; mds_top_inst_rx_path_inst_wbm_cur_st[2]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_wbm_stb_o                                                                               ; mds_top_inst_rx_wbm_stb_o                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_tx_wbm_inst_ram_words_left[10]                                                ; mds_top_inst_tx_path_inst_tx_wbm_inst_ram_words_left[10]                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[1]                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[1]                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[0]                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[0]                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                      ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx24857z1                                                                                               ; nx24857z1                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx56379z1                                                                                               ; nx56379z1                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_tx_wbm_inst_err_i_status                                                      ; mds_top_inst_tx_path_inst_tx_wbm_inst_err_i_status                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_crc_ack_i                                                             ; mds_top_inst_tx_path_inst_mp_enc1_crc_ack_i                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_7_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_7_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_8_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_8_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_blk_pos[1]                                                            ; mds_top_inst_tx_path_inst_mp_enc1_blk_pos[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_1_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_1_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_2_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_2_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_3_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_3_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                            ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[0]                                                                                                            ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[0]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[0]                                                                                                            ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[0]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; nx54910z1                                                                                                                                                         ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[4]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.780      ;
; 0.513 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[5]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame[5]                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.779      ;
; 0.516 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[5]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame[5]                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; global_nets_inst_reset_blk_inst_sync_rst_vesa_inst_sync_rst_deb                                                                                                   ; rst_40                                                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                         ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[7]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[7]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[7]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[7]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[6]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[6]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top_inst_disp_ctrl_inst_right_frame_sy_5_                                                                                                                     ; mds_top_inst_disp_ctrl_inst_right_frame_7_                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|addr_store_a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|address_reg_a[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[5]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[5]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[5]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[5]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[9]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[12]          ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[12]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[0]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[0]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[2]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame[2]                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[2]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[2]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[2]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[2]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[3]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[3]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10]          ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.529 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[26]                                                                 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[26]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[8]                                                                                                            ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[8]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; nx9490z1                                                                                                                                                          ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.798      ;
; 0.535 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_3_                                                                                                     ; mds_top_inst_disp_ctrl_inst_right_frame_sy_5_                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a2                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.802      ;
; 0.538 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_3_                                                                                                     ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_4_                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.804      ;
; 0.540 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_3_                                                                                                     ; mds_top_inst_disp_ctrl_inst_lower_frame_sy_3_                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.806      ;
; 0.541 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_2_                                                                                                     ; mds_top_inst_disp_ctrl_inst_lower_frame_sy_6_                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_2_                                                                                                     ; nx9122z1                                                                                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_2_                                                                                                     ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_3_                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.809      ;
; 0.544 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_4_                                                                                                     ; nx9490z1                                                                                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.810      ;
; 0.556 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a1                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.822      ;
; 0.561 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.827      ;
; 0.623 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[4]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[4]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.889      ;
; 0.644 ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                      ; mds_top_inst_disp_ctrl_inst_right_frame_sy_5_                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.910      ;
; 0.650 ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                      ; mds_top_inst_disp_ctrl_inst_lower_frame_sy_6_                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.916      ;
; 0.653 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.658 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[6]                                                                                                                     ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[6]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.926      ;
; 0.659 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[7]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame[7]                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[0]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame[0]                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[1]                                                                                                                     ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[1]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.929      ;
; 0.662 ; mds_top_inst_disp_ctrl_inst_r_in_sy[5]                                                                                                                            ; r_out_dup_0[7]                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.929      ;
; 0.664 ; blank_dup_0                                                                                                                                                       ; mds_top_inst_disp_ctrl_inst_blank_d                                                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.666 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[4]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[4]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.932      ;
; 0.668 ; nx40029z1                                                                                                                                                         ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[4]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.936      ;
; 0.670 ; mds_top_inst_disp_ctrl_inst_b_in_sy[1]                                                                                                                            ; b_out_dup_0_3_                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.935      ;
; 0.673 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a2                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.939      ;
; 0.689 ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                      ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_2_                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.955      ;
; 0.694 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.960      ;
; 0.696 ; nx39032z1                                                                                                                                                         ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[5]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.964      ;
; 0.698 ; mds_top_inst_disp_ctrl_inst_b_in_sy[2]                                                                                                                            ; b_out_dup_0_4_                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.963      ;
; 0.701 ; mds_top_inst_disp_ctrl_inst_r_in_sy[1]                                                                                                                            ; r_out_dup_0[3]                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.968      ;
; 0.703 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11]          ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.968      ;
; 0.704 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[3]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[3]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.969      ;
; 0.705 ; mds_top_inst_disp_ctrl_inst_r_in_sy[6]                                                                                                                            ; r_out_dup_0[8]                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.972      ;
; 0.706 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13]          ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.971      ;
; 0.706 ; mds_top_inst_disp_ctrl_inst_r_in_sy[2]                                                                                                                            ; r_out_dup_0[4]                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.973      ;
; 0.706 ; mds_top_inst_disp_ctrl_inst_b_in_sy[6]                                                                                                                            ; b_out_dup_0_8_                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.972      ;
; 0.711 ; mds_top_inst_disp_ctrl_inst_b_in_sy[5]                                                                                                                            ; b_out_dup_0_7_                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.976      ;
; 0.713 ; mds_top_inst_disp_ctrl_inst_b_in_sy[0]                                                                                                                            ; b_out_dup_0_2_                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.978      ;
; 0.722 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.988      ;
; 0.762 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.028      ;
; 0.767 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.033      ;
; 0.795 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[3]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame[3]                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[13]                                                                 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[13]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.062      ;
; 0.796 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[3]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame[3]                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.062      ;
; 0.796 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[4]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame[4]                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.062      ;
; 0.801 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[6]                                                                  ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[6]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[1]                                                                  ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[1]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[4]                                                                  ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[4]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[8]                                                                  ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[8]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[2]                                                                                                            ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[2]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[6]                                                                                                            ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[6]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.071      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                            ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.147 ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; global_nets_inst_reset_blk_inst_sync_rst_sdram_inst_sync_rst_deb                                   ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.301      ;
; -1.147 ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; rst_133                                                                                            ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.301      ;
; 3.855  ; rst_133                                       ; nx31517z1                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.057      ; 3.738      ;
; 3.863  ; rst_133                                       ; dbg_wr_bank_val_obuf~data_in_reg                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.052      ; 3.611      ;
; 3.863  ; rst_133                                       ; dbg_rd_bank_val_obuf~data_in_reg                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.052      ; 3.611      ;
; 3.869  ; rst_133                                       ; mds_top_inst_wbm_dat_i[7]                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.045      ; 3.598      ;
; 3.869  ; rst_133                                       ; mds_top_inst_wbm_dat_i[6]                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 3.591      ;
; 3.869  ; rst_133                                       ; mds_top_inst_wbm_dat_i[14]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.040      ; 3.593      ;
; 3.869  ; rst_133                                       ; mds_top_inst_wbm_dat_i[5]                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.046      ; 3.599      ;
; 3.869  ; rst_133                                       ; mds_top_inst_wbm_dat_i[13]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.045      ; 3.598      ;
; 3.869  ; rst_133                                       ; mds_top_inst_wbm_dat_i[4]                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.040      ; 3.593      ;
; 3.869  ; rst_133                                       ; mds_top_inst_wbm_dat_i[12]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 3.591      ;
; 3.869  ; rst_133                                       ; mds_top_inst_wbm_dat_i[3]                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.045      ; 3.598      ;
; 3.869  ; rst_133                                       ; mds_top_inst_wbm_dat_i[2]                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.046      ; 3.599      ;
; 3.869  ; rst_133                                       ; mds_top_inst_wbm_dat_i[10]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.040      ; 3.593      ;
; 3.869  ; rst_133                                       ; mds_top_inst_wbm_dat_i[1]                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 3.591      ;
; 3.869  ; rst_133                                       ; mds_top_inst_wbm_dat_i[9]                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.046      ; 3.599      ;
; 3.869  ; rst_133                                       ; mds_top_inst_wbm_dat_i[0]                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.045      ; 3.598      ;
; 3.869  ; rst_133                                       ; mds_top_inst_wbm_dat_i[8]                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.040      ; 3.593      ;
; 3.870  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[5]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.061      ; 3.727      ;
; 3.870  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[6]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.061      ; 3.727      ;
; 3.870  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[8]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.061      ; 3.727      ;
; 3.870  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[1]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.061      ; 3.727      ;
; 3.872  ; rst_133                                       ; mds_top_inst_wbm_dat_i[15]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.035      ; 3.585      ;
; 3.872  ; rst_133                                       ; mds_top_inst_wbm_dat_i[11]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.035      ; 3.585      ;
; 3.878  ; rst_133                                       ; dram_addr_obuf_3_~data_in_reg                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.081      ; 3.625      ;
; 3.878  ; rst_133                                       ; dram_addr_obuf_6_~data_in_reg                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.081      ; 3.625      ;
; 3.878  ; rst_133                                       ; dram_addr_obuf_7_~data_in_reg                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.607      ;
; 3.878  ; rst_133                                       ; dram_addr_obuf_8_~data_in_reg                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.607      ;
; 3.878  ; rst_133                                       ; dram_addr_obuf_9_~data_in_reg                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.607      ;
; 3.878  ; rst_133                                       ; dram_addr_obuf_10_~data_in_reg                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.081      ; 3.625      ;
; 3.878  ; rst_133                                       ; dram_addr_obuf_11_~data_in_reg                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.081      ; 3.625      ;
; 3.878  ; rst_133                                       ; dram_cas_n_obuf~data_in_reg                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.080      ; 3.624      ;
; 3.879  ; rst_133                                       ; dram_ras_n_obuf~data_in_reg                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.058      ; 3.601      ;
; 3.879  ; rst_133                                       ; dram_we_n_obuf~data_in_reg                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.062      ; 3.605      ;
; 4.160  ; rst_133                                       ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d1                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.065      ; 3.441      ;
; 4.160  ; rst_133                                       ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d2                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.065      ; 3.441      ;
; 4.160  ; rst_133                                       ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d3                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.065      ; 3.441      ;
; 4.160  ; rst_133                                       ; nx29738z2                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.040      ; 3.416      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_flt                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.040      ; 3.416      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_restart_rd_d1                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.040      ; 3.416      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_restart_rd_bool                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.040      ; 3.416      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[3]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.385      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_d1_1_                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.059      ; 3.435      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_d2_1_                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.059      ; 3.435      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_stb_o                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.385      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_cyc_i_internal                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.385      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_next_state_3_                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.028      ; 3.404      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_next_state_4_                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.376      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_next_state_8_                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.028      ; 3.404      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_next_state_9_                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.029      ; 3.405      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[2]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.377      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[0]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.065      ; 3.441      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[0]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.066      ; 3.442      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[2]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.061      ; 3.437      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[2]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.066      ; 3.442      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[3]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.065      ; 3.441      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[3]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.066      ; 3.442      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[4]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.066      ; 3.442      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[5]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.066      ; 3.442      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[6]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.066      ; 3.442      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[7]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.061      ; 3.437      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[7]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.066      ; 3.442      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[8]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.066      ; 3.442      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[0]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.377      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[0]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.376      ;
; 4.160  ; rst_133                                       ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.439      ;
; 4.160  ; rst_133                                       ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.439      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_cnt_val[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.439      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_cnt_val[0]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.439      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_tga_o[1]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.037      ; 3.413      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_tga_o[1]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.386      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[1]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.029      ; 3.405      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[1]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.376      ;
; 4.160  ; rst_133                                       ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[3] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.439      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_tga_o[3]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.037      ; 3.413      ;
; 4.160  ; rst_133                                       ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[4] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.439      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_cnt_val[4]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.439      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[4]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.377      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[4]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.376      ;
; 4.160  ; rst_133                                       ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[5] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.439      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_cnt_val[5]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.439      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_tga_o[5]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.037      ; 3.413      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[5]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.377      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[5]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.377      ;
; 4.160  ; rst_133                                       ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[6] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.439      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_tga_o[6]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.037      ; 3.413      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[6]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.377      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[6]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.377      ;
; 4.160  ; rst_133                                       ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[7] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.439      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_cnt_val[7]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.439      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[7]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.377      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[7]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.377      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[8]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.377      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[8]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.377      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_next_state_11_                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.376      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_data_valid_r                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.028      ; 3.404      ;
; 4.160  ; rst_133                                       ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.439      ;
; 4.160  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_cnt_val[2]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.063      ; 3.439      ;
; 4.160  ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[2]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.377      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                   ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -0.823 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready_flt                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; 0.057      ; 3.416      ;
; 2.242  ; mds_top_inst_disp_ctrl_inst_mux_flush         ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.011      ; 2.805      ;
; 2.242  ; mds_top_inst_disp_ctrl_inst_mux_flush         ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.011      ; 2.805      ;
; 5.663  ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; global_nets_inst_reset_blk_inst_sync_rst_sys_inst_sync_rst_deb                                                            ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -2.348     ; 2.025      ;
; 5.663  ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; rst_100                                                                                                                   ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -2.348     ; 2.025      ;
; 5.666  ; rst_100                                       ; dbg_icy_bus_taken_obuf~data_in_reg                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.146     ; 4.112      ;
; 5.711  ; rst_100                                       ; uart_serial_out_obuf~data_in_reg                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.154     ; 4.059      ;
; 5.716  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_din_d1                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.143     ; 4.065      ;
; 5.771  ; rst_100                                       ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_busy_d1                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.292      ;
; 5.771  ; rst_100                                       ; nx14839z3                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.292      ;
; 5.771  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.292      ;
; 5.771  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[6]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.292      ;
; 5.771  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[7]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.292      ;
; 5.771  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_cnt_zero_d1                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.292      ;
; 5.771  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_cnt_zero_d2                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.292      ;
; 5.771  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[21]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.292      ;
; 5.778  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_5_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.287      ;
; 5.778  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_7_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.287      ;
; 5.778  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_8_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.287      ;
; 5.778  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_16_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.287      ;
; 5.778  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_18_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.287      ;
; 5.784  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_pixel_mng_inst_vsync_d1                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.250      ;
; 5.784  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_pixel_mng_inst_vsync_d2                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.250      ;
; 5.784  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.250      ;
; 5.784  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_vsync_trigger                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.250      ;
; 5.785  ; rst_100                                       ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.274      ;
; 5.785  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[1]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.274      ;
; 5.785  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready_d3                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.274      ;
; 5.785  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready_d4                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.274      ;
; 5.785  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[3]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.274      ;
; 5.785  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[6]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.274      ;
; 5.785  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[5]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.274      ;
; 5.785  ; rst_100                                       ; nx51374z2                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.274      ;
; 5.785  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[2]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.274      ;
; 5.785  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.274      ;
; 5.790  ; rst_100                                       ; mds_top_inst_tx_path_inst_reg_addr_reg_dout_extended[2]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 4.254      ;
; 5.794  ; rst_100                                       ; dbg_icz_bus_taken_obuf~data_in_reg                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.155      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[1]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.267      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[2]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.267      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[3]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.267      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[4]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.267      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[5]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.267      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[6]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.267      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[7]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.267      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[8]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.267      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_0_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.269      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_2_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.269      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[0]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.267      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_3_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.269      ;
; 5.798  ; rst_100                                       ; mds_top_inst_tx_path_inst_reg_addr_reg_dout_extended[3]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.245      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_10_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.269      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_11_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.267      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_13_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.269      ;
; 5.798  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_19_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.269      ;
; 5.799  ; rst_100                                       ; nx9514z1                                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.268      ;
; 5.799  ; rst_100                                       ; nx9515z1                                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.268      ;
; 5.799  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d1[15]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.268      ;
; 5.802  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_1_                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.260      ;
; 5.802  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_1_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.260      ;
; 5.802  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_9_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.260      ;
; 5.802  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_17_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.260      ;
; 6.091  ; rst_100                                       ; dbg_type_reg_disp[2]                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.011     ; 3.934      ;
; 6.091  ; rst_100                                       ; nx52916z1                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.011     ; 3.934      ;
; 6.091  ; rst_100                                       ; nx53913z1                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.011     ; 3.934      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[20]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[21]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[22]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[23]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[24]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[25]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[26]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[27]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[28]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[29]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[1]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[30]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[14]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[16]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[18]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[31]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[11]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[4]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[9]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[3]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[5]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[7]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[2]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[12]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[19]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[17]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.967      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[10]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[13]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[6]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[15]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cnt[8]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 3.969      ;
; 6.091  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_0_                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 3.974      ;
; 6.091  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_b_wr_en                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.019     ; 3.926      ;
; 6.091  ; rst_100                                       ; nx62938z2                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 3.960      ;
; 6.091  ; rst_100                                       ; mds_top_inst_icy_disp_wbm_dat_o[1]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 3.971      ;
; 6.091  ; rst_100                                       ; mds_top_inst_icy_disp_wbm_dat_o[0]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 3.971      ;
+--------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.892 ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                           ; global_nets_inst_reset_blk_inst_sync_rst_vesa_inst_sync_rst_deb                                                                                                  ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -2.355     ; 1.789      ;
; 0.892 ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                           ; rst_40                                                                                                                                                           ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -2.355     ; 1.789      ;
; 1.001 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a13 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.038      ; 4.002      ;
; 1.012 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a15 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.047      ; 4.000      ;
; 1.021 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a7  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.045      ; 3.989      ;
; 1.024 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.045      ; 3.986      ;
; 1.034 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a4  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 3.973      ;
; 1.048 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.054      ; 3.971      ;
; 1.061 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.050      ; 3.954      ;
; 1.064 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 3.934      ;
; 1.140 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a13 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.040      ; 3.865      ;
; 1.151 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a15 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.049      ; 3.863      ;
; 1.160 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a7  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.047      ; 3.852      ;
; 1.163 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.047      ; 3.849      ;
; 1.173 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a4  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.044      ; 3.836      ;
; 1.187 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.056      ; 3.834      ;
; 1.200 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.052      ; 3.817      ;
; 1.203 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 3.797      ;
; 1.222 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a5  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.041      ; 3.784      ;
; 1.244 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.047      ; 3.768      ;
; 1.266 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 3.726      ;
; 1.266 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.056      ; 3.755      ;
; 1.267 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a8  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.061      ; 3.759      ;
; 1.282 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.059      ; 3.742      ;
; 1.331 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.039      ; 3.673      ;
; 1.361 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a5  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.043      ; 3.647      ;
; 1.383 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.049      ; 3.631      ;
; 1.405 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 3.589      ;
; 1.405 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.058      ; 3.618      ;
; 1.406 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a8  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.063      ; 3.622      ;
; 1.421 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.061      ; 3.605      ;
; 1.470 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.041      ; 3.536      ;
; 1.552 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.053      ; 3.466      ;
; 1.691 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.055      ; 3.329      ;
; 1.837 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 3.214      ;
; 1.837 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 3.214      ;
; 1.837 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 3.214      ;
; 1.837 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 3.214      ;
; 1.837 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 3.214      ;
; 1.837 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 3.214      ;
; 1.837 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[8]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 3.214      ;
; 1.837 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[7]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 3.214      ;
; 1.837 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[10]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 3.214      ;
; 1.976 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.077      ;
; 1.976 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.077      ;
; 1.976 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.077      ;
; 1.976 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.077      ;
; 1.976 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.077      ;
; 1.976 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.077      ;
; 1.976 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[8]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.077      ;
; 1.976 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[7]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.077      ;
; 1.976 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[10]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.077      ;
; 2.061 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 2.990      ;
; 2.061 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 2.990      ;
; 2.061 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 2.990      ;
; 2.061 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 2.990      ;
; 2.061 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[1]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 2.990      ;
; 2.061 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[3]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 2.990      ;
; 2.061 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[0]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 2.990      ;
; 2.061 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[2]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 2.990      ;
; 2.061 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[5]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 2.990      ;
; 2.061 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[4]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 2.990      ;
; 2.061 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[6]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 2.990      ;
; 2.061 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 2.990      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[12]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[12]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[12]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[9]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[11]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[13]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.068 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.982      ;
; 2.071 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.979      ;
; 2.071 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.979      ;
; 2.071 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.979      ;
; 2.071 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.979      ;
; 2.071 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.979      ;
; 2.071 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.979      ;
; 2.071 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.979      ;
; 2.071 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.979      ;
; 2.071 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.979      ;
; 2.071 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.979      ;
; 2.200 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 2.853      ;
; 2.200 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 2.853      ;
; 2.200 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 2.853      ;
; 2.200 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 2.853      ;
; 2.200 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[1]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 2.853      ;
; 2.200 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[3]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 2.853      ;
; 2.200 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[0]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 2.853      ;
; 2.200 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[2]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 2.853      ;
; 2.200 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[5]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 2.853      ;
; 2.200 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[4]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 2.853      ;
; 2.200 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[6]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 2.853      ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'fpga_clk'                                                                                                                                                                 ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.023 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 3.995      ;
; 16.023 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 3.995      ;
; 16.023 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 3.995      ;
; 16.023 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 3.995      ;
; 16.288 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 3.730      ;
; 16.288 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 3.730      ;
; 16.288 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 3.730      ;
; 16.288 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 3.730      ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.034 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.448 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.715      ;
; 1.448 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.715      ;
; 1.448 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.715      ;
; 1.448 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.715      ;
; 1.448 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a2                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.715      ;
; 1.448 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a3                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.715      ;
; 1.448 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a1                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.715      ;
; 1.448 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.715      ;
; 1.448 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.715      ;
; 1.448 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.715      ;
; 1.448 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.715      ;
; 1.448 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.715      ;
; 1.455 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|p0addr                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.722      ;
; 1.455 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.722      ;
; 2.292 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.570      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[12] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[12] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[12]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[9]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[11]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[13]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.295 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.573      ;
; 2.302 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.581      ;
; 2.302 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.581      ;
; 2.302 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.581      ;
; 2.302 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.581      ;
; 2.302 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[1]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.581      ;
; 2.302 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[3]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.581      ;
; 2.302 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[0]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.581      ;
; 2.302 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[2]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.581      ;
; 2.302 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[5]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.581      ;
; 2.302 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[4]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.581      ;
; 2.302 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[6]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.581      ;
; 2.302 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.581      ;
; 2.526 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.805      ;
; 2.526 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.805      ;
; 2.526 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.805      ;
; 2.526 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[9]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.805      ;
; 2.526 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.805      ;
; 2.526 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.805      ;
; 2.526 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[8]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.805      ;
; 2.526 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[7]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.805      ;
; 2.526 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[10]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 2.805      ;
; 2.560 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.842      ;
; 2.560 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.842      ;
; 2.560 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.842      ;
; 2.560 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.842      ;
; 2.560 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.842      ;
; 2.560 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.842      ;
; 2.560 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.842      ;
; 2.560 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.842      ;
; 2.560 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.842      ;
; 2.560 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.842      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[12] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[12] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[12]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[9]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[11]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[13]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.563 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.845      ;
; 2.570 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.853      ;
; 2.570 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.853      ;
; 2.570 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.853      ;
; 2.570 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.853      ;
; 2.570 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[1]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.853      ;
; 2.570 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[3]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.853      ;
; 2.570 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[0]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.853      ;
; 2.570 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[2]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.853      ;
; 2.570 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[5]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.853      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.036 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[9]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.302      ;
; 1.036 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[8]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.302      ;
; 1.036 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[4]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.302      ;
; 1.036 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[3]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.302      ;
; 1.036 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[0]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.302      ;
; 1.452 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[10]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.717      ;
; 1.452 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[7]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.717      ;
; 1.452 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[12]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.719      ;
; 1.452 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[11]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.717      ;
; 1.452 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[6]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.717      ;
; 1.452 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[2]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.717      ;
; 1.452 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[1]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.717      ;
; 1.459 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[0]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.726      ;
; 1.459 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[1]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.726      ;
; 1.459 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[8]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.726      ;
; 1.459 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[9]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.726      ;
; 1.459 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[11]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.726      ;
; 1.459 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a2     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.726      ;
; 1.459 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[13]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.726      ;
; 1.459 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[12]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.726      ;
; 1.459 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a3     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.726      ;
; 1.459 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[10]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.726      ;
; 1.470 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[3]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.738      ;
; 1.470 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[6]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.738      ;
; 1.470 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a1     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.738      ;
; 1.470 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a0     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.738      ;
; 1.470 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|parity9            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.738      ;
; 1.470 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[2]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.738      ;
; 1.470 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[4]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.738      ;
; 1.470 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[5]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.738      ;
; 1.470 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[7]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.738      ;
; 1.470 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[13]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.738      ;
; 1.470 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[5]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.738      ;
; 2.528 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 2.805      ;
; 2.528 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 2.805      ;
; 2.796 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.077      ;
; 2.796 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.077      ;
; 2.935 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.214      ;
; 2.935 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.214      ;
; 3.093 ; rst_133                                                                                                                   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready_flt                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 3.416      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_fifo_inst1_used[0]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 3.910      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_fifo_inst1_used[1]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 3.910      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_fifo_inst1_used[2]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 3.910      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[0]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.911      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[1]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.911      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[2]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.911      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[3]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.911      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[4]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.911      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[5]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.911      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[6]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.911      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[7]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.911      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[8]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.911      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[9]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.911      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_uart_clk                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.911      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_fifo_inst1_used[3]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 3.910      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[7]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 3.895      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp2fifo[7]                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 3.895      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[6]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 3.895      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp2fifo[6]                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 3.895      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[5]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 3.895      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[4]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 3.895      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[3]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 3.895      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp2fifo[3]                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 3.895      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[2]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 3.895      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp2fifo[2]                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 3.895      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[1]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 3.895      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[0]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 3.895      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_trig                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.027     ; 3.896      ;
; 3.657 ; rst_100                                                                                                                   ; modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count|q[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count|q[14] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count|q[15] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count|q[16] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count|q[17] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count|q[18] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count|q[19] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count|q[20] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count|q[21] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count|q[22] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count|q[23] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count|q[24] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count|q[25] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_x_y_location_top_inst_x_out[2]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_x_y_location_top_inst_y_out[1]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 3.907      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_x_y_location_top_inst_y_out[2]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 3.907      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_x_y_location_top_inst_y_out[3]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 3.907      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_x_y_location_top_inst_x_out[4]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_x_y_location_top_inst_x_out[1]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_x_y_location_top_inst_x_out[3]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_x_y_location_top_inst_y_out[0]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 3.907      ;
; 3.657 ; rst_100                                                                                                                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_x_y_location_top_inst_x_out[0]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.909      ;
; 3.658 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_clear_dbg_reg                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.948      ;
; 3.658 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[1]                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 3.925      ;
; 3.658 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[0]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.929      ;
; 3.658 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[1]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.929      ;
; 3.658 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[2]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 3.925      ;
; 3.658 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[3]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.929      ;
; 3.658 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[4]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.929      ;
; 3.658 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[5]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.929      ;
; 3.658 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[6]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.929      ;
; 3.658 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[7]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.929      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                      ;
+-------+-----------+------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[0]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.394      ;
; 3.088 ; rst_133   ; nx5769z2                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.394      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[0]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[1]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[2]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[3]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[4]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[5]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[6]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[7]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[8]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[9]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[11]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[12]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[13]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[14]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[10]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.365      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_1_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.394      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_2_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.394      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_3_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.394      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_tRC_cntr[0]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.403      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_tRC_cntr[2]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.403      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_tRC_cntr[3]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.403      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_tRC_cntr[1]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.403      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_7_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.394      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_init_done                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.394      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_1_                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.403      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_2_                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.403      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_do_refresh                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.403      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_12_                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.394      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_13_                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.394      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_14_                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.394      ;
; 3.088 ; rst_133   ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[1]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.394      ;
; 3.088 ; rst_133   ; nx56952z3                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.403      ;
; 3.088 ; rst_133   ; nx55888z1                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.394      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_init_pre_cntr[2]                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.404      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_init_pre_cntr[1]                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.404      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_init_pre_cntr[0]                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.404      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_init_pre_cntr[3]                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.404      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_4_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.404      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_5_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.404      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_6_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.404      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_0_                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 3.403      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_1_                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 3.403      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_2_                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 3.403      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_3_                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 3.403      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_4_                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 3.403      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_5_                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 3.403      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_7_                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 3.403      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_8_                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 3.403      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_9_                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 3.403      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_10_                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 3.403      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_11_                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 3.403      ;
; 3.089 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_6_                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 3.403      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[1]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 3.421      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[2]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 3.421      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[3]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 3.421      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[4]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 3.421      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[5]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 3.421      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[6]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 3.421      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[7]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 3.421      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[8]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 3.421      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[1]   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 3.423      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[2]   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 3.423      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[3]   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 3.423      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[0]   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 3.423      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_ready_i        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 3.423      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_ready_sr[3]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 3.423      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_ready_sr[2]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 3.423      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_ready_sr[1]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 3.423      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_ready_sr[0]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 3.423      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 3.423      ;
; 3.089 ; rst_133   ; dram_addr_dup_0_0_                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.404      ;
; 3.089 ; rst_133   ; dram_addr_dup_0_1_                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.404      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_10_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 3.423      ;
; 3.089 ; rst_133   ; dram_addr_dup_0_2_                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.404      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_11_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 3.421      ;
; 3.089 ; rst_133   ; dram_addr_dup_0_4_                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.404      ;
; 3.089 ; rst_133   ; dram_addr_dup_0_5_                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 3.404      ;
; 3.089 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_14_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 3.423      ;
; 3.090 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[4]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 3.419      ;
; 3.108 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_4_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 3.426      ;
; 3.108 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_4_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 3.426      ;
; 3.108 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_6_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 3.426      ;
; 3.108 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_6_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 3.426      ;
; 3.108 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_9_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 3.426      ;
; 3.108 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_12_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 3.426      ;
; 3.108 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_12_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 3.426      ;
; 3.109 ; rst_133   ; mds_top_inst_mem_mng_inst_arb_wr_req                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 3.392      ;
; 3.109 ; rst_133   ; mds_top_inst_mem_mng_inst_arb_rd_gnt                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 3.401      ;
; 3.109 ; rst_133   ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_busy                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 3.439      ;
; 3.109 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_d1_0_          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 3.414      ;
; 3.109 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_d2_0_          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 3.414      ;
; 3.109 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_0_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.028      ; 3.403      ;
; 3.109 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_1_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.028      ; 3.403      ;
; 3.109 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_2_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.028      ; 3.403      ;
; 3.109 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_3_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.028      ; 3.403      ;
; 3.109 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_4_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 3.414      ;
; 3.109 ; rst_133   ; nx819z26                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 3.414      ;
; 3.109 ; rst_133   ; nx65358z2                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 3.414      ;
+-------+-----------+------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'fpga_clk'                                                                                                                                                                 ;
+-------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.482 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.018     ; 3.730      ;
; 3.482 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.018     ; 3.730      ;
; 3.482 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.018     ; 3.730      ;
; 3.482 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.018     ; 3.730      ;
; 3.747 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.018     ; 3.995      ;
; 3.747 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.018     ; 3.995      ;
; 3.747 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.018     ; 3.995      ;
; 3.747 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.018     ; 3.995      ;
+-------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a11~portb_memory_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a11~portb_memory_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a12~portb_memory_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a12~portb_memory_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg0  ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg0  ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg1  ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg1  ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg2  ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg2  ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg3  ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg3  ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg0                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg0                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg1                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg1                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg2                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg2                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg3                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg3                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg4                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg4                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg5                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg5                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg6                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg6                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg7                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg7                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg8                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg8                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg9                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg9                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg0                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg0                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg1                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg1                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg2                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg2                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg3                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg3                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg4                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg4                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg5                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg5                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg6                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg6                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg7                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg7                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg8                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg8                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg9                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg9                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg0                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg0                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg1                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg1                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg2                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg2                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg3                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg3                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d1                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d1                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d1                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d1                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d2                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d2                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1                                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1                                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3                                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3                                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; down           ; fpga_clk   ; 4.268  ; 4.268  ; Rise       ; fpga_clk                                                           ;
; fpga_rst       ; fpga_clk   ; -1.193 ; -1.193 ; Rise       ; fpga_clk                                                           ;
; left           ; fpga_clk   ; 0.079  ; 0.079  ; Rise       ; fpga_clk                                                           ;
; right          ; fpga_clk   ; 0.092  ; 0.092  ; Rise       ; fpga_clk                                                           ;
; up             ; fpga_clk   ; 4.198  ; 4.198  ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; 1.117  ; 1.117  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; 1.087  ; 1.087  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; 1.094  ; 1.094  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; 1.056  ; 1.056  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; 1.097  ; 1.097  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; 1.102  ; 1.102  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; 1.086  ; 1.086  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; 1.094  ; 1.094  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; 1.097  ; 1.097  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; 1.102  ; 1.102  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; 1.086  ; 1.086  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; 1.082  ; 1.082  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; 1.097  ; 1.097  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; 1.114  ; 1.114  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; 1.087  ; 1.087  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; 1.072  ; 1.072  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; 1.117  ; 1.117  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; down           ; fpga_clk   ; 7.244  ; 7.244  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; left           ; fpga_clk   ; 3.616  ; 3.616  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; right          ; fpga_clk   ; 3.525  ; 3.525  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_in ; fpga_clk   ; 1.166  ; 1.166  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; up             ; fpga_clk   ; 7.203  ; 7.203  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; down           ; fpga_clk   ; -3.743 ; -3.743 ; Rise       ; fpga_clk                                                           ;
; fpga_rst       ; fpga_clk   ; 1.357  ; 1.357  ; Rise       ; fpga_clk                                                           ;
; left           ; fpga_clk   ; 0.365  ; 0.365  ; Rise       ; fpga_clk                                                           ;
; right          ; fpga_clk   ; 0.265  ; 0.265  ; Rise       ; fpga_clk                                                           ;
; up             ; fpga_clk   ; -3.892 ; -3.892 ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; -0.875 ; -0.875 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; -0.906 ; -0.906 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; -0.913 ; -0.913 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; -0.875 ; -0.875 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; -0.916 ; -0.916 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; -0.921 ; -0.921 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; -0.905 ; -0.905 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; -0.913 ; -0.913 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; -0.916 ; -0.916 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; -0.921 ; -0.921 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; -0.905 ; -0.905 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; -0.901 ; -0.901 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; -0.916 ; -0.916 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; -0.933 ; -0.933 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; -0.906 ; -0.906 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; -0.891 ; -0.891 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; -0.936 ; -0.936 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; down           ; fpga_clk   ; -5.898 ; -5.898 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; left           ; fpga_clk   ; -2.278 ; -2.278 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; right          ; fpga_clk   ; -2.220 ; -2.220 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_in ; fpga_clk   ; -1.002 ; -1.002 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; up             ; fpga_clk   ; -5.901 ; -5.901 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                     ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.868 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 5.702 ; 5.702 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 5.166 ; 5.166 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 3.005 ; 3.005 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 6.812 ; 6.812 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 3.005 ; 3.005 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 5.050 ; 5.050 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 4.826 ; 4.826 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 5.048 ; 5.048 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 4.789 ; 4.789 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 4.830 ; 4.830 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 5.050 ; 5.050 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 2.996 ; 2.996 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 2.986 ; 2.986 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 2.986 ; 2.986 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 5.321 ; 5.321 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 4.809 ; 4.809 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 5.321 ; 5.321 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 2.993 ; 2.993 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 5.457 ; 5.457 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 4.775 ; 4.775 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 5.138 ; 5.138 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 5.075 ; 5.075 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 4.932 ; 4.932 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 5.216 ; 5.216 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 5.151 ; 5.151 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 5.216 ; 5.216 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 4.971 ; 4.971 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 5.198 ; 5.198 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 5.160 ; 5.160 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 4.914 ; 4.914 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 5.376 ; 5.376 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 5.377 ; 5.377 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 4.962 ; 4.962 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 5.191 ; 5.191 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 5.457 ; 5.457 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 7.255 ; 7.255 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 2.991 ; 2.991 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 7.255 ; 7.255 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 2.985 ; 2.985 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.868 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 6.085 ; 6.085 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 2.614 ; 2.614 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 2.984 ; 2.984 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 6.343 ; 6.343 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 7.450 ; 7.450 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 6.168 ; 6.168 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 6.024 ; 6.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 6.600 ; 6.600 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 7.450 ; 7.450 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 7.000 ; 7.000 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 5.454 ; 5.454 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 6.149 ; 6.149 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 6.249 ; 6.249 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 5.853 ; 5.853 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 5.831 ; 5.831 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 6.233 ; 6.233 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 6.059 ; 6.059 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 6.249 ; 6.249 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 5.605 ; 5.605 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 5.984 ; 5.984 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 6.885 ; 6.885 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 6.885 ; 6.885 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 6.868 ; 6.868 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 6.613 ; 6.613 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 6.386 ; 6.386 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 6.624 ; 6.624 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 6.375 ; 6.375 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 6.857 ; 6.857 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 7.554 ; 7.554 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 7.528 ; 7.528 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 7.299 ; 7.299 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 7.319 ; 7.319 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 7.335 ; 7.335 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 7.554 ; 7.554 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 7.367 ; 7.367 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 7.078 ; 7.078 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 6.053 ; 6.053 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 5.550 ; 5.550 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 5.589 ; 5.589 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 6.053 ; 6.053 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 5.772 ; 5.772 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 5.782 ; 5.782 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 5.599 ; 5.599 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 5.264 ; 5.264 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 6.658 ; 6.658 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 5.993 ; 5.993 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 6.658 ; 6.658 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 6.057 ; 6.057 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 6.552 ; 6.552 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 6.050 ; 6.050 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 6.226 ; 6.226 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 6.214 ; 6.214 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 7.092 ; 7.092 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 6.770 ; 6.770 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 6.371 ; 6.371 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 6.700 ; 6.700 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 6.104 ; 6.104 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 7.025 ; 7.025 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 7.092 ; 7.092 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 6.284 ; 6.284 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 6.288 ; 6.288 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 5.786 ; 5.786 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 6.194 ; 6.194 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 5.757 ; 5.757 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 5.821 ; 5.821 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 5.738 ; 5.738 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 6.288 ; 6.288 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 6.009 ; 6.009 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 3.687 ; 3.687 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 2.626 ; 2.626 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 5.083 ; 5.083 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 4.987 ; 4.987 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 4.638 ; 4.638 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 5.055 ; 5.055 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 5.083 ; 5.083 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 4.780 ; 4.780 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 4.938 ; 4.938 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 5.000 ; 5.000 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 4.757 ; 4.757 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 2.968 ; 2.968 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 2.956 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 5.105 ; 5.105 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 4.619 ; 4.619 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 4.954 ; 4.954 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 4.971 ; 4.971 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 5.105 ; 5.105 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 4.794 ; 4.794 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 4.918 ; 4.918 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 4.937 ; 4.937 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 4.838 ; 4.838 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 2.955 ; 2.955 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 5.132 ; 5.132 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 5.132 ; 5.132 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 4.880 ; 4.880 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 4.778 ; 4.778 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 4.972 ; 4.972 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 4.808 ; 4.808 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 4.680 ; 4.680 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 4.929 ; 4.929 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 4.773 ; 4.773 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 2.658 ; 2.658 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 2.956 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.868 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 5.702 ; 5.702 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 5.166 ; 5.166 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 3.005 ; 3.005 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 5.730 ; 5.730 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 3.005 ; 3.005 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 2.986 ; 2.986 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 4.826 ; 4.826 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 5.048 ; 5.048 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 4.789 ; 4.789 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 4.830 ; 4.830 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 5.050 ; 5.050 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 2.996 ; 2.996 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 2.986 ; 2.986 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 2.986 ; 2.986 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 4.809 ; 4.809 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 4.809 ; 4.809 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 5.321 ; 5.321 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 2.993 ; 2.993 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 4.775 ; 4.775 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 4.775 ; 4.775 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 5.138 ; 5.138 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 5.075 ; 5.075 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 4.932 ; 4.932 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 5.216 ; 5.216 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 5.151 ; 5.151 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 5.216 ; 5.216 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 4.971 ; 4.971 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 5.198 ; 5.198 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 5.160 ; 5.160 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 4.914 ; 4.914 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 5.376 ; 5.376 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 5.377 ; 5.377 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 4.962 ; 4.962 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 5.191 ; 5.191 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 5.457 ; 5.457 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 7.255 ; 7.255 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 2.991 ; 2.991 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 7.255 ; 7.255 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 2.985 ; 2.985 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.868 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 5.826 ; 5.826 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 2.614 ; 2.614 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 2.984 ; 2.984 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 5.644 ; 5.644 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 4.795 ; 4.795 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 5.515 ; 5.515 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 5.338 ; 5.338 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 6.182 ; 6.182 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 7.033 ; 7.033 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 6.589 ; 6.589 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 4.795 ; 4.795 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 5.465 ; 5.465 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 5.292 ; 5.292 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 5.553 ; 5.553 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 5.546 ; 5.546 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 5.956 ; 5.956 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 5.754 ; 5.754 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 5.933 ; 5.933 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 5.292 ; 5.292 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 5.692 ; 5.692 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 5.134 ; 5.134 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 5.803 ; 5.803 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 5.781 ; 5.781 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 5.542 ; 5.542 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 5.134 ; 5.134 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 5.565 ; 5.565 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 5.289 ; 5.289 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 5.776 ; 5.776 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 6.093 ; 6.093 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 6.542 ; 6.542 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 6.319 ; 6.319 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 6.342 ; 6.342 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 6.350 ; 6.350 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 6.565 ; 6.565 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 6.379 ; 6.379 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 6.093 ; 6.093 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 4.967 ; 4.967 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 5.068 ; 5.068 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 5.109 ; 5.109 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 5.563 ; 5.563 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 5.478 ; 5.478 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 5.516 ; 5.516 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 5.119 ; 5.119 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 4.967 ; 4.967 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 5.705 ; 5.705 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 5.705 ; 5.705 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 6.345 ; 6.345 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 5.744 ; 5.744 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 6.241 ; 6.241 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 5.736 ; 5.736 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 5.914 ; 5.914 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 5.902 ; 5.902 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 5.029 ; 5.029 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 5.653 ; 5.653 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 5.306 ; 5.306 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 5.583 ; 5.583 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 5.029 ; 5.029 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 5.666 ; 5.666 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 5.709 ; 5.709 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 5.165 ; 5.165 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 4.891 ; 4.891 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 5.050 ; 5.050 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 5.365 ; 5.365 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 4.891 ; 4.891 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 5.083 ; 5.083 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 5.038 ; 5.038 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 5.561 ; 5.561 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 5.283 ; 5.283 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 3.687 ; 3.687 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 2.626 ; 2.626 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 4.638 ; 4.638 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 4.987 ; 4.987 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 4.638 ; 4.638 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 5.055 ; 5.055 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 5.083 ; 5.083 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 4.780 ; 4.780 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 4.938 ; 4.938 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 5.000 ; 5.000 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 4.757 ; 4.757 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 2.968 ; 2.968 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 2.956 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 4.619 ; 4.619 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 4.619 ; 4.619 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 4.954 ; 4.954 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 4.971 ; 4.971 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 5.105 ; 5.105 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 4.794 ; 4.794 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 4.918 ; 4.918 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 4.937 ; 4.937 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 4.838 ; 4.838 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 2.955 ; 2.955 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 4.680 ; 4.680 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 5.132 ; 5.132 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 4.880 ; 4.880 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 4.778 ; 4.778 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 4.972 ; 4.972 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 4.808 ; 4.808 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 4.680 ; 4.680 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 4.929 ; 4.929 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 4.773 ; 4.773 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 2.658 ; 2.658 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 2.956 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.580 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.580 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.124 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 4.767 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 4.851 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.134 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 4.580 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.124 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 4.851 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.134 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 4.580 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.104 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.128 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.148 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 4.580 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.094 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.148 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.580 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.580 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.124 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 4.767 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 4.851 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.134 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 4.580 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.124 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 4.851 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.134 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 4.580 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.104 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.128 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.148 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 4.580 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.094 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.148 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.580     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.580     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.124     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 4.767     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 4.851     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.134     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 4.580     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.124     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 4.851     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.134     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 4.580     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.104     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.128     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.148     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 4.580     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.094     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.148     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.580     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.580     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.124     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 4.767     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 4.851     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.134     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 4.580     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.124     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 4.851     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.134     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 4.580     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.104     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.128     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.148     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 4.580     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.094     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.148     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                    ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.986  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 1.777  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 3.919  ; 0.000         ;
; fpga_clk                                                           ; 17.332 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                    ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; fpga_clk                                                           ; 0.215 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                 ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.192  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.608  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 2.491  ; 0.000         ;
; fpga_clk                                                           ; 18.038 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                 ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.582 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.584 ; 0.000         ;
; fpga_clk                                                           ; 1.744 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 1.768 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                      ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.620  ; 0.000         ;
; fpga_clk                                                           ; 7.620  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
; altera_reserved_tck                                                ; 97.778 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.986 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.547      ;
; 1.021 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.512      ;
; 1.056 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.477      ;
; 1.072 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.461      ;
; 1.074 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.023     ; 1.435      ;
; 1.091 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.442      ;
; 1.107 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.426      ;
; 1.107 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.426      ;
; 1.126 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.407      ;
; 1.140 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.393      ;
; 1.141 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.392      ;
; 1.142 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.391      ;
; 1.146 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.387      ;
; 1.161 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.372      ;
; 1.169 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.364      ;
; 1.176 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.357      ;
; 1.181 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.352      ;
; 1.181 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.352      ;
; 1.203 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.023     ; 1.306      ;
; 1.204 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.329      ;
; 1.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.318      ;
; 1.216 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[6]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.023     ; 1.293      ;
; 1.216 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.317      ;
; 1.223 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.310      ;
; 1.301 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.232      ;
; 1.343 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.023     ; 1.166      ;
; 1.344 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.189      ;
; 1.353 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.180      ;
; 1.356 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[6]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.023     ; 1.153      ;
; 1.356 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.177      ;
; 1.361 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.172      ;
; 1.452 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[7]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.023     ; 1.057      ;
; 1.463 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[0]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.023      ; 1.092      ;
; 1.488 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.045      ;
; 1.493 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.040      ;
; 1.499 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.034      ;
; 1.507 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.026      ;
; 1.660 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[3]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.023      ; 0.895      ;
; 1.679 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[0]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[0]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.024     ; 0.829      ;
; 1.679 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[21] ; dbg_actual_rd_bank_dup_0                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.005     ; 0.848      ;
; 1.692 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[18] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[18]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 0.831      ;
; 1.695 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[14] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[14]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 0.828      ;
; 1.701 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[17] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[17]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 0.822      ;
; 1.706 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[11] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[11]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 0.817      ;
; 1.706 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[12] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[12]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 0.817      ;
; 1.709 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[8]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[8]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.005     ; 0.818      ;
; 1.730 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_19_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_19_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.019     ; 0.783      ;
; 1.734 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[5]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.797      ;
; 1.740 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[1]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.023      ; 0.815      ;
; 1.744 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[2]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.023      ; 0.811      ;
; 1.745 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[4]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.023      ; 0.810      ;
; 1.758 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_6_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_6_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.013     ; 0.761      ;
; 1.764 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd         ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d1      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.008      ; 0.776      ;
; 1.785 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_15_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_15_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.005     ; 0.742      ;
; 1.790 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[16] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[16]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 0.733      ;
; 1.791 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[19] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[19]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 0.732      ;
; 1.794 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[10] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[10]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 0.734      ;
; 1.797 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[0]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[0]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.007      ; 0.742      ;
; 1.797 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[9]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[9]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 0.731      ;
; 1.798 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[3]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[3]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.008      ; 0.742      ;
; 1.800 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[13] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[13]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 0.723      ;
; 1.805 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[20] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[20]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 0.718      ;
; 1.810 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[15] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[15]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.007     ; 0.715      ;
; 1.821 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[6]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[6]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.710      ;
; 1.836 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready              ; nx31517z1                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.007      ; 0.703      ;
; 1.887 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_9_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_9_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 0.641      ;
; 1.893 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_1_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_1_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 0.635      ;
; 1.896 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[7]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[7]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.639      ;
; 1.901 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_17_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_17_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 0.627      ;
; 1.902 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd                ; nx50541z1                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.631      ;
; 1.903 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_4_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_4_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.012     ; 0.617      ;
; 1.906 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_0_        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_d1_0_     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.021     ; 0.605      ;
; 1.907 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_3_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_3_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 0.623      ;
; 1.907 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_12_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_12_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.012     ; 0.613      ;
; 1.910 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_1_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_d1_1_     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 0.620      ;
; 1.910 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_13_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_13_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 0.620      ;
; 1.912 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[2]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[2]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.622      ;
; 1.915 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_2_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_2_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.617      ;
; 1.917 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_0_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_0_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.615      ;
; 1.921 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_20_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_20_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.608      ;
; 1.931 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[4]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[4]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.604      ;
; 1.953 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[7]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[7]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.578      ;
; 2.056 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_18_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_18_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.477      ;
; 2.058 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_7_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_7_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.475      ;
; 2.060 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_10_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_10_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.473      ;
; 2.060 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_14_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_14_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.473      ;
; 2.061 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[6]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[6]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.472      ;
; 2.062 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[2]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[2]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.471      ;
; 2.064 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[8]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[8]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.469      ;
; 2.139 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[1]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[1]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.394      ;
; 2.139 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_16_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_16_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.394      ;
; 2.140 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[5]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[5]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_8_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_8_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.141 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[4]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[4]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[5]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[5]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[7]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[7]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.142 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[3]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[3]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.143 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[1]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[1]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.390      ;
; 2.144 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[6]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[6]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.389      ;
; 2.144 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[8]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.389      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                         ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.777 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_busy                                                                                                          ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_busy_d1                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; -0.002     ; 0.753      ;
; 2.029 ; nx7932z1                                                                                                                                                         ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_cnt_zero_d1                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; 0.001      ; 0.504      ;
; 2.046 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready                                                                                                             ; nx9514z1                                                                                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; -0.001     ; 0.485      ;
; 2.134 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_busy                                                                                                          ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_busy_d1                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; -0.001     ; 0.397      ;
; 3.105 ; mds_top_inst_disp_ctrl_inst_upper_frame[1]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.052      ; 1.946      ;
; 3.132 ; mds_top_inst_disp_ctrl_inst_lower_frame[7]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.067      ; 1.934      ;
; 3.140 ; mds_top_inst_disp_ctrl_inst_lower_frame[1]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.052      ; 1.911      ;
; 3.147 ; mds_top_inst_disp_ctrl_inst_left_frame_5_                                                                                                                        ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.068      ; 1.920      ;
; 3.148 ; mds_top_inst_disp_ctrl_inst_right_frame_7_                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.068      ; 1.919      ;
; 3.171 ; mds_top_inst_disp_ctrl_inst_left_frame_4_                                                                                                                        ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.063      ; 1.891      ;
; 3.176 ; mds_top_inst_disp_ctrl_inst_upper_frame[7]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.067      ; 1.890      ;
; 3.177 ; mds_top_inst_disp_ctrl_inst_lower_frame[3]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.062      ; 1.884      ;
; 3.179 ; mds_top_inst_disp_ctrl_inst_lower_frame[5]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 1.891      ;
; 3.195 ; mds_top_inst_disp_ctrl_inst_upper_frame[5]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.055      ; 1.859      ;
; 3.195 ; mds_top_inst_disp_ctrl_inst_right_frame_7_                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.068      ; 1.872      ;
; 3.196 ; mds_top_inst_disp_ctrl_inst_lower_frame[6]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 1.874      ;
; 3.207 ; mds_top_inst_disp_ctrl_inst_left_frame_5_                                                                                                                        ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.068      ; 1.860      ;
; 3.226 ; mds_top_inst_disp_ctrl_inst_upper_frame[3]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.062      ; 1.835      ;
; 3.255 ; mds_top_inst_disp_ctrl_inst_upper_frame[6]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.063      ; 1.807      ;
; 3.299 ; mds_top_inst_disp_ctrl_inst_lower_frame[4]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 1.771      ;
; 3.302 ; mds_top_inst_disp_ctrl_inst_left_frame_4_                                                                                                                        ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.063      ; 1.760      ;
; 3.344 ; mds_top_inst_disp_ctrl_inst_upper_frame[0]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.074      ; 1.729      ;
; 3.379 ; mds_top_inst_disp_ctrl_inst_upper_frame[4]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.063      ; 1.683      ;
; 3.396 ; mds_top_inst_disp_ctrl_inst_lower_frame[0]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.074      ; 1.677      ;
; 3.432 ; mds_top_inst_disp_ctrl_inst_upper_frame[2]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.062      ; 1.629      ;
; 3.480 ; mds_top_inst_disp_ctrl_inst_lower_frame[2]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.062      ; 1.581      ;
; 3.861 ; vsync_dup_0                                                                                                                                                      ; mds_top_inst_disp_ctrl_inst_pixel_mng_inst_vsync_d1                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; -0.025     ; 1.146      ;
; 4.323 ; mds_top_inst_disp_ctrl_inst_req_ln_trig                                                                                                                          ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_req_in_trg_1                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 0.702      ;
; 5.892 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[11]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.088      ;
; 5.892 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[11]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.088      ;
; 5.892 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[11]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.088      ;
; 5.892 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[11]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.088      ;
; 5.892 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[11]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.088      ;
; 5.892 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[11]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.088      ;
; 5.892 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[11]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.088      ;
; 5.892 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[11]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.088      ;
; 5.892 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[11]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.088      ;
; 5.892 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg9 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[11]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.088      ;
; 5.895 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg0 ; dbg_type_reg_mem[3]                                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 4.080      ;
; 5.895 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg1 ; dbg_type_reg_mem[3]                                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 4.080      ;
; 5.895 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg2 ; dbg_type_reg_mem[3]                                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 4.080      ;
; 5.895 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg3 ; dbg_type_reg_mem[3]                                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 4.080      ;
; 5.895 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg4 ; dbg_type_reg_mem[3]                                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 4.080      ;
; 5.895 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg5 ; dbg_type_reg_mem[3]                                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 4.080      ;
; 5.895 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg6 ; dbg_type_reg_mem[3]                                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 4.080      ;
; 5.895 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg7 ; dbg_type_reg_mem[3]                                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 4.080      ;
; 5.895 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg8 ; dbg_type_reg_mem[3]                                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 4.080      ;
; 5.895 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg9 ; dbg_type_reg_mem[3]                                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 4.080      ;
; 5.896 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[3]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.084      ;
; 5.896 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[3]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.084      ;
; 5.896 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[3]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.084      ;
; 5.896 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[3]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.084      ;
; 5.896 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[3]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.084      ;
; 5.896 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[3]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.084      ;
; 5.896 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[3]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.084      ;
; 5.896 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[3]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.084      ;
; 5.896 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[3]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.084      ;
; 5.896 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg9 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[3]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.084      ;
; 5.904 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[19]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.076      ;
; 5.904 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[19]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.076      ;
; 5.904 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[19]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.076      ;
; 5.904 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[19]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.076      ;
; 5.904 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[19]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.076      ;
; 5.904 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[19]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.076      ;
; 5.904 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[19]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.076      ;
; 5.904 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[19]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.076      ;
; 5.904 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[19]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.076      ;
; 5.904 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg9 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[19]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 4.076      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[2]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[10]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[2]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[2]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[2]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[2]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[2]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[2]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[2]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[2]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg9 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[2]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[10]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[10]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[10]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[10]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[10]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[10]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[10]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[10]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 5.993 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg9 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[10]                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.052     ; 3.987      ;
; 6.010 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top_inst_disp_ctrl_inst_opcode_unite_rg[2]                                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 3.943      ;
; 6.010 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top_inst_disp_ctrl_inst_opcode_unite_rg[2]                                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 3.943      ;
; 6.010 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top_inst_disp_ctrl_inst_opcode_unite_rg[2]                                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 3.943      ;
; 6.010 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top_inst_disp_ctrl_inst_opcode_unite_rg[2]                                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 3.943      ;
; 6.010 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top_inst_disp_ctrl_inst_opcode_unite_rg[2]                                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 3.943      ;
; 6.010 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top_inst_disp_ctrl_inst_opcode_unite_rg[2]                                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 3.943      ;
; 6.010 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top_inst_disp_ctrl_inst_opcode_unite_rg[2]                                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 3.943      ;
; 6.010 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top_inst_disp_ctrl_inst_opcode_unite_rg[2]                                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 3.943      ;
; 6.010 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top_inst_disp_ctrl_inst_opcode_unite_rg[2]                                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 3.943      ;
; 6.010 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg9 ; mds_top_inst_disp_ctrl_inst_opcode_unite_rg[2]                                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 3.943      ;
; 6.013 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg0 ; nx20564z1                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.096     ; 3.923      ;
; 6.013 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg1 ; nx20564z1                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.096     ; 3.923      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                                                                                              ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 3.919  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[7]                                                                     ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[7]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.017     ; 1.096      ;
; 4.084  ; dbg_type_reg_disp[2]                                                                                              ; mds_top_inst_disp_ctrl_inst_vesa_mux_d1                                                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.005      ; 0.953      ;
; 4.188  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[7]                                                                     ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[7]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.017     ; 0.827      ;
; 4.293  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[0]                                                                     ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[0]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.017     ; 0.722      ;
; 4.305  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[0]                                                                     ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[0]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 0.715      ;
; 4.312  ; nx53913z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[3]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.018      ; 0.738      ;
; 4.383  ; nx41026z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[3]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 0.666      ;
; 4.408  ; nx52916z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[2]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.018      ; 0.642      ;
; 4.415  ; nx42023z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[2]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 0.634      ;
; 4.430  ; nx55907z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[5]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.005     ; 0.597      ;
; 4.467  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[1]                                                                     ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[1]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.566      ;
; 4.467  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[6]                                                                     ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[6]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.566      ;
; 4.543  ; nx39032z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[5]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.490      ;
; 4.547  ; nx40029z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[4]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.486      ;
; 4.554  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[1]                                                                     ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[1]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.479      ;
; 4.556  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[6]                                                                     ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[6]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.477      ;
; 4.624  ; nx54910z1                                                                                                         ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[4]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.409      ;
; 21.817 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 3.216      ;
; 21.818 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[0]                                                            ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[9]                                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.209      ;
; 21.820 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 3.213      ;
; 21.846 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg11  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.212      ;
; 21.846 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg10  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.212      ;
; 21.846 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg9   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.212      ;
; 21.846 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg8   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.212      ;
; 21.846 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg7   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.212      ;
; 21.846 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg6   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.212      ;
; 21.846 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg5   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.212      ;
; 21.846 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg4   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.212      ;
; 21.846 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg3   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.212      ;
; 21.846 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg2   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.212      ;
; 21.846 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg1   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.212      ;
; 21.846 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg0   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.212      ;
; 21.846 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 3.187      ;
; 21.849 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 3.184      ;
; 21.854 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.209      ;
; 21.854 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.209      ;
; 21.854 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.209      ;
; 21.854 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.209      ;
; 21.854 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.209      ;
; 21.854 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.209      ;
; 21.854 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.209      ;
; 21.854 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.209      ;
; 21.854 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.209      ;
; 21.854 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.209      ;
; 21.854 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.209      ;
; 21.854 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.209      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; r_out_dup_0[5]                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 3.165      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; r_out_dup_0[6]                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 3.165      ;
; 21.871 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg11 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.068      ; 3.196      ;
; 21.871 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg10 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.068      ; 3.196      ;
; 21.871 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg9  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.068      ; 3.196      ;
; 21.871 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg8  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.068      ; 3.196      ;
; 21.871 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg7  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.068      ; 3.196      ;
; 21.871 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg6  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.068      ; 3.196      ;
; 21.871 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg5  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.068      ; 3.196      ;
; 21.871 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg4  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.068      ; 3.196      ;
; 21.871 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.068      ; 3.196      ;
; 21.871 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.068      ; 3.196      ;
; 21.871 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.068      ; 3.196      ;
; 21.871 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14~porta_address_reg0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.068      ; 3.196      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; r_out_dup_0[9]                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 3.165      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; g_out_dup_0_5_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 3.165      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; g_out_dup_0_6_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 3.165      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; g_out_dup_0_8_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 3.165      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; g_out_dup_0_9_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 3.165      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; b_out_dup_0_5_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 3.165      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; b_out_dup_0_6_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 3.165      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; b_out_dup_0_8_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 3.165      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]                                                            ; b_out_dup_0_9_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 3.165      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; r_out_dup_0[5]                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 3.164      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; r_out_dup_0[6]                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 3.164      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; r_out_dup_0[9]                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 3.164      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; g_out_dup_0_5_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 3.164      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; g_out_dup_0_6_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 3.164      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; g_out_dup_0_8_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 3.164      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; g_out_dup_0_9_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 3.164      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; b_out_dup_0_5_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 3.164      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; b_out_dup_0_6_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 3.164      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; b_out_dup_0_8_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 3.164      ;
; 21.871 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[6]                                                            ; b_out_dup_0_9_                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 3.164      ;
; 21.875 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg11  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.183      ;
; 21.875 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg10  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.183      ;
; 21.875 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg9   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.183      ;
; 21.875 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg8   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.183      ;
; 21.875 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg7   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.183      ;
; 21.875 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg6   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.183      ;
; 21.875 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg5   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.183      ;
; 21.875 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg4   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.183      ;
; 21.875 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg3   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.183      ;
; 21.875 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg2   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.183      ;
; 21.875 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg1   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.183      ;
; 21.875 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9~porta_address_reg0   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.059      ; 3.183      ;
; 21.883 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.180      ;
; 21.883 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.180      ;
; 21.883 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.180      ;
; 21.883 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.180      ;
; 21.883 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.180      ;
; 21.883 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.180      ;
; 21.883 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.180      ;
; 21.883 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.064      ; 3.180      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'fpga_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.678      ;
; 17.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.606      ;
; 17.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.590      ;
; 17.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.587      ;
; 17.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.583      ;
; 17.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.576      ;
; 17.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.570      ;
; 17.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.561      ;
; 17.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.544      ;
; 17.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.544      ;
; 17.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.543      ;
; 17.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.533      ;
; 17.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.521      ;
; 17.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.518      ;
; 17.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.515      ;
; 17.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.511      ;
; 17.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.504      ;
; 17.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.498      ;
; 17.521 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.489      ;
; 17.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.488      ;
; 17.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.485      ;
; 17.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.483      ;
; 17.534 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.477      ;
; 17.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.472      ;
; 17.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.468      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a1~portb_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a2~portb_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a3~portb_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.467      ;
; 17.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.456      ;
; 17.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.455      ;
; 17.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.453      ;
; 17.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.452      ;
; 17.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.449      ;
; 17.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.448      ;
; 17.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.445      ;
; 17.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.442      ;
; 17.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.442      ;
; 17.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.441      ;
; 17.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.439      ;
; 17.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.438      ;
; 17.574 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.436      ;
; 17.575 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.435      ;
; 17.578 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.433      ;
; 17.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.431      ;
; 17.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.430      ;
; 17.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.430      ;
; 17.583 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.427      ;
; 17.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.427      ;
; 17.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.426      ;
; 17.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.426      ;
; 17.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.425      ;
; 17.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.419      ;
; 17.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.416      ;
; 17.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.416      ;
; 17.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.413      ;
; 17.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.413      ;
; 17.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.412      ;
; 17.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.411      ;
; 17.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.410      ;
; 17.602 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.409      ;
; 17.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.405      ;
; 17.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.404      ;
; 17.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.401      ;
; 17.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.399      ;
; 17.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.399      ;
; 17.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.398      ;
; 17.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.396      ;
; 17.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.387      ;
; 17.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.379      ;
; 17.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.376      ;
; 17.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.372      ;
; 17.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.367      ;
; 17.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.367      ;
; 17.645 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.365      ;
; 17.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.359      ;
; 17.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.358      ;
; 17.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.355      ;
; 17.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.354      ;
; 17.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.353      ;
; 17.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.351      ;
; 17.660 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.350      ;
; 17.660 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.350      ;
; 17.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.349      ;
; 17.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.348      ;
; 17.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.346      ;
; 17.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.343      ;
; 17.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.343      ;
; 17.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.342      ;
; 17.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.340      ;
; 17.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.338      ;
; 17.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.334      ;
; 17.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.333      ;
; 17.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.333      ;
; 17.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.332      ;
; 17.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.331      ;
; 17.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.022     ; 2.328      ;
; 17.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.327      ;
; 17.685 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.021     ; 2.326      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'fpga_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                      ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d1                                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                                                                                                                                      ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                                                                                                                                      ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.402      ;
; 0.278 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d1                                                                                                                                                                                                                                                                                      ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d2                                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.146      ; 0.576      ;
; 0.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.441      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.450      ;
; 0.322 ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                                                                                                                   ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                                                                                                                                                                                                                                                                                ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.478      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.481      ;
; 0.329 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d2                                                                                                                                                                                                                                                                                      ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                                                                                                                   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3                                                                                                                                                                                                                                                                                     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.482      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.482      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.484      ;
; 0.336 ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1                                                                                                                                                                                                                                                                                   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                                                                                                                     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.488      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.491      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                                                                                                                                      ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.516      ;
; 0.370 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d2                                                                                                                                                                                                                                                                                      ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.522      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg3                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.064      ; 0.575      ;
; 0.373 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg0                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.064      ; 0.576      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg2                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.061      ; 0.582      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg1                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.061      ; 0.587      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.559      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.559      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.562      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.561      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.566      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.567      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.567      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 0.578      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.003      ; 0.579      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.003      ; 0.581      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 0.582      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.580      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 0.585      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 0.585      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 0.585      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 0.585      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.005      ; 0.586      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 0.587      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.005      ; 0.591      ;
; 0.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 0.591      ;
; 0.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 0.591      ;
; 0.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.004      ; 0.591      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_0_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_0_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_1_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_1_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_2_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_2_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_3_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_3_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_4_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_4_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx819z26                                                                ; nx819z26                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx65358z2                                                               ; nx65358z2                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_7_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_7_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx63364z2                                                               ; nx63364z2                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_9_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_9_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx54133z2                                                               ; nx54133z2                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_11_ ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_11_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_12_ ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_12_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_err_i_status        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_err_i_status        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[3]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[3]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_wr_wbm_stb_o                                  ; mds_top_inst_mem_mng_inst_wr_wbm_stb_o                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_cyc_i_internal                                    ; mds_top_inst_sdr_ctrl_cyc_i_internal                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[0]                             ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[0]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx5769z2                                                                ; nx5769z2                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_wait_200us_cntr[0]                                ; mds_top_inst_sdr_ctrl_wait_200us_cntr[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_next_init_state_3_                                ; mds_top_inst_sdr_ctrl_next_init_state_3_                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_init_pre_cntr[2]                                  ; mds_top_inst_sdr_ctrl_init_pre_cntr[2]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_init_pre_cntr[1]                                  ; mds_top_inst_sdr_ctrl_init_pre_cntr[1]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_init_pre_cntr[0]                                  ; mds_top_inst_sdr_ctrl_init_pre_cntr[0]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_init_pre_cntr[3]                                  ; mds_top_inst_sdr_ctrl_init_pre_cntr[3]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_tRC_cntr[0]                                       ; mds_top_inst_sdr_ctrl_tRC_cntr[0]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_tRC_cntr[2]                                       ; mds_top_inst_sdr_ctrl_tRC_cntr[2]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_tRC_cntr[3]                                       ; mds_top_inst_sdr_ctrl_tRC_cntr[3]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_tRC_cntr[1]                                       ; mds_top_inst_sdr_ctrl_tRC_cntr[1]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_next_init_state_5_                                ; mds_top_inst_sdr_ctrl_next_init_state_5_                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_next_init_state_7_                                ; mds_top_inst_sdr_ctrl_next_init_state_7_                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_init_done                                         ; mds_top_inst_sdr_ctrl_init_done                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_next_state_2_                                     ; mds_top_inst_sdr_ctrl_next_state_2_                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_0_                                  ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_0_                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_do_refresh                                        ; mds_top_inst_sdr_ctrl_do_refresh                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[5]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[5]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_data_valid_r                                      ; mds_top_inst_sdr_ctrl_data_valid_r                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_rx_data_r                                         ; mds_top_inst_sdr_ctrl_rx_data_r                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[1]                             ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[1]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx31726z3                                                               ; nx31726z3                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_pipe_bool       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_pipe_bool       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[0]              ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[0]              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[8]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[8]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_oor_r                                             ; mds_top_inst_sdr_ctrl_oor_r                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_oor_err_r                                         ; mds_top_inst_sdr_ctrl_oor_err_r                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_rd_wbm_stb_o                                  ; mds_top_inst_mem_mng_inst_rd_wbm_stb_o                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_stb_err_r                                         ; mds_top_inst_sdr_ctrl_stb_err_r                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_err_i_status        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_err_i_status        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_first_rx_bool       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_first_rx_bool       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[1]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[1]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[2]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[2]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[3]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[3]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[0]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[0]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx46880z8                                                               ; nx46880z8                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_wbm_cyc_internal    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_wbm_cyc_internal    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx38656z2                                                               ; nx38656z2                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_oe_r                                              ; mds_top_inst_sdr_ctrl_oe_r                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx13934z4                                                               ; nx13934z4                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_in[0]               ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_in[0]               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dram_bank_dup_0[0]                                                      ; dram_bank_dup_0[0]                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dbg_wr_bank_val_dup_0                                                   ; dbg_wr_bank_val_dup_0                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dram_bank_dup_0[1]                                                      ; dram_bank_dup_0[1]                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx55888z1                                                               ; nx55888z1                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d1            ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d2            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_5_           ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_5_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.388      ;
; 0.235 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_11_          ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_11_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.388      ;
; 0.236 ; nx50541z1                                                               ; nx50540z1                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_13_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_13_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_15_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_15_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_17_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_17_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[6]              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[6]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[8]              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[8]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.389      ;
; 0.237 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d2            ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d3            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; nx29738z2                                                               ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_flt               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_4_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_4_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_6_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_6_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_1st_data[4]     ; mds_top_inst_sdr_ctrl_dram_dq_r[4]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_12_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_12_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_20_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_20_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[1]              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[1]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.390      ;
; 0.238 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_3_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_3_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; nx50540z1                                                               ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd_d3                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top_inst_sdr_ctrl_address_r_21_                                     ; dram_bank_dup_0[1]                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[3]             ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[3]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_d1_0_           ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_d2_0_           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_d1_1_           ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_d2_1_           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_1_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_1_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_5_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_5_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_init_rd_d1          ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_init_rd_bool        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_8_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_8_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_19_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_19_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_sdr_ctrl_next_init_state_2_                                ; mds_top_inst_sdr_ctrl_next_init_state_3_                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[4]             ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[4]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[5]             ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[7]             ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[7]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.240 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_flt               ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_restart_rd_d1       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[5]              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[5]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_8_           ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_8_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.241 ; mds_top_inst_sdr_ctrl_new_blen_n[2]                                     ; mds_top_inst_sdr_ctrl_blen_cnt[2]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[8]              ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[8]              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top_inst_tx_path_inst_fifo_inst1_used[0]                                                            ; mds_top_inst_tx_path_inst_fifo_inst1_used[0]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_fifo_inst1_used[1]                                                            ; mds_top_inst_tx_path_inst_fifo_inst1_used[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_fifo_inst1_used[2]                                                            ; mds_top_inst_tx_path_inst_fifo_inst1_used[2]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[1]                                                           ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[1]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[0]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[0]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[1]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[1]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[2]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[2]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[3]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[3]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[2]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[2]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[0]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[0]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[1]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[1]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_valid                                                                         ; mds_top_inst_rx_path_inst_valid                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[3]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[3]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[4]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[4]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[0]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[0]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[5]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[5]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_eof_blk_7_                                                            ; mds_top_inst_rx_path_inst_mp_dec1_eof_blk_7_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[6]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[6]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[1]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[1]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[2]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[2]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx21867z1                                                                                               ; nx21867z1                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_blk_pos[1]                                                            ; mds_top_inst_rx_path_inst_mp_dec1_blk_pos[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_sbit_err                                                                      ; mds_top_inst_rx_path_inst_sbit_err                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_sbit_err_status                                                               ; mds_top_inst_rx_path_inst_sbit_err_status                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_crc2dec_data[0]                                                               ; mds_top_inst_rx_path_inst_crc2dec_data[0]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_crc_err                                                                       ; mds_top_inst_rx_path_inst_crc_err                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_crc_err_status                                                                ; mds_top_inst_rx_path_inst_crc_err_status                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_eof_err_status                                                                ; mds_top_inst_rx_path_inst_eof_err_status                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_wbm_cur_st[3]                                                                 ; mds_top_inst_rx_path_inst_wbm_cur_st[3]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_type_reg_offset[0]                                                            ; mds_top_inst_rx_path_inst_type_reg_offset[0]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx15971z3                                                                                               ; nx15971z3                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_ram_aout_val                                                                  ; mds_top_inst_rx_path_inst_ram_aout_val                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_icx_wbm_adr_o[0]                                                                        ; mds_top_inst_tx_icx_wbm_adr_o[0]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_icx_wbm_tgc_o                                                                           ; mds_top_inst_tx_icx_wbm_tgc_o                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_type_reg_offset[1]                                                            ; mds_top_inst_rx_path_inst_type_reg_offset[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_intercon_z_inst_wbs_gnt[0]                                                                 ; mds_top_inst_intercon_z_inst_wbs_gnt[0]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx3252z2                                                                                                ; nx3252z2                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[2]                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[2]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx26726z2                                                                                               ; nx26726z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx25729z3                                                                                               ; nx25729z3                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_done_cnt_2_                                         ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_done_cnt_2_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_neg_cyc_bool                                                                  ; mds_top_inst_rx_path_inst_neg_cyc_bool                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[4]                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[4]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_op_str_used[0]                  ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_op_str_used[0]                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[0]                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[0]                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[1]                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[1]                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opu_wr_en                                         ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opu_wr_en                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_counter[0]                      ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_counter[0]                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_en_fifo                      ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_en_fifo                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_mng_1                        ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_mng_1                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_req_cnt[0]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_req_cnt[0]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[0]                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[0]                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[1]                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[1]                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_en                                                     ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_en                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx1179z2                                                                                                ; nx1179z2                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[4]                                                    ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[4]                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_icy_disp_wbm_tgc_o                                                                         ; mds_top_inst_icy_disp_wbm_tgc_o                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_stb_internal                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_stb_internal                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_write_addr[0] ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_write_addr[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_read_addr[0]  ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_read_addr[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_row_count[0]                         ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_row_count[0]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_b_rd_en                                      ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_b_rd_en                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_used[0]                                    ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_used[0]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_col[0]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_col[0]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_inside_row[0]                        ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_inside_row[0]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[0]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[0]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[2]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[2]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[1]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[1]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx62938z2                                                                                               ; nx62938z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_icy_disp_wbm_tga_o_1_                                                                      ; mds_top_inst_icy_disp_wbm_tga_o_1_                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_icy_disp_wbm_tga_o_5_                                                                      ; mds_top_inst_icy_disp_wbm_tga_o_5_                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_din_valid                                                ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_din_valid                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_out[0]                                              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_out[0]                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_err_i_status                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_err_i_status                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[9]                                                    ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[9]                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_ack_cnt[0]                                                   ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_ack_cnt[0]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx51374z2                                                                                               ; nx51374z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_count_en                  ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_count_en                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter[0]                ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter[0]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter_tmp[0]            ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter_tmp[0]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_ready                          ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_ready                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx36381z3                                                                                               ; nx36381z3                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_err_i_status                                                                  ; mds_top_inst_rx_path_inst_err_i_status                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_wbm_cur_st[5]                                                                 ; mds_top_inst_rx_path_inst_wbm_cur_st[5]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_wbm_cur_st[2]                                                                 ; mds_top_inst_rx_path_inst_wbm_cur_st[2]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_wbm_stb_o                                                                               ; mds_top_inst_rx_wbm_stb_o                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_tx_wbm_inst_ram_words_left[10]                                                ; mds_top_inst_tx_path_inst_tx_wbm_inst_ram_words_left[10]                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[1]                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[1]                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[0]                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[0]                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                      ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx24857z1                                                                                               ; nx24857z1                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx56379z1                                                                                               ; nx56379z1                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_tx_wbm_inst_err_i_status                                                      ; mds_top_inst_tx_path_inst_tx_wbm_inst_err_i_status                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_crc_ack_i                                                             ; mds_top_inst_tx_path_inst_mp_enc1_crc_ack_i                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_7_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_7_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_8_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_8_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_blk_pos[1]                                                            ; mds_top_inst_tx_path_inst_mp_enc1_blk_pos[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_1_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_1_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_2_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_2_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_3_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_3_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                            ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[0]                                                                                                            ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[0]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[0]                                                                                                            ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[0]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[5]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame[5]                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[5]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame[5]                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; mds_top_inst_disp_ctrl_inst_right_frame_sy_5_                                                                                                                     ; mds_top_inst_disp_ctrl_inst_right_frame_7_                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|addr_store_a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|address_reg_a[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; global_nets_inst_reset_blk_inst_sync_rst_vesa_inst_sync_rst_deb                                                                                                   ; rst_40                                                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[7]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[7]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[7]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[7]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                         ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[6]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[6]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[5]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[5]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[0]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[0]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[2]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame[2]                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[5]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[5]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[9]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[12]          ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[12]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[2]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[2]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[2]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[2]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[26]                                                                 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[26]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[3]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[3]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10]          ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[8]                                                                                                            ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[8]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a2                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_3_                                                                                                     ; mds_top_inst_disp_ctrl_inst_right_frame_sy_5_                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.401      ;
; 0.252 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_3_                                                                                                     ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_4_                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_2_                                                                                                     ; mds_top_inst_disp_ctrl_inst_lower_frame_sy_6_                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_3_                                                                                                     ; mds_top_inst_disp_ctrl_inst_lower_frame_sy_3_                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_2_                                                                                                     ; nx9122z1                                                                                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_2_                                                                                                     ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_3_                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; nx54910z1                                                                                                                                                         ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[4]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.409      ;
; 0.258 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a1                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.410      ;
; 0.261 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.413      ;
; 0.267 ; nx9490z1                                                                                                                                                          ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.419      ;
; 0.274 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_4_                                                                                                     ; nx9490z1                                                                                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.426      ;
; 0.302 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a2                             ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.454      ;
; 0.302 ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                      ; mds_top_inst_disp_ctrl_inst_right_frame_sy_5_                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.454      ;
; 0.309 ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                      ; mds_top_inst_disp_ctrl_inst_lower_frame_sy_6_                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.461      ;
; 0.311 ; mds_top_inst_disp_ctrl_inst_r_in_sy[5]                                                                                                                            ; r_out_dup_0[7]                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.463      ;
; 0.314 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.466      ;
; 0.314 ; mds_top_inst_disp_ctrl_inst_b_in_sy[1]                                                                                                                            ; b_out_dup_0_3_                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.465      ;
; 0.315 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[4]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[4]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.467      ;
; 0.317 ; mds_top_inst_disp_ctrl_inst_b_in_sy[2]                                                                                                                            ; b_out_dup_0_4_                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.468      ;
; 0.321 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[3]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[3]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.473      ;
; 0.321 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11]          ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.473      ;
; 0.321 ; mds_top_inst_disp_ctrl_inst_r_in_sy[1]                                                                                                                            ; r_out_dup_0[3]                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.473      ;
; 0.322 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; mds_top_inst_disp_ctrl_inst_r_in_sy[2]                                                                                                                            ; r_out_dup_0[4]                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13]          ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; mds_top_inst_disp_ctrl_inst_r_in_sy[6]                                                                                                                            ; r_out_dup_0[8]                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; mds_top_inst_disp_ctrl_inst_b_in_sy[6]                                                                                                                            ; b_out_dup_0_8_                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[6]                                                                                                                     ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[6]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.477      ;
; 0.324 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[0]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame[0]                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[7]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_lower_frame[7]                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.326 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[1]                                                                                                                     ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[1]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.479      ;
; 0.326 ; mds_top_inst_disp_ctrl_inst_b_in_sy[5]                                                                                                                            ; b_out_dup_0_7_                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.477      ;
; 0.327 ; blank_dup_0                                                                                                                                                       ; mds_top_inst_disp_ctrl_inst_blank_d                                                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; mds_top_inst_disp_ctrl_inst_b_in_sy[0]                                                                                                                            ; b_out_dup_0_2_                                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.479      ;
; 0.328 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.481      ;
; 0.330 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[4]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[4]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.482      ;
; 0.333 ; nx40029z1                                                                                                                                                         ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[4]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.486      ;
; 0.337 ; nx39032z1                                                                                                                                                         ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[5]                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.490      ;
; 0.344 ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                      ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_2_                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.496      ;
; 0.351 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.502      ;
; 0.357 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[13]                                                                 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[13]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.508      ;
; 0.358 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[1]                                                                  ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[1]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[4]                                                                  ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[4]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[6]                                                                  ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[6]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[8]                                                                  ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[8]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[2]                                                                                                            ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[2]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[6]                                                                                                            ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[6]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[14]                                                                 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[14]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[3]                                                                                                                  ; mds_top_inst_disp_ctrl_inst_upper_frame[3]                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[8]                                                                                                            ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[8]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                              ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.192 ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; global_nets_inst_reset_blk_inst_sync_rst_sdram_inst_sync_rst_deb                                     ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.736      ;
; 0.192 ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; rst_133                                                                                              ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.736      ;
; 5.342 ; rst_133                                       ; dbg_wr_bank_val_obuf~data_in_reg                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 2.115      ;
; 5.342 ; rst_133                                       ; dbg_rd_bank_val_obuf~data_in_reg                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 2.115      ;
; 5.358 ; rst_133                                       ; dram_addr_obuf_3_~data_in_reg                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.019      ; 2.123      ;
; 5.358 ; rst_133                                       ; dram_addr_obuf_6_~data_in_reg                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.019      ; 2.123      ;
; 5.358 ; rst_133                                       ; dram_addr_obuf_10_~data_in_reg                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.019      ; 2.123      ;
; 5.358 ; rst_133                                       ; dram_addr_obuf_11_~data_in_reg                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.019      ; 2.123      ;
; 5.358 ; rst_133                                       ; dram_cas_n_obuf~data_in_reg                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.019      ; 2.123      ;
; 5.360 ; rst_133                                       ; dram_addr_obuf_7_~data_in_reg                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.109      ;
; 5.360 ; rst_133                                       ; dram_addr_obuf_8_~data_in_reg                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.109      ;
; 5.360 ; rst_133                                       ; dram_addr_obuf_9_~data_in_reg                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.109      ;
; 5.360 ; rst_133                                       ; dram_we_n_obuf~data_in_reg                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 2.107      ;
; 5.361 ; rst_133                                       ; mds_top_inst_wbm_dat_i[7]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.104      ;
; 5.361 ; rst_133                                       ; mds_top_inst_wbm_dat_i[6]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.097      ;
; 5.361 ; rst_133                                       ; mds_top_inst_wbm_dat_i[14]                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 2.099      ;
; 5.361 ; rst_133                                       ; mds_top_inst_wbm_dat_i[5]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 2.105      ;
; 5.361 ; rst_133                                       ; mds_top_inst_wbm_dat_i[13]                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.104      ;
; 5.361 ; rst_133                                       ; mds_top_inst_wbm_dat_i[4]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 2.099      ;
; 5.361 ; rst_133                                       ; mds_top_inst_wbm_dat_i[12]                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.097      ;
; 5.361 ; rst_133                                       ; mds_top_inst_wbm_dat_i[3]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.104      ;
; 5.361 ; rst_133                                       ; mds_top_inst_wbm_dat_i[2]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 2.105      ;
; 5.361 ; rst_133                                       ; mds_top_inst_wbm_dat_i[10]                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 2.099      ;
; 5.361 ; rst_133                                       ; mds_top_inst_wbm_dat_i[1]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.097      ;
; 5.361 ; rst_133                                       ; mds_top_inst_wbm_dat_i[9]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 2.105      ;
; 5.361 ; rst_133                                       ; mds_top_inst_wbm_dat_i[0]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.104      ;
; 5.361 ; rst_133                                       ; mds_top_inst_wbm_dat_i[8]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 2.099      ;
; 5.362 ; rst_133                                       ; dram_ras_n_obuf~data_in_reg                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.102      ;
; 5.363 ; rst_133                                       ; mds_top_inst_wbm_dat_i[15]                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 2.092      ;
; 5.363 ; rst_133                                       ; mds_top_inst_wbm_dat_i[11]                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 2.092      ;
; 5.456 ; rst_133                                       ; nx31517z1                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.049      ; 2.125      ;
; 5.464 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[5]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.053      ; 2.121      ;
; 5.464 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[6]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.053      ; 2.121      ;
; 5.464 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[8]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.053      ; 2.121      ;
; 5.464 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[1]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.053      ; 2.121      ;
; 5.590 ; rst_133                                       ; mds_top_inst_sdr_ctrl_next_state_10_                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 1.946      ;
; 5.590 ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[2]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 1.943      ;
; 5.590 ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[0]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 1.943      ;
; 5.590 ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[4]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 1.943      ;
; 5.590 ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[5]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 1.943      ;
; 5.590 ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[5]                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 1.943      ;
; 5.590 ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[6]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 1.943      ;
; 5.590 ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[6]                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 1.943      ;
; 5.590 ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[7]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 1.943      ;
; 5.590 ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[7]                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 1.943      ;
; 5.590 ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[8]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 1.943      ;
; 5.590 ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[8]                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 1.943      ;
; 5.590 ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[2]                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 1.943      ;
; 5.590 ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[3]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 1.943      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_arb_wr_req                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 1.957      ;
; 5.591 ; rst_133                                       ; nx29738z2                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 1.979      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_flt                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 1.979      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_restart_rd_d1                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 1.979      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_restart_rd_bool                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 1.979      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_arb_rd_gnt                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.025      ; 1.966      ;
; 5.591 ; rst_133                                       ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_busy                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.057      ; 1.998      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_err_i_status                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 1.957      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[3]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 1.950      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready_d3                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 1.957      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready_d4                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 1.957      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready_flt                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 1.957      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_ready_der                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 1.957      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_d1_1_                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.052      ; 1.993      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_d2_1_                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.052      ; 1.993      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[1]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 1.957      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_stb_o                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 1.950      ;
; 5.591 ; rst_133                                       ; mds_top_inst_sdr_ctrl_cyc_i_internal                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 1.950      ;
; 5.591 ; rst_133                                       ; mds_top_inst_sdr_ctrl_next_state_3_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.024      ; 1.965      ;
; 5.591 ; rst_133                                       ; mds_top_inst_sdr_ctrl_next_state_4_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 1.941      ;
; 5.591 ; rst_133                                       ; mds_top_inst_sdr_ctrl_we_i_r                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.024      ; 1.965      ;
; 5.591 ; rst_133                                       ; mds_top_inst_sdr_ctrl_next_state_8_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.024      ; 1.965      ;
; 5.591 ; rst_133                                       ; mds_top_inst_sdr_ctrl_next_state_9_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.024      ; 1.965      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_0_                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.046      ; 1.987      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[0]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.046      ; 1.987      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.046      ; 1.987      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_2_                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.046      ; 1.987      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[2]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.046      ; 1.987      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[4]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 1.957      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[3]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.046      ; 1.987      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[4]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.046      ; 1.987      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[5]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.046      ; 1.987      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[6]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.046      ; 1.987      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_7_                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.046      ; 1.987      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[7]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.046      ; 1.987      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[0]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.059      ; 2.000      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[2]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.054      ; 1.995      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[2]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.059      ; 2.000      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[3]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.059      ; 2.000      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[4]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.059      ; 2.000      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[5]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.059      ; 2.000      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[6]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.059      ; 2.000      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[7]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.054      ; 1.995      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[7]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.059      ; 2.000      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[8]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.059      ; 2.000      ;
; 5.591 ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[0]                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 1.941      ;
; 5.591 ; rst_133                                       ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.057      ; 1.998      ;
; 5.591 ; rst_133                                       ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.057      ; 1.998      ;
; 5.591 ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_tga_o[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 1.951      ;
; 5.591 ; rst_133                                       ; mds_top_inst_sdr_ctrl_new_blen_n[1]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.024      ; 1.965      ;
; 5.591 ; rst_133                                       ; mds_top_inst_sdr_ctrl_blen_cnt[1]                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 1.941      ;
+-------+-----------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                     ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.608 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready_flt                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; 0.051      ; 1.975      ;
; 3.602 ; mds_top_inst_disp_ctrl_inst_mux_flush         ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.013      ; 1.443      ;
; 3.602 ; mds_top_inst_disp_ctrl_inst_mux_flush         ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.013      ; 1.443      ;
; 7.387 ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; global_nets_inst_reset_blk_inst_sync_rst_sys_inst_sync_rst_deb                                                                              ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -1.572     ; 1.073      ;
; 7.387 ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; rst_100                                                                                                                                     ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -1.572     ; 1.073      ;
; 7.509 ; rst_100                                       ; dbg_icy_bus_taken_obuf~data_in_reg                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.144     ; 2.312      ;
; 7.534 ; rst_100                                       ; uart_serial_out_obuf~data_in_reg                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.150     ; 2.281      ;
; 7.546 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_din_d1                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.128     ; 2.291      ;
; 7.557 ; rst_100                                       ; dbg_icz_bus_taken_obuf~data_in_reg                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.030     ; 2.375      ;
; 7.659 ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_pixel_mng_inst_vsync_d1                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 2.371      ;
; 7.659 ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_pixel_mng_inst_vsync_d2                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 2.371      ;
; 7.659 ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 2.371      ;
; 7.659 ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_vsync_trigger                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 2.371      ;
; 7.659 ; rst_100                                       ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_busy_d1                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.397      ;
; 7.659 ; rst_100                                       ; nx14839z3                                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.397      ;
; 7.659 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.397      ;
; 7.659 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[6]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.397      ;
; 7.659 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[7]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.397      ;
; 7.659 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_cnt_zero_d1                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.397      ;
; 7.659 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_cnt_zero_d2                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.397      ;
; 7.659 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[21]                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.397      ;
; 7.662 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_5_                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.396      ;
; 7.662 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_7_                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.396      ;
; 7.662 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_8_                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.396      ;
; 7.662 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_16_                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.396      ;
; 7.662 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_18_                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.396      ;
; 7.673 ; rst_100                                       ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 2.378      ;
; 7.673 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[1]                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 2.378      ;
; 7.673 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready_d3                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 2.378      ;
; 7.673 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready_d4                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 2.378      ;
; 7.673 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[3]                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 2.378      ;
; 7.673 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[6]                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 2.378      ;
; 7.673 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[5]                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 2.378      ;
; 7.673 ; rst_100                                       ; nx51374z2                                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 2.378      ;
; 7.673 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[2]                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 2.378      ;
; 7.673 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 2.378      ;
; 7.678 ; rst_100                                       ; mds_top_inst_tx_path_inst_reg_addr_reg_dout_extended[2]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 2.360      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[1]                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.025      ; 2.377      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[2]                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.025      ; 2.377      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[3]                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.025      ; 2.377      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[4]                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.025      ; 2.377      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[5]                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.025      ; 2.377      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[6]                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.025      ; 2.377      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[7]                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.025      ; 2.377      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[8]                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.025      ; 2.377      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_1_                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 2.374      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_0_                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.379      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_1_                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 2.374      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_2_                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.379      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[0]                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.025      ; 2.377      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_3_                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.379      ;
; 7.680 ; rst_100                                       ; nx9514z1                                                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.379      ;
; 7.680 ; rst_100                                       ; nx9515z1                                                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.379      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_9_                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 2.374      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_10_                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.379      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_11_                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.025      ; 2.377      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_13_                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.379      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d1[15]                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.379      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_17_                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 2.374      ;
; 7.680 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_19_                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.379      ;
; 7.682 ; rst_100                                       ; mds_top_inst_tx_path_inst_reg_addr_reg_dout_extended[3]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 2.356      ;
; 7.806 ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_req_cnt_small                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.016     ; 2.210      ;
; 7.806 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_0_                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.252      ;
; 7.806 ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_b_wr_en                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.020     ; 2.206      ;
; 7.806 ; rst_100                                       ; nx62938z2                                                                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 2.240      ;
; 7.806 ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_sdram_addr_rd_12_                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 2.240      ;
; 7.806 ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_sdram_addr_rd_13_                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 2.240      ;
; 7.806 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm[5]                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.252      ;
; 7.806 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d1[5]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.252      ;
; 7.806 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm[7]                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.252      ;
; 7.806 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d1[7]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.252      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_ram_read_addr[0]                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_ram_read_addr[1]                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_mp_enc1_len_data[1]                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_ram_read_addr[2]                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_ram_read_addr[3]                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_mp_enc1_len_data[4]                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_ram_read_addr[4]                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_mp_enc1_len_data[5]                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_ram_read_addr[5]                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_ram_read_addr[6]                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_mp_enc1_len_data[6]                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_ram_read_addr[7]                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_ram_read_addr[8]                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_mp_enc1_len_data[9]                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_ram_read_addr[9]                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_mp_enc1_read_addr_10_                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_mp_enc1_read_addr_11_                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_mp_enc1_read_addr_12_                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_mp_enc1_len_data[12]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_mp_enc1_read_addr_13_                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_mp_enc1_len_data[13]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_mp_enc1_read_addr_14_                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_tx_path_inst_mp_enc1_read_addr_15_                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 2.216      ;
; 7.806 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[15]                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.252      ;
; 7.806 ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_a_wr_en                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.016     ; 2.210      ;
; 7.806 ; rst_100                                       ; modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count|q[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 2.195      ;
; 7.806 ; rst_100                                       ; modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count|q[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 2.195      ;
; 7.806 ; rst_100                                       ; modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count|q[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 2.195      ;
; 7.806 ; rst_100                                       ; modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count|q[3] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 2.195      ;
+-------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.491 ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                           ; global_nets_inst_reset_blk_inst_sync_rst_vesa_inst_sync_rst_deb                                                                                                  ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -1.578     ; 0.963      ;
; 2.491 ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                           ; rst_40                                                                                                                                                           ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -1.578     ; 0.963      ;
; 2.936 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a13 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.049      ; 2.112      ;
; 2.948 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a15 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.059      ; 2.110      ;
; 2.955 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.055      ; 2.099      ;
; 2.955 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a7  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.057      ; 2.101      ;
; 2.966 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a4  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.054      ; 2.087      ;
; 2.967 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.060      ; 2.092      ;
; 2.971 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.064      ; 2.092      ;
; 2.984 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.046      ; 2.061      ;
; 2.987 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a13 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.051      ; 2.063      ;
; 2.999 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a15 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.061      ; 2.061      ;
; 3.006 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.057      ; 2.050      ;
; 3.006 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a7  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.059      ; 2.052      ;
; 3.017 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a4  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.056      ; 2.038      ;
; 3.018 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.062      ; 2.043      ;
; 3.022 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.066      ; 2.043      ;
; 3.035 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.048      ; 2.012      ;
; 3.061 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.040      ; 1.978      ;
; 3.075 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a5  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.051      ; 1.975      ;
; 3.095 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.057      ; 1.961      ;
; 3.097 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.050      ; 1.952      ;
; 3.108 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a8  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.070      ; 1.961      ;
; 3.108 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.066      ; 1.957      ;
; 3.112 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 1.929      ;
; 3.117 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.068      ; 1.950      ;
; 3.126 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a5  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.053      ; 1.926      ;
; 3.146 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.059      ; 1.912      ;
; 3.148 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.052      ; 1.903      ;
; 3.159 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a8  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.072      ; 1.912      ;
; 3.159 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.068      ; 1.908      ;
; 3.168 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.070      ; 1.901      ;
; 3.236 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.062      ; 1.825      ;
; 3.287 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.064      ; 1.776      ;
; 3.460 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 1.587      ;
; 3.460 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 1.587      ;
; 3.460 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 1.587      ;
; 3.460 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 1.587      ;
; 3.461 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 1.586      ;
; 3.461 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 1.586      ;
; 3.461 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[8]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 1.586      ;
; 3.461 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[7]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 1.586      ;
; 3.461 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[10]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 1.586      ;
; 3.511 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 1.538      ;
; 3.511 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 1.538      ;
; 3.511 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 1.538      ;
; 3.511 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 1.538      ;
; 3.512 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 1.537      ;
; 3.512 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 1.537      ;
; 3.512 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[8]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 1.537      ;
; 3.512 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[7]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 1.537      ;
; 3.512 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[10]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 1.537      ;
; 3.557 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.489      ;
; 3.557 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.489      ;
; 3.557 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.489      ;
; 3.557 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.489      ;
; 3.557 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[1]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.489      ;
; 3.557 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[3]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.489      ;
; 3.557 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[0]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.489      ;
; 3.557 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[2]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.489      ;
; 3.557 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[5]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.489      ;
; 3.557 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[4]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.489      ;
; 3.557 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[6]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.489      ;
; 3.557 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.489      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[12]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[12]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[12]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[9]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[11]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[13]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.560 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.486      ;
; 3.563 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.013      ; 1.482      ;
; 3.563 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.013      ; 1.482      ;
; 3.563 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.013      ; 1.482      ;
; 3.563 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.013      ; 1.482      ;
; 3.563 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.013      ; 1.482      ;
; 3.563 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.013      ; 1.482      ;
; 3.563 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.013      ; 1.482      ;
; 3.563 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.013      ; 1.482      ;
; 3.563 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.013      ; 1.482      ;
; 3.563 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.013      ; 1.482      ;
; 3.608 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.016      ; 1.440      ;
; 3.608 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.016      ; 1.440      ;
; 3.608 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.016      ; 1.440      ;
; 3.608 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.016      ; 1.440      ;
; 3.608 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[1]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.016      ; 1.440      ;
; 3.608 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[3]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.016      ; 1.440      ;
; 3.608 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[0]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.016      ; 1.440      ;
; 3.608 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[2]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.016      ; 1.440      ;
; 3.608 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[5]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.016      ; 1.440      ;
; 3.608 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[4]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.016      ; 1.440      ;
; 3.608 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[6]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.016      ; 1.440      ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'fpga_clk'                                                                                                                                                                 ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.038 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.016     ; 1.978      ;
; 18.038 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.016     ; 1.978      ;
; 18.038 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.016     ; 1.978      ;
; 18.038 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.016     ; 1.978      ;
; 18.136 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.016     ; 1.880      ;
; 18.136 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.016     ; 1.880      ;
; 18.136 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.016     ; 1.880      ;
; 18.136 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.016     ; 1.880      ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.582 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.734      ;
; 0.767 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.767 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.767 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.767 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.767 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a2                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.767 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a3                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.767 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a1                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.767 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.767 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.767 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.767 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.767 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.771 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|p0addr                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.924      ;
; 0.771 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.924      ;
; 1.174 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 1.338      ;
; 1.174 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 1.338      ;
; 1.174 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 1.338      ;
; 1.174 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 1.338      ;
; 1.174 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 1.338      ;
; 1.174 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 1.338      ;
; 1.174 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 1.338      ;
; 1.174 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 1.338      ;
; 1.174 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 1.338      ;
; 1.174 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 1.338      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[12] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[12] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[12]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[9]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[11]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[13]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.177 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.342      ;
; 1.180 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.345      ;
; 1.180 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.345      ;
; 1.180 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.345      ;
; 1.180 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.345      ;
; 1.180 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[1]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.345      ;
; 1.180 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[3]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.345      ;
; 1.180 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[0]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.345      ;
; 1.180 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[2]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.345      ;
; 1.180 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[5]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.345      ;
; 1.180 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[4]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.345      ;
; 1.180 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[6]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.345      ;
; 1.180 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 1.345      ;
; 1.266 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.015      ; 1.433      ;
; 1.266 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.015      ; 1.433      ;
; 1.266 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.015      ; 1.433      ;
; 1.266 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.015      ; 1.433      ;
; 1.266 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.015      ; 1.433      ;
; 1.266 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.015      ; 1.433      ;
; 1.266 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.015      ; 1.433      ;
; 1.266 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.015      ; 1.433      ;
; 1.266 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.015      ; 1.433      ;
; 1.266 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.015      ; 1.433      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[12] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[12] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[12]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[9]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[11]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[13]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.269 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.437      ;
; 1.272 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.440      ;
; 1.272 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.440      ;
; 1.272 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.440      ;
; 1.272 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.440      ;
; 1.272 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[1]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.440      ;
; 1.272 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[3]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.440      ;
; 1.272 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[0]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.440      ;
; 1.272 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[2]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.440      ;
; 1.272 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[5]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.440      ;
; 1.272 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[4]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.440      ;
; 1.272 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[6]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.440      ;
; 1.272 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.440      ;
; 1.276 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.014      ; 1.442      ;
; 1.276 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.014      ; 1.442      ;
; 1.276 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[8]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.014      ; 1.442      ;
; 1.276 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[7]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.014      ; 1.442      ;
; 1.276 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[10]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.014      ; 1.442      ;
; 1.277 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.014      ; 1.443      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.584 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[9]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[8]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[4]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[3]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[0]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.736      ;
; 0.768 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[12]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.921      ;
; 0.771 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[10]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.921      ;
; 0.771 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[7]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.921      ;
; 0.771 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[11]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.921      ;
; 0.771 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[6]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.921      ;
; 0.771 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[2]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.921      ;
; 0.771 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[1]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.921      ;
; 0.777 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[0]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.777 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[1]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.777 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[8]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.777 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[9]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.777 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[11]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.777 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a2        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.777 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[13]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.777 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[12]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.777 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a3        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.777 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[10]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.780 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[3]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[6]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a1        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a0        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|parity9               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[2]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[4]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[5]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[7]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[13]                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[5]                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 1.278 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.443      ;
; 1.278 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.443      ;
; 1.370 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.538      ;
; 1.370 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.538      ;
; 1.421 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.587      ;
; 1.421 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.587      ;
; 1.772 ; rst_133                                                                                                                   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready_flt                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 1.975      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_icx_wbm_adr_o[0]                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 2.223      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_disp_ctrl_inst_opcode_unite_rg[0]                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 2.190      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_disp_ctrl_inst_opcode_unite_rg[7]                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 2.190      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_reg_addr_reg_din_ack                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 2.223      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_rx_wbm_stb_o                                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 2.223      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[1]                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.218      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[0]                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.218      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_ram_dout_valid                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_enc_dout_val                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_fifo2tx_val                                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; dbg_type_reg_tx[7]                                                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.205      ;
; 2.054 ; rst_100                                                                                                                   ; dbg_type_reg_tx[5]                                                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.205      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_tx_wbm_inst_ram_in_addr_i_d1[6]                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.218      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_tx_wbm_inst_ram_in_addr_i_d1[4]                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.218      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_tx_wbm_inst_ram_in_addr_i_d1[0]                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.218      ;
; 2.054 ; rst_100                                                                                                                   ; dbg_type_reg_tx[4]                                                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.205      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_sof_blk_2_                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.205      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_enc2crc_valid                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_enc2crc_data[7]                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_enc2crc_data[0]                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_enc2crc_data[1]                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_enc2crc_data[3]                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_type_blk[4]                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.205      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_enc2crc_data[4]                                                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_addr_blk[5]                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.205      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_type_blk[5]                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.205      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_type_blk[6]                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.205      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[7]                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp2fifo[7]                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[6]                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp2fifo[6]                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[5]                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp2fifo[5]                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[4]                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp2fifo[4]                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[3]                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp2fifo[3]                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[2]                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp2fifo[2]                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[1]                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp2fifo[1]                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_fifo_inst1_read_addr[0]                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_fifo_inst1_read_addr[1]                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_fifo_inst1_read_addr[2]                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_fifo_inst1_read_addr[3]                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_fifo_inst1_read_addr_dup[3]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_fifo_inst1_read_addr_dup[2]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_fifo_inst1_read_addr_dup[1]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_fifo_inst1_read_addr_dup[0]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp_enc1_crc_blk[0]                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_mp2fifo[0]                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.181      ;
; 2.054 ; rst_100                                                                                                                   ; modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count|q[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count|q[14] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count|q[15] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count|q[16] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count|q[17] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count|q[18] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count|q[19] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count|q[20] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
; 2.054 ; rst_100                                                                                                                   ; modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count|q[21] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.184      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'fpga_clk'                                                                                                                                                                 ;
+-------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.744 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.016     ; 1.880      ;
; 1.744 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.016     ; 1.880      ;
; 1.744 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.016     ; 1.880      ;
; 1.744 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.016     ; 1.880      ;
; 1.842 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.016     ; 1.978      ;
; 1.842 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.016     ; 1.978      ;
; 1.842 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.016     ; 1.978      ;
; 1.842 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.016     ; 1.978      ;
+-------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                   ;
+-------+-----------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                             ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.768 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_12_                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 1.955      ;
; 1.768 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_13_                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 1.955      ;
; 1.768 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_14_                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 1.955      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[0]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.955      ;
; 1.769 ; rst_133   ; nx5769z2                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.955      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[0]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[2]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[3]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[4]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[5]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[6]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[7]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[8]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[9]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[11]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[12]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[13]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[14]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[10]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.931      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_1_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.955      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_2_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.955      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_3_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.955      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_init_pre_cntr[2]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_init_pre_cntr[1]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_init_pre_cntr[0]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_init_pre_cntr[3]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_4_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_tRC_cntr[0]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_tRC_cntr[2]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_tRC_cntr[3]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_tRC_cntr[1]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_5_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_6_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_7_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.955      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_init_done                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.955      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_1_                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_2_                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_0_                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_1_                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_2_                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_3_                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_4_                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_5_                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_7_                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_8_                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_9_                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_10_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_11_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_6_                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_do_refresh                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[1]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.955      ;
; 1.769 ; rst_133   ; nx56952z3                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; dram_addr_dup_0_0_                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.965      ;
; 1.769 ; rst_133   ; dram_addr_dup_0_1_                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.965      ;
; 1.769 ; rst_133   ; dram_addr_dup_0_2_                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.964      ;
; 1.769 ; rst_133   ; dram_addr_dup_0_4_                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.965      ;
; 1.769 ; rst_133   ; dram_addr_dup_0_5_                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.965      ;
; 1.769 ; rst_133   ; nx55888z1                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.955      ;
; 1.770 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_14_                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.982      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[1]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.981      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[2]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.981      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[3]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.981      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[4]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.981      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[5]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.981      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[6]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.981      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[7]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.981      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[8]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.981      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[4]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.978      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[1]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.983      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[2]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.983      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[3]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.983      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.983      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_ready_i                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.983      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_ready_sr[3]                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.983      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_ready_sr[2]                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.983      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_ready_sr[1]                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.983      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_ready_sr[0]                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.983      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.983      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_10_                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.983      ;
; 1.771 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_11_                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.981      ;
; 1.787 ; rst_133   ; mds_top_inst_mem_mng_inst_rd_wbm_tga_o[4]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 1.970      ;
; 1.787 ; rst_133   ; mds_top_inst_mem_mng_inst_rd_wbm_tga_o[2]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 1.970      ;
; 1.787 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[9]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.994      ;
; 1.787 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.994      ;
; 1.787 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.994      ;
; 1.787 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[12] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.994      ;
; 1.787 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.994      ;
; 1.787 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[14] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.994      ;
; 1.787 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[15] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.994      ;
; 1.787 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[16] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.994      ;
; 1.787 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[17] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.994      ;
; 1.787 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[18] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.994      ;
; 1.787 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[14]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.994      ;
; 1.787 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[15]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.994      ;
; 1.787 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[17]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.994      ;
; 1.787 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 1.970      ;
; 1.787 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[1]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 1.970      ;
; 1.787 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[2]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 1.970      ;
; 1.787 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[4]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 1.970      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a11~portb_memory_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a11~portb_memory_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a12~portb_memory_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a12~portb_memory_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg0  ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg0  ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg1  ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg1  ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg2  ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg2  ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg3  ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_datain_reg3  ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg0                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg0                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg1                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg1                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg2                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg2                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg3                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg3                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg4                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg4                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg5                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg5                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg6                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg6                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg7                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg7                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg8                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg8                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg9                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg9                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg0                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg0                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg1                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg1                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg2                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg2                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg3                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg3                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg4                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg4                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg5                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg5                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg6                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg6                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg7                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg7                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg8                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg8                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg9                          ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_address_reg9                          ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg0                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg0                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg1                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg1                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg2                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg2                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg3                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg3                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|altsyncram_idq1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d1                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d1                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d1                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d1                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d2                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d2                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1                                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1                                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3                                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3                                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; down           ; fpga_clk   ; 2.289  ; 2.289  ; Rise       ; fpga_clk                                                           ;
; fpga_rst       ; fpga_clk   ; -0.745 ; -0.745 ; Rise       ; fpga_clk                                                           ;
; left           ; fpga_clk   ; -0.226 ; -0.226 ; Rise       ; fpga_clk                                                           ;
; right          ; fpga_clk   ; -0.214 ; -0.214 ; Rise       ; fpga_clk                                                           ;
; up             ; fpga_clk   ; 2.285  ; 2.285  ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; 0.747  ; 0.747  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; 0.717  ; 0.717  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; 0.724  ; 0.724  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; 0.686  ; 0.686  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; 0.727  ; 0.727  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; 0.732  ; 0.732  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; 0.716  ; 0.716  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; 0.724  ; 0.724  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; 0.727  ; 0.727  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; 0.732  ; 0.732  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; 0.716  ; 0.716  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; 0.712  ; 0.712  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; 0.727  ; 0.727  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; 0.744  ; 0.744  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; 0.717  ; 0.717  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; 0.702  ; 0.702  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; 0.747  ; 0.747  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; down           ; fpga_clk   ; 4.157  ; 4.157  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; left           ; fpga_clk   ; 1.906  ; 1.906  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; right          ; fpga_clk   ; 1.894  ; 1.894  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_in ; fpga_clk   ; 0.835  ; 0.835  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; up             ; fpga_clk   ; 4.170  ; 4.170  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; down           ; fpga_clk   ; -2.014 ; -2.014 ; Rise       ; fpga_clk                                                           ;
; fpga_rst       ; fpga_clk   ; 0.831  ; 0.831  ; Rise       ; fpga_clk                                                           ;
; left           ; fpga_clk   ; 0.476  ; 0.476  ; Rise       ; fpga_clk                                                           ;
; right          ; fpga_clk   ; 0.414  ; 0.414  ; Rise       ; fpga_clk                                                           ;
; up             ; fpga_clk   ; -2.108 ; -2.108 ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; -0.585 ; -0.585 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; -0.616 ; -0.616 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; -0.623 ; -0.623 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; -0.585 ; -0.585 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; -0.626 ; -0.626 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; -0.631 ; -0.631 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; -0.615 ; -0.615 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; -0.623 ; -0.623 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; -0.626 ; -0.626 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; -0.631 ; -0.631 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; -0.615 ; -0.615 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; -0.611 ; -0.611 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; -0.626 ; -0.626 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; -0.643 ; -0.643 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; -0.616 ; -0.616 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; -0.601 ; -0.601 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; -0.646 ; -0.646 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; down           ; fpga_clk   ; -3.507 ; -3.507 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; left           ; fpga_clk   ; -1.273 ; -1.273 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; right          ; fpga_clk   ; -1.266 ; -1.266 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_in ; fpga_clk   ; -0.749 ; -0.749 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; up             ; fpga_clk   ; -3.540 ; -3.540 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                     ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.154 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 2.858 ; 2.858 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 2.603 ; 2.603 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 1.479 ; 1.479 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 3.322 ; 3.322 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 1.479 ; 1.479 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 2.534 ; 2.534 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 2.531 ; 2.531 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 2.412 ; 2.412 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 2.441 ; 2.441 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 2.534 ; 2.534 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 1.471 ; 1.471 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 1.461 ; 1.461 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 1.461 ; 1.461 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 2.688 ; 2.688 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 2.424 ; 2.424 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 2.688 ; 2.688 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 1.463 ; 1.463 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 2.761 ; 2.761 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 2.441 ; 2.441 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 2.595 ; 2.595 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 2.539 ; 2.539 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 2.503 ; 2.503 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 2.645 ; 2.645 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 2.601 ; 2.601 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 2.640 ; 2.640 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 2.528 ; 2.528 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 2.631 ; 2.631 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 2.604 ; 2.604 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 2.489 ; 2.489 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 2.702 ; 2.702 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 2.719 ; 2.719 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 2.518 ; 2.518 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 2.612 ; 2.612 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 2.761 ; 2.761 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 3.697 ; 3.697 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 1.466 ; 1.466 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 3.697 ; 3.697 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 1.459 ; 1.459 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.154 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 3.029 ; 3.029 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 1.222 ; 1.222 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 1.456 ; 1.456 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 3.047 ; 3.047 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 3.702 ; 3.702 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 3.040 ; 3.040 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 2.939 ; 2.939 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 3.226 ; 3.226 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 3.702 ; 3.702 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 3.397 ; 3.397 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 2.674 ; 2.674 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 3.001 ; 3.001 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 3.100 ; 3.100 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 2.847 ; 2.847 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 2.853 ; 2.853 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 3.100 ; 3.100 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 2.937 ; 2.937 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 3.033 ; 3.033 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 2.743 ; 2.743 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 3.007 ; 3.007 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 3.388 ; 3.388 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 3.388 ; 3.388 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 3.370 ; 3.370 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 3.258 ; 3.258 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 3.138 ; 3.138 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 3.271 ; 3.271 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 3.137 ; 3.137 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 3.352 ; 3.352 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 3.678 ; 3.678 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 3.663 ; 3.663 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 3.552 ; 3.552 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 3.574 ; 3.574 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 3.589 ; 3.589 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 3.678 ; 3.678 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 3.599 ; 3.599 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 3.459 ; 3.459 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 2.972 ; 2.972 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 2.733 ; 2.733 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 2.767 ; 2.767 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 2.972 ; 2.972 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 2.832 ; 2.832 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 2.845 ; 2.845 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 2.761 ; 2.761 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 2.591 ; 2.591 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 3.308 ; 3.308 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 2.995 ; 2.995 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 3.308 ; 3.308 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 3.044 ; 3.044 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 3.256 ; 3.256 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 3.006 ; 3.006 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 3.092 ; 3.092 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 3.086 ; 3.086 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 3.483 ; 3.483 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 3.336 ; 3.336 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 3.124 ; 3.124 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 3.322 ; 3.322 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 3.000 ; 3.000 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 3.456 ; 3.456 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 3.483 ; 3.483 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 3.106 ; 3.106 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 3.085 ; 3.085 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 2.866 ; 2.866 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 3.045 ; 3.045 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 2.848 ; 2.848 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 2.869 ; 2.869 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 2.844 ; 2.844 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 3.085 ; 3.085 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 2.945 ; 2.945 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 1.857 ; 1.857 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 1.236 ; 1.236 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 2.542 ; 2.542 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 2.531 ; 2.531 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 2.324 ; 2.324 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 2.464 ; 2.464 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 2.481 ; 2.481 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 2.351 ; 2.351 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 2.507 ; 2.507 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 2.542 ; 2.542 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 1.444 ; 1.444 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 1.494 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 2.520 ; 2.520 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 2.314 ; 2.314 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 2.501 ; 2.501 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 2.520 ; 2.520 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 2.504 ; 2.504 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 2.354 ; 2.354 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 2.495 ; 2.495 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 2.507 ; 2.507 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 2.397 ; 2.397 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 1.432 ; 1.432 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 2.587 ; 2.587 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 2.587 ; 2.587 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 2.433 ; 2.433 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 2.345 ; 2.345 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 2.526 ; 2.526 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 2.372 ; 2.372 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 2.350 ; 2.350 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 2.486 ; 2.486 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 2.343 ; 2.343 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 1.264 ; 1.264 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 1.494 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.154 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 2.858 ; 2.858 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 2.603 ; 2.603 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 1.479 ; 1.479 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 2.869 ; 2.869 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 1.479 ; 1.479 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 1.461 ; 1.461 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 2.531 ; 2.531 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 2.412 ; 2.412 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 2.441 ; 2.441 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 2.534 ; 2.534 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 1.471 ; 1.471 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 1.461 ; 1.461 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 1.461 ; 1.461 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 2.424 ; 2.424 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 2.424 ; 2.424 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 2.688 ; 2.688 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 1.463 ; 1.463 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 2.441 ; 2.441 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 2.441 ; 2.441 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 2.595 ; 2.595 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 2.539 ; 2.539 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 2.503 ; 2.503 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 2.645 ; 2.645 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 2.601 ; 2.601 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 2.640 ; 2.640 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 2.528 ; 2.528 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 2.631 ; 2.631 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 2.604 ; 2.604 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 2.489 ; 2.489 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 2.702 ; 2.702 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 2.719 ; 2.719 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 2.518 ; 2.518 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 2.612 ; 2.612 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 2.761 ; 2.761 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 3.697 ; 3.697 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 1.466 ; 1.466 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 3.697 ; 3.697 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 1.459 ; 1.459 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.154 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 2.900 ; 2.900 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 1.222 ; 1.222 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 1.456 ; 1.456 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 2.717 ; 2.717 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 2.419 ; 2.419 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 2.738 ; 2.738 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 2.634 ; 2.634 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 3.032 ; 3.032 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 3.508 ; 3.508 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 3.210 ; 3.210 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 2.419 ; 2.419 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 2.700 ; 2.700 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 2.610 ; 2.610 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 2.726 ; 2.726 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 2.717 ; 2.717 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 2.974 ; 2.974 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 2.814 ; 2.814 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 2.890 ; 2.890 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 2.610 ; 2.610 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 2.871 ; 2.871 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 2.600 ; 2.600 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 2.898 ; 2.898 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 2.868 ; 2.868 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 2.762 ; 2.762 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 2.600 ; 2.600 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 2.776 ; 2.776 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 2.641 ; 2.641 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 2.861 ; 2.861 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 3.026 ; 3.026 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 3.228 ; 3.228 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 3.129 ; 3.129 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 3.147 ; 3.147 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 3.152 ; 3.152 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 3.247 ; 3.247 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 3.164 ; 3.164 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 3.026 ; 3.026 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 2.463 ; 2.463 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 2.555 ; 2.555 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 2.584 ; 2.584 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 2.787 ; 2.787 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 2.714 ; 2.714 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 2.727 ; 2.727 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 2.583 ; 2.583 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 2.463 ; 2.463 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 2.865 ; 2.865 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 2.865 ; 2.865 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 3.178 ; 3.178 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 2.914 ; 2.914 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 3.126 ; 3.126 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 2.877 ; 2.877 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 2.963 ; 2.963 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 2.956 ; 2.956 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 2.513 ; 2.513 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 2.800 ; 2.800 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 2.645 ; 2.645 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 2.786 ; 2.786 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 2.513 ; 2.513 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 2.800 ; 2.800 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 2.832 ; 2.832 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 2.567 ; 2.567 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 2.503 ; 2.503 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 2.539 ; 2.539 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 2.705 ; 2.705 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 2.503 ; 2.503 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 2.548 ; 2.548 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 2.525 ; 2.525 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 2.774 ; 2.774 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 2.635 ; 2.635 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 1.857 ; 1.857 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 1.236 ; 1.236 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 2.531 ; 2.531 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 2.324 ; 2.324 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 2.464 ; 2.464 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 2.481 ; 2.481 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 2.351 ; 2.351 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 2.507 ; 2.507 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 2.542 ; 2.542 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 1.444 ; 1.444 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 1.494 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 2.314 ; 2.314 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 2.314 ; 2.314 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 2.501 ; 2.501 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 2.520 ; 2.520 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 2.504 ; 2.504 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 2.354 ; 2.354 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 2.495 ; 2.495 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 2.507 ; 2.507 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 2.397 ; 2.397 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 1.432 ; 1.432 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 2.343 ; 2.343 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 2.587 ; 2.587 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 2.433 ; 2.433 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 2.345 ; 2.345 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 2.526 ; 2.526 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 2.372 ; 2.372 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 2.350 ; 2.350 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 2.486 ; 2.486 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 2.343 ; 2.343 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 1.264 ; 1.264 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 1.494 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.309 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.309 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.568 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.372 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.438 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.578 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.309 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.568 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.438 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.578 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.309 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.550 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.572 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.592 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.309 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.540 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.592 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.309 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.309 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.568 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.372 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.438 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.578 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.309 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.568 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.438 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.578 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.309 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.550 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.572 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.592 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.309 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.540 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.592 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.309     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.309     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.568     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.372     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.438     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.578     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.309     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.568     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.438     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.578     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.309     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.550     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.572     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.592     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.309     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.540     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.592     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.309     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.309     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.568     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.372     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.438     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.578     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.309     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.568     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.438     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.578     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.309     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.550     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.572     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.592     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.309     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.540     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.592     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                             ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                               ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                    ; -0.972 ; 0.215 ; -1.147   ; 0.582   ; 1.623               ;
;  altera_reserved_tck                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  fpga_clk                                                           ; 14.117 ; 0.215 ; 16.023   ; 1.744   ; 7.620               ;
;  global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; -0.972 ; 0.215 ; -1.147   ; 1.768   ; 1.623               ;
;  global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.640  ; 0.215 ; -0.823   ; 0.584   ; 2.620               ;
;  global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 2.790  ; 0.215 ; 0.892    ; 0.582   ; 10.373              ;
; Design-wide TNS                                                     ; -5.449 ; 0.0   ; -3.117   ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  fpga_clk                                                           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; -5.449 ; 0.000 ; -2.294   ; 0.000   ; 0.000               ;
;  global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; -0.823   ; 0.000   ; 0.000               ;
;  global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; down           ; fpga_clk   ; 4.268  ; 4.268  ; Rise       ; fpga_clk                                                           ;
; fpga_rst       ; fpga_clk   ; -0.745 ; -0.745 ; Rise       ; fpga_clk                                                           ;
; left           ; fpga_clk   ; 0.079  ; 0.079  ; Rise       ; fpga_clk                                                           ;
; right          ; fpga_clk   ; 0.092  ; 0.092  ; Rise       ; fpga_clk                                                           ;
; up             ; fpga_clk   ; 4.198  ; 4.198  ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; 1.117  ; 1.117  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; 1.087  ; 1.087  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; 1.094  ; 1.094  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; 1.056  ; 1.056  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; 1.097  ; 1.097  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; 1.102  ; 1.102  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; 1.086  ; 1.086  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; 1.094  ; 1.094  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; 1.097  ; 1.097  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; 1.102  ; 1.102  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; 1.086  ; 1.086  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; 1.082  ; 1.082  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; 1.097  ; 1.097  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; 1.114  ; 1.114  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; 1.087  ; 1.087  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; 1.072  ; 1.072  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; 1.117  ; 1.117  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; down           ; fpga_clk   ; 7.244  ; 7.244  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; left           ; fpga_clk   ; 3.616  ; 3.616  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; right          ; fpga_clk   ; 3.525  ; 3.525  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_in ; fpga_clk   ; 1.166  ; 1.166  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; up             ; fpga_clk   ; 7.203  ; 7.203  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; down           ; fpga_clk   ; -2.014 ; -2.014 ; Rise       ; fpga_clk                                                           ;
; fpga_rst       ; fpga_clk   ; 1.357  ; 1.357  ; Rise       ; fpga_clk                                                           ;
; left           ; fpga_clk   ; 0.476  ; 0.476  ; Rise       ; fpga_clk                                                           ;
; right          ; fpga_clk   ; 0.414  ; 0.414  ; Rise       ; fpga_clk                                                           ;
; up             ; fpga_clk   ; -2.108 ; -2.108 ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; -0.585 ; -0.585 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; -0.616 ; -0.616 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; -0.623 ; -0.623 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; -0.585 ; -0.585 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; -0.626 ; -0.626 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; -0.631 ; -0.631 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; -0.615 ; -0.615 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; -0.623 ; -0.623 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; -0.626 ; -0.626 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; -0.631 ; -0.631 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; -0.615 ; -0.615 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; -0.611 ; -0.611 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; -0.626 ; -0.626 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; -0.643 ; -0.643 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; -0.616 ; -0.616 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; -0.601 ; -0.601 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; -0.646 ; -0.646 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; down           ; fpga_clk   ; -3.507 ; -3.507 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; left           ; fpga_clk   ; -1.273 ; -1.273 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; right          ; fpga_clk   ; -1.266 ; -1.266 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_in ; fpga_clk   ; -0.749 ; -0.749 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; up             ; fpga_clk   ; -3.540 ; -3.540 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                     ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.868 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 5.702 ; 5.702 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 5.166 ; 5.166 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 3.005 ; 3.005 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 6.812 ; 6.812 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 3.005 ; 3.005 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 5.050 ; 5.050 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 4.826 ; 4.826 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 5.048 ; 5.048 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 4.789 ; 4.789 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 4.830 ; 4.830 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 5.050 ; 5.050 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 2.996 ; 2.996 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 2.986 ; 2.986 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 2.986 ; 2.986 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 5.321 ; 5.321 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 4.809 ; 4.809 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 5.321 ; 5.321 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 2.993 ; 2.993 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 5.457 ; 5.457 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 4.775 ; 4.775 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 5.138 ; 5.138 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 5.075 ; 5.075 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 4.932 ; 4.932 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 5.216 ; 5.216 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 5.151 ; 5.151 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 5.216 ; 5.216 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 4.971 ; 4.971 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 5.198 ; 5.198 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 5.160 ; 5.160 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 4.914 ; 4.914 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 5.376 ; 5.376 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 5.377 ; 5.377 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 4.962 ; 4.962 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 5.191 ; 5.191 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 5.457 ; 5.457 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 7.255 ; 7.255 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 2.991 ; 2.991 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 7.255 ; 7.255 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 2.985 ; 2.985 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.868 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 6.085 ; 6.085 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 2.614 ; 2.614 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 2.984 ; 2.984 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 6.343 ; 6.343 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 7.450 ; 7.450 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 6.168 ; 6.168 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 6.024 ; 6.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 6.600 ; 6.600 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 7.450 ; 7.450 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 7.000 ; 7.000 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 5.454 ; 5.454 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 6.149 ; 6.149 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 6.249 ; 6.249 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 5.853 ; 5.853 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 5.831 ; 5.831 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 6.233 ; 6.233 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 6.059 ; 6.059 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 6.249 ; 6.249 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 5.605 ; 5.605 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 5.984 ; 5.984 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 6.885 ; 6.885 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 6.885 ; 6.885 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 6.868 ; 6.868 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 6.613 ; 6.613 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 6.386 ; 6.386 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 6.624 ; 6.624 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 6.375 ; 6.375 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 6.857 ; 6.857 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 7.554 ; 7.554 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 7.528 ; 7.528 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 7.299 ; 7.299 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 7.319 ; 7.319 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 7.335 ; 7.335 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 7.554 ; 7.554 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 7.367 ; 7.367 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 7.078 ; 7.078 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 6.053 ; 6.053 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 5.550 ; 5.550 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 5.589 ; 5.589 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 6.053 ; 6.053 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 5.772 ; 5.772 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 5.782 ; 5.782 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 5.599 ; 5.599 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 5.264 ; 5.264 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 6.658 ; 6.658 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 5.993 ; 5.993 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 6.658 ; 6.658 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 6.057 ; 6.057 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 6.552 ; 6.552 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 6.050 ; 6.050 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 6.226 ; 6.226 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 6.214 ; 6.214 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 7.092 ; 7.092 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 6.770 ; 6.770 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 6.371 ; 6.371 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 6.700 ; 6.700 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 6.104 ; 6.104 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 7.025 ; 7.025 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 7.092 ; 7.092 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 6.284 ; 6.284 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 6.288 ; 6.288 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 5.786 ; 5.786 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 6.194 ; 6.194 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 5.757 ; 5.757 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 5.821 ; 5.821 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 5.738 ; 5.738 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 6.288 ; 6.288 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 6.009 ; 6.009 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 3.687 ; 3.687 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 2.626 ; 2.626 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 5.083 ; 5.083 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 4.987 ; 4.987 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 4.638 ; 4.638 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 5.055 ; 5.055 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 5.083 ; 5.083 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 4.780 ; 4.780 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 4.938 ; 4.938 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 5.000 ; 5.000 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 4.757 ; 4.757 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 2.968 ; 2.968 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 2.956 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 5.105 ; 5.105 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 4.619 ; 4.619 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 4.954 ; 4.954 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 4.971 ; 4.971 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 5.105 ; 5.105 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 4.794 ; 4.794 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 4.918 ; 4.918 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 4.937 ; 4.937 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 4.838 ; 4.838 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 2.955 ; 2.955 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 5.132 ; 5.132 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 5.132 ; 5.132 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 4.880 ; 4.880 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 4.778 ; 4.778 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 4.972 ; 4.972 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 4.808 ; 4.808 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 4.680 ; 4.680 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 4.929 ; 4.929 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 4.773 ; 4.773 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 2.658 ; 2.658 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 2.956 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.154 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 2.858 ; 2.858 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 2.603 ; 2.603 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 1.479 ; 1.479 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 2.869 ; 2.869 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 1.479 ; 1.479 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 1.461 ; 1.461 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 2.531 ; 2.531 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 2.412 ; 2.412 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 2.441 ; 2.441 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 2.534 ; 2.534 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 1.471 ; 1.471 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 1.461 ; 1.461 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 1.461 ; 1.461 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 2.424 ; 2.424 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 2.424 ; 2.424 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 2.688 ; 2.688 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 1.463 ; 1.463 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 2.441 ; 2.441 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 2.441 ; 2.441 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 2.595 ; 2.595 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 2.539 ; 2.539 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 2.503 ; 2.503 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 2.645 ; 2.645 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 2.601 ; 2.601 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 2.640 ; 2.640 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 2.528 ; 2.528 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 2.631 ; 2.631 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 2.604 ; 2.604 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 2.489 ; 2.489 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 2.702 ; 2.702 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 2.719 ; 2.719 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 2.518 ; 2.518 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 2.612 ; 2.612 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 2.761 ; 2.761 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 3.697 ; 3.697 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 1.466 ; 1.466 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 3.697 ; 3.697 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 1.459 ; 1.459 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.154 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 2.900 ; 2.900 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 1.222 ; 1.222 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 1.456 ; 1.456 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 2.717 ; 2.717 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 2.419 ; 2.419 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 2.738 ; 2.738 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 2.634 ; 2.634 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 3.032 ; 3.032 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 3.508 ; 3.508 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 3.210 ; 3.210 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 2.419 ; 2.419 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 2.700 ; 2.700 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 2.610 ; 2.610 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 2.726 ; 2.726 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 2.717 ; 2.717 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 2.974 ; 2.974 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 2.814 ; 2.814 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 2.890 ; 2.890 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 2.610 ; 2.610 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 2.871 ; 2.871 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 2.600 ; 2.600 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 2.898 ; 2.898 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 2.868 ; 2.868 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 2.762 ; 2.762 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 2.600 ; 2.600 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 2.776 ; 2.776 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 2.641 ; 2.641 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 2.861 ; 2.861 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 3.026 ; 3.026 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 3.228 ; 3.228 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 3.129 ; 3.129 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 3.147 ; 3.147 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 3.152 ; 3.152 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 3.247 ; 3.247 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 3.164 ; 3.164 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 3.026 ; 3.026 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 2.463 ; 2.463 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 2.555 ; 2.555 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 2.584 ; 2.584 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 2.787 ; 2.787 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 2.714 ; 2.714 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 2.727 ; 2.727 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 2.583 ; 2.583 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 2.463 ; 2.463 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 2.865 ; 2.865 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 2.865 ; 2.865 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 3.178 ; 3.178 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 2.914 ; 2.914 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 3.126 ; 3.126 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 2.877 ; 2.877 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 2.963 ; 2.963 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 2.956 ; 2.956 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 2.513 ; 2.513 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 2.800 ; 2.800 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 2.645 ; 2.645 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 2.786 ; 2.786 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 2.513 ; 2.513 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 2.800 ; 2.800 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 2.832 ; 2.832 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 2.567 ; 2.567 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 2.503 ; 2.503 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 2.539 ; 2.539 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 2.705 ; 2.705 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 2.503 ; 2.503 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 2.548 ; 2.548 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 2.525 ; 2.525 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 2.774 ; 2.774 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 2.635 ; 2.635 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 1.857 ; 1.857 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 1.236 ; 1.236 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 2.531 ; 2.531 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 2.324 ; 2.324 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 2.464 ; 2.464 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 2.481 ; 2.481 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 2.351 ; 2.351 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 2.507 ; 2.507 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 2.542 ; 2.542 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 1.444 ; 1.444 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 1.494 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 2.314 ; 2.314 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 2.314 ; 2.314 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 2.501 ; 2.501 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 2.520 ; 2.520 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 2.504 ; 2.504 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 2.354 ; 2.354 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 2.495 ; 2.495 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 2.507 ; 2.507 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 2.397 ; 2.397 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 1.432 ; 1.432 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 2.343 ; 2.343 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 2.587 ; 2.587 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 2.433 ; 2.433 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 2.345 ; 2.345 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 2.526 ; 2.526 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 2.372 ; 2.372 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 2.350 ; 2.350 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 2.486 ; 2.486 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 2.343 ; 2.343 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 1.264 ; 1.264 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 1.494 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                     ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                                           ; fpga_clk                                                           ; 2522     ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 19211    ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 186      ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 4        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 118209   ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 26       ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 31       ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 8110     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                                           ; fpga_clk                                                           ; 2522     ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 19211    ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 186      ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 4        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 118209   ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 26       ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 31       ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 8110     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                  ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                                           ; fpga_clk                                                           ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 602      ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 1428     ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 304      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                   ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                                           ; fpga_clk                                                           ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 602      ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 1428     ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 304      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 134   ; 134  ;
; Unconstrained Output Ports      ; 131   ; 131  ;
; Unconstrained Output Port Paths ; 321   ; 321  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Jul 03 02:59:38 2015
Info: Command: quartus_sta top_synthesis -c top_synthesis
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_7kl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe20|dffe21a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]} {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]} {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]} {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]}
Warning (332153): Family doesn't support jitter analysis.
Warning (332060): Node: vsync_dup_0 was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.972
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.972        -5.449 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     0.640         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     2.790         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):    14.117         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 fpga_clk 
    Info (332119):     0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is -1.147
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.147        -2.294 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):    -0.823        -0.823 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     0.892         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):    16.023         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 1.034
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.034         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):     1.036         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     3.088         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     3.482         0.000 fpga_clk 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     2.620         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     7.620         0.000 fpga_clk 
    Info (332119):    10.373         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: vsync_dup_0 was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 0.986
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.986         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     1.777         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     3.919         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):    17.332         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 fpga_clk 
    Info (332119):     0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 0.192
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.192         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     0.608         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     2.491         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):    18.038         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 0.582
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.582         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):     0.584         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     1.744         0.000 fpga_clk 
    Info (332119):     1.768         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     2.620         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     7.620         0.000 fpga_clk 
    Info (332119):    10.373         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 517 megabytes
    Info: Processing ended: Fri Jul 03 02:59:47 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:04


