module test_pll(clk, rst, pll_clk)

input clk;
input rst;
output pll_clk;

pll (
	areset,
	inclk0,
	c0,
	locked);

endmodule