

================================================================
== Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4'
================================================================
* Date:           Wed Jan 17 08:24:14 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.034 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_453_4  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_10 = alloca i32 1"   --->   Operation 5 'alloca' 'j_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%surrTile_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %surrTile"   --->   Operation 6 'read' 'surrTile_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shape_idx_load_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %shape_idx_load"   --->   Operation 7 'read' 'shape_idx_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%CGRA_NumTiles_shapes_values_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %CGRA_NumTiles_shapes_values_load"   --->   Operation 8 'read' 'CGRA_NumTiles_shapes_values_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %j_10"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = load i4 %j_10" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 11 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.96ns)   --->   "%icmp_ln453 = icmp_ult  i4 %j, i4 %CGRA_NumTiles_shapes_values_load_read" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 13 'icmp' 'icmp_ln453' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.99ns)   --->   "%j_12 = add i4 %j, i4 1" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 14 'add' 'j_12' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%br_ln453 = br i1 %icmp_ln453, void %.loopexit25.loopexit.exitStub, void %.split36" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 15 'br' 'br_ln453' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load_read, i4 %j" [DynMap/DynMap_4HLS.cpp:454]   --->   Operation 16 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln454 = zext i9 %tmp_s" [DynMap/DynMap_4HLS.cpp:454]   --->   Operation 17 'zext' 'zext_ln454' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%allocated_tiles_shapes_values_addr = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %zext_ln454" [DynMap/DynMap_4HLS.cpp:454]   --->   Operation 18 'getelementptr' 'allocated_tiles_shapes_values_addr' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:454]   --->   Operation 19 'load' 'allocated_tiles_shapes_values_load' <Predicate = (icmp_ln453)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>

State 2 <SV = 1> <Delay = 5.03>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln451 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [DynMap/DynMap_4HLS.cpp:451]   --->   Operation 20 'specloopname' 'specloopname_ln451' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:454]   --->   Operation 21 'load' 'allocated_tiles_shapes_values_load' <Predicate = (icmp_ln453)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>
ST_2 : Operation 22 [1/1] (0.96ns)   --->   "%icmp_ln454 = icmp_eq  i4 %surrTile_read, i4 %allocated_tiles_shapes_values_load" [DynMap/DynMap_4HLS.cpp:454]   --->   Operation 22 'icmp' 'icmp_ln454' <Predicate = (icmp_ln453)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.29ns)   --->   "%br_ln454 = br i1 %icmp_ln454, void, void %.loopexit25.loopexit.exitStub" [DynMap/DynMap_4HLS.cpp:454]   --->   Operation 23 'br' 'br_ln454' <Predicate = (icmp_ln453)> <Delay = 1.29>
ST_2 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln453 = store i4 %j_12, i4 %j_10" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 24 'store' 'store_ln453' <Predicate = (icmp_ln453 & !icmp_ln454)> <Delay = 1.29>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = (icmp_ln453 & !icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void, i1 0, void %.split36"   --->   Operation 26 'phi' 'merge' <Predicate = (icmp_ln454) | (!icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln454) | (!icmp_ln453)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.77ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j', DynMap/DynMap_4HLS.cpp:453) on local variable 'j' [12]  (0 ns)
	'getelementptr' operation ('allocated_tiles_shapes_values_addr', DynMap/DynMap_4HLS.cpp:454) [21]  (0 ns)
	'load' operation ('allocated_tiles_shapes_values_load', DynMap/DynMap_4HLS.cpp:454) on array 'allocated_tiles_shapes_values' [22]  (2.77 ns)

 <State 2>: 5.03ns
The critical path consists of the following:
	'load' operation ('allocated_tiles_shapes_values_load', DynMap/DynMap_4HLS.cpp:454) on array 'allocated_tiles_shapes_values' [22]  (2.77 ns)
	'icmp' operation ('icmp_ln454', DynMap/DynMap_4HLS.cpp:454) [23]  (0.965 ns)
	multiplexor before 'phi' operation ('merge') [29]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
