Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Tue Jan  3 00:21:10 2017
| Host         : ubuntu running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xcku035fbva676-3
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2074 |     0 |    203128 |  1.02 |
|   LUT as Logic             | 1897 |     0 |    203128 |  0.93 |
|   LUT as Memory            |  177 |     0 |    112800 |  0.16 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |  177 |     0 |           |       |
| CLB Registers              | 2923 |     0 |    406256 |  0.72 |
|   Register as Flip Flop    | 2905 |     0 |    406256 |  0.72 |
|   Register as Latch        |   18 |     0 |    406256 | <0.01 |
| CARRY8                     |  134 |     0 |     30300 |  0.44 |
| F7 Muxes                   |   15 |     0 |    121200 |  0.01 |
| F8 Muxes                   |    0 |     0 |     60600 |  0.00 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 20    |          Yes |           - |          Set |
| 62    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 2841  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |  544 |     0 |     30300 |  1.80 |
|   CLBL                                    |  257 |     0 |           |       |
|   CLBM                                    |  287 |     0 |           |       |
| LUT as Logic                              | 1897 |     0 |    203128 |  0.93 |
|   using O5 output only                    |   10 |       |           |       |
|   using O6 output only                    | 1500 |       |           |       |
|   using O5 and O6                         |  387 |       |           |       |
| LUT as Memory                             |  177 |     0 |    112800 |  0.16 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |  177 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |  139 |       |           |       |
|     using O5 and O6                       |   38 |       |           |       |
| LUT Flip Flop Pairs                       |  929 |     0 |    203128 |  0.46 |
|   fully used LUT-FF pairs                 |  143 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  723 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  712 |       |           |       |
| Unique Control Sets                       |   90 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 58.5 |     0 |       540 | 10.83 |
|   RAMB36/FIFO*    |    0 |     0 |       540 |  0.00 |
|   RAMB18          |  117 |     0 |      1080 | 10.83 |
|     RAMB18E2 only |  117 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1700 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   76 |     0 |       312 | 24.36 |
| HPIOB            |    0 |     0 |       208 |  0.00 |
| HRIO             |   76 |     0 |       104 | 73.08 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    5 |       |           |       |
|   BIDIR          |   69 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       480 |  0.42 |
|   BUFGCE             |    2 |     0 |       240 |  0.83 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         4 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |         8 |  0.00 |
| PCIE_3_1        |    0 |     0 |         2 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 2841 |            Register |
| LUT3       |  686 |                 CLB |
| LUT6       |  529 |                 CLB |
| LUT2       |  449 |                 CLB |
| LUT5       |  230 |                 CLB |
| LUT4       |  227 |                 CLB |
| LUT1       |  163 |                 CLB |
| SRL16E     |  151 |                 CLB |
| CARRY8     |  134 |                 CLB |
| RAMB18E2   |  117 |           Block Ram |
| INBUF      |   70 |                 I/O |
| IBUFCTRL   |   70 |              Others |
| OBUFT      |   65 |                 I/O |
| SRLC32E    |   64 |                 CLB |
| FDCE       |   44 |            Register |
| FDPE       |   20 |            Register |
| LDCE       |   18 |            Register |
| MUXF7      |   15 |                 CLB |
| OBUF       |    5 |                 I/O |
| BUFGCE     |    2 |               Clock |
| MMCME3_ADV |    1 |               Clock |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------+------+
|   Ref Name   | Used |
+--------------+------+
| FDCPE_OPT_9  |    1 |
| FDCPE_OPT_8  |    1 |
| FDCPE_OPT_7  |    1 |
| FDCPE_OPT_6  |    1 |
| FDCPE_OPT_5  |    1 |
| FDCPE_OPT_4  |    1 |
| FDCPE_OPT_3  |    1 |
| FDCPE_OPT_2  |    1 |
| FDCPE_OPT_17 |    1 |
| FDCPE_OPT_16 |    1 |
| FDCPE_OPT_15 |    1 |
| FDCPE_OPT_14 |    1 |
| FDCPE_OPT_13 |    1 |
| FDCPE_OPT_12 |    1 |
| FDCPE_OPT_11 |    1 |
| FDCPE_OPT_10 |    1 |
| FDCPE_OPT_1  |    1 |
| FDCPE_OPT    |    1 |
+--------------+------+


