-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

-- DATE "05/10/2020 00:53:25"

-- 
-- Device: Altera 5CSEMA4U23C6 Package UFBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	de0nanoson IS
    PORT (
	clk : IN std_logic;
	ADC_CONVST : BUFFER std_logic;
	ADC_SCK : BUFFER std_logic;
	ADC_SDI : BUFFER std_logic;
	ADC_SDO : IN std_logic;
	ECHANTE : BUFFER std_logic;
	ECHANTS : BUFFER std_logic;
	measure_done : BUFFER std_logic;
	start_trait : BUFFER std_logic;
	fin_trait : BUFFER std_logic;
	button_rst : IN std_logic;
	SCL : BUFFER std_logic;
	SDA : BUFFER std_logic;
	led_acq_cnt_read : BUFFER std_logic;
	led_acq_cnt_write : BUFFER std_logic;
	led_out_cnt_read : BUFFER std_logic;
	led_out_cnt_write : BUFFER std_logic;
	button_acq : IN std_logic;
	button_trt : IN std_logic;
	button_res : IN std_logic
	);
END de0nanoson;

-- Design Ports Information
-- ADC_CONVST	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ADC_SCK	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ADC_SDI	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ECHANTE	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ECHANTS	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- measure_done	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- start_trait	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- fin_trait	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- led_acq_cnt_read	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- led_acq_cnt_write	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- led_out_cnt_read	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- led_out_cnt_write	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SCL	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SDA	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- clk	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- button_rst	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- button_trt	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- button_acq	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- button_res	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_SDO	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF de0nanoson IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_ADC_CONVST : std_logic;
SIGNAL ww_ADC_SCK : std_logic;
SIGNAL ww_ADC_SDI : std_logic;
SIGNAL ww_ADC_SDO : std_logic;
SIGNAL ww_ECHANTE : std_logic;
SIGNAL ww_ECHANTS : std_logic;
SIGNAL ww_measure_done : std_logic;
SIGNAL ww_start_trait : std_logic;
SIGNAL ww_fin_trait : std_logic;
SIGNAL ww_button_rst : std_logic;
SIGNAL ww_SCL : std_logic;
SIGNAL ww_SDA : std_logic;
SIGNAL ww_led_acq_cnt_read : std_logic;
SIGNAL ww_led_acq_cnt_write : std_logic;
SIGNAL ww_led_out_cnt_read : std_logic;
SIGNAL ww_led_out_cnt_write : std_logic;
SIGNAL ww_button_acq : std_logic;
SIGNAL ww_button_trt : std_logic;
SIGNAL ww_button_res : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SCL~input_o\ : std_logic;
SIGNAL \SDA~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \button_rst~input_o\ : std_logic;
SIGNAL \instance_DAC|Add0~13_sumout\ : std_logic;
SIGNAL \instance_DAC|Add0~14\ : std_logic;
SIGNAL \instance_DAC|Add0~17_sumout\ : std_logic;
SIGNAL \instance_DAC|count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_DAC|count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_DAC|Add0~18\ : std_logic;
SIGNAL \instance_DAC|Add0~21_sumout\ : std_logic;
SIGNAL \instance_DAC|count~4_combout\ : std_logic;
SIGNAL \instance_DAC|count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_DAC|Add0~22\ : std_logic;
SIGNAL \instance_DAC|Add0~25_sumout\ : std_logic;
SIGNAL \instance_DAC|count~3_combout\ : std_logic;
SIGNAL \instance_DAC|Add0~26\ : std_logic;
SIGNAL \instance_DAC|Add0~9_sumout\ : std_logic;
SIGNAL \instance_DAC|count~2_combout\ : std_logic;
SIGNAL \instance_DAC|Add0~10\ : std_logic;
SIGNAL \instance_DAC|Add0~5_sumout\ : std_logic;
SIGNAL \instance_DAC|count~1_combout\ : std_logic;
SIGNAL \instance_DAC|Equal0~0_combout\ : std_logic;
SIGNAL \instance_DAC|Add0~6\ : std_logic;
SIGNAL \instance_DAC|Add0~1_sumout\ : std_logic;
SIGNAL \instance_DAC|count~0_combout\ : std_logic;
SIGNAL \instance_DAC|data_clk~3_combout\ : std_logic;
SIGNAL \instance_DAC|Equal0~1_combout\ : std_logic;
SIGNAL \instance_DAC|data_clk~2_combout\ : std_logic;
SIGNAL \instance_DAC|LessThan1~0_combout\ : std_logic;
SIGNAL \instance_DAC|data_clk~1_combout\ : std_logic;
SIGNAL \instance_DAC|LessThan1~1_combout\ : std_logic;
SIGNAL \instance_DAC|data_clk~4_combout\ : std_logic;
SIGNAL \instance_DAC|data_clk~q\ : std_logic;
SIGNAL \instance_DAC|bit_cnt[0]~0_combout\ : std_logic;
SIGNAL \instance_DAC|Selector17~0_combout\ : std_logic;
SIGNAL \instance_block_v1|cycle_enable[0]~5_combout\ : std_logic;
SIGNAL \instance_block_v1|Add1~9_sumout\ : std_logic;
SIGNAL \instance_block_v1|data_clk_cycle~1_combout\ : std_logic;
SIGNAL \instance_block_v1|Add1~10\ : std_logic;
SIGNAL \instance_block_v1|Add1~5_sumout\ : std_logic;
SIGNAL \instance_block_v1|Add1~6\ : std_logic;
SIGNAL \instance_block_v1|Add1~1_sumout\ : std_logic;
SIGNAL \instance_block_v1|data_clk_cycle~0_combout\ : std_logic;
SIGNAL \instance_block_v1|Add1~2\ : std_logic;
SIGNAL \instance_block_v1|Add1~25_sumout\ : std_logic;
SIGNAL \instance_block_v1|data_clk_cycle[1]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|data_clk_cycle~5_combout\ : std_logic;
SIGNAL \instance_block_v1|Add1~26\ : std_logic;
SIGNAL \instance_block_v1|Add1~21_sumout\ : std_logic;
SIGNAL \instance_block_v1|data_clk_cycle~4_combout\ : std_logic;
SIGNAL \instance_block_v1|Add1~22\ : std_logic;
SIGNAL \instance_block_v1|Add1~17_sumout\ : std_logic;
SIGNAL \instance_block_v1|data_clk_cycle~3_combout\ : std_logic;
SIGNAL \instance_block_v1|Add1~18\ : std_logic;
SIGNAL \instance_block_v1|Add1~13_sumout\ : std_logic;
SIGNAL \instance_block_v1|data_clk_cycle~2_combout\ : std_logic;
SIGNAL \instance_block_v1|Equal0~0_combout\ : std_logic;
SIGNAL \instance_block_v1|Equal0~1_combout\ : std_logic;
SIGNAL \instance_block_v1|cycle_enable[1]~4_combout\ : std_logic;
SIGNAL \instance_block_v1|cycle_enable[2]~3_combout\ : std_logic;
SIGNAL \instance_block_v1|Equal1~0_combout\ : std_logic;
SIGNAL \instance_block_v1|cycle_enable[3]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|cycle_enable[4]~1_combout\ : std_logic;
SIGNAL \instance_block_v1|cycle_enable~0_combout\ : std_logic;
SIGNAL \instance_block_v1|cycle_enable~2_combout\ : std_logic;
SIGNAL \instance_block_v1|LessThan0~0_combout\ : std_logic;
SIGNAL \instance_DAC|Add1~0_combout\ : std_logic;
SIGNAL \instance_DAC|state~16_combout\ : std_logic;
SIGNAL \instance_DAC|state.slv_ack2~q\ : std_logic;
SIGNAL \instance_DAC|Selector13~0_combout\ : std_logic;
SIGNAL \instance_DAC|state.stop~feeder_combout\ : std_logic;
SIGNAL \instance_DAC|state.stop~q\ : std_logic;
SIGNAL \instance_DAC|Selector8~0_combout\ : std_logic;
SIGNAL \instance_DAC|state.ready~q\ : std_logic;
SIGNAL \instance_DAC|Selector9~0_combout\ : std_logic;
SIGNAL \instance_DAC|state.start~q\ : std_logic;
SIGNAL \instance_DAC|Selector10~0_combout\ : std_logic;
SIGNAL \instance_DAC|state.command~q\ : std_logic;
SIGNAL \instance_DAC|state~18_combout\ : std_logic;
SIGNAL \instance_DAC|state.slv_ack1~q\ : std_logic;
SIGNAL \instance_DAC|Selector11~0_combout\ : std_logic;
SIGNAL \instance_DAC|state.wr1~feeder_combout\ : std_logic;
SIGNAL \instance_DAC|state.wr1~q\ : std_logic;
SIGNAL \instance_DAC|Selector12~0_combout\ : std_logic;
SIGNAL \instance_DAC|state.wr2~q\ : std_logic;
SIGNAL \instance_DAC|WideOr8~0_combout\ : std_logic;
SIGNAL \instance_DAC|state~17_combout\ : std_logic;
SIGNAL \instance_DAC|state.slv_ack3~q\ : std_logic;
SIGNAL \instance_DAC|state.slv_ack2~DUPLICATE_q\ : std_logic;
SIGNAL \instance_DAC|Selector14~0_combout\ : std_logic;
SIGNAL \instance_DAC|scl_ena~q\ : std_logic;
SIGNAL \instance_DAC|data_clk~0_combout\ : std_logic;
SIGNAL \instance_DAC|scl_clk~0_combout\ : std_logic;
SIGNAL \instance_DAC|scl_clk~q\ : std_logic;
SIGNAL \instance_DAC|scl~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~41_sumout\ : std_logic;
SIGNAL \button_acq~input_o\ : std_logic;
SIGNAL \button_res~input_o\ : std_logic;
SIGNAL \button_trt~input_o\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~41_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~45_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~46\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~49_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~50\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~25_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~26\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~29_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~30\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~33_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~34\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~37_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Equal0~3_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~38\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~5_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~6\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~9_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~10\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~14\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~17_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~18\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~21_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~22\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~41_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~42\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~1_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add0~13_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Equal0~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Equal0~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Equal0~2_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|count[0]~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~42\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~45_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~46\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~49_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~50\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~54\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~57_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~58\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~61_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~62\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~29_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~30\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~33_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~34\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~37_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~38\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~17_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~18\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~21_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~22\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~25_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Equal1~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Equal1~4_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Equal1~2_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~26\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~5_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~6\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~9_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~10\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~13_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~6\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~9_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~10\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~13_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Equal1~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Equal1~3_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Equal1~5_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~14\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~1_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~14\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~1_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|count[0]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|Add1~53_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|Equal0~5_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|Equal0~0_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|Equal0~4_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|Equal0~1_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|Equal0~3_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|Equal0~2_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|Equal0~6_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state~10_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state.trt~q\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state~15_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state~16_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state.rst~q\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state.async_rst~1_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state~14_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state.rdy~q\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state~11_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state.acq~q\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~29_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~30\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~33_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~34\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~37_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~38\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~41_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~42\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~45_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~46\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~49_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~50\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~9_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~10\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~13_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~14\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~17_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~18\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~21_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~22\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~25_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Equal0~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Equal0~2_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~26\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~1_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~2\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add0~5_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Equal0~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|count[11]~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Equal1~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Equal1~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Equal1~2_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|count[11]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~42\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~45_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~46\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~49_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~50\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~53_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~54\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~57_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~58\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~61_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~62\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~29_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~30\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~33_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~34\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~37_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~38\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~17_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~18\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~21_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~22\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~25_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~26\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|Add1~5_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~41_sumout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state.async_rst~2_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~45_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~46\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~49_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~50\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~25_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~26\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~29_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~30\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~33_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~34\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~37_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~38\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~5_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~6\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~9_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~10\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~13_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~14\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~17_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~18\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~21_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~22\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~41_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Equal0~3_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Equal0~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|cycles[0]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~42\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add0~1_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Equal0~1_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Equal0~2_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|count[9]~1_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~42\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~45_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~46\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~49_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~50\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~53_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~54\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~57_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~58\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~61_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~62\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~29_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~30\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~33_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~34\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~37_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~38\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~17_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~18\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~21_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~22\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~25_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~26\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~5_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~6\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~9_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~10\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~13_sumout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|Equal1~1_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|Equal1~4_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|Equal1~0_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|Equal1~2_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|Equal1~3_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|Equal1~5_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|Equal1~6_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state~12_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state~13_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state.res~q\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state.async_rst~0_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|state.async_rst~q\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Equal1~1_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Equal1~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Equal1~2_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Equal1~3_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Equal1~4_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Equal1~5_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|count[9]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~14\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|Add1~1_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|count[15]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\ : std_logic;
SIGNAL \ADC_SDO~input_o\ : std_logic;
SIGNAL \instance_ADC2|reg_data[0]~feeder_combout\ : std_logic;
SIGNAL \instance_ADC2|Add0~41_sumout\ : std_logic;
SIGNAL \instance_ADC2|cpt[0]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|Add0~42\ : std_logic;
SIGNAL \instance_ADC2|Add0~45_sumout\ : std_logic;
SIGNAL \instance_ADC2|cpt[1]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|Add0~46\ : std_logic;
SIGNAL \instance_ADC2|Add0~9_sumout\ : std_logic;
SIGNAL \instance_ADC2|cpt[2]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|Add0~10\ : std_logic;
SIGNAL \instance_ADC2|Add0~49_sumout\ : std_logic;
SIGNAL \instance_ADC2|cpt[3]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|Add0~50\ : std_logic;
SIGNAL \instance_ADC2|Add0~1_sumout\ : std_logic;
SIGNAL \instance_ADC2|cpt[4]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|Add0~2\ : std_logic;
SIGNAL \instance_ADC2|Add0~14\ : std_logic;
SIGNAL \instance_ADC2|Add0~5_sumout\ : std_logic;
SIGNAL \instance_ADC2|Add0~6\ : std_logic;
SIGNAL \instance_ADC2|Add0~29_sumout\ : std_logic;
SIGNAL \instance_ADC2|cpt[7]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|Add0~30\ : std_logic;
SIGNAL \instance_ADC2|Add0~33_sumout\ : std_logic;
SIGNAL \instance_ADC2|Add0~34\ : std_logic;
SIGNAL \instance_ADC2|Add0~25_sumout\ : std_logic;
SIGNAL \instance_ADC2|Add0~26\ : std_logic;
SIGNAL \instance_ADC2|Add0~21_sumout\ : std_logic;
SIGNAL \instance_ADC2|cpt[10]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|Add0~22\ : std_logic;
SIGNAL \instance_ADC2|Add0~17_sumout\ : std_logic;
SIGNAL \instance_ADC2|Add0~18\ : std_logic;
SIGNAL \instance_ADC2|Add0~37_sumout\ : std_logic;
SIGNAL \instance_ADC2|Equal0~1_combout\ : std_logic;
SIGNAL \instance_ADC2|Equal0~2_combout\ : std_logic;
SIGNAL \instance_ADC2|Equal0~3_combout\ : std_logic;
SIGNAL \instance_ADC2|cpt[5]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|Add0~13_sumout\ : std_logic;
SIGNAL \instance_ADC2|Equal0~0_combout\ : std_logic;
SIGNAL \instance_ADC2|Equal1~1_combout\ : std_logic;
SIGNAL \instance_ADC2|Equal1~0_combout\ : std_logic;
SIGNAL \instance_ADC2|Equal1~2_combout\ : std_logic;
SIGNAL \instance_ADC2|Equal3~0_combout\ : std_logic;
SIGNAL \instance_ADC2|Equal2~0_combout\ : std_logic;
SIGNAL \instance_ADC2|cpt[6]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|Equal4~0_combout\ : std_logic;
SIGNAL \instance_ADC2|NextState.mesure_faite~0_combout\ : std_logic;
SIGNAL \instance_ADC2|CurrentState.mesure_faite~q\ : std_logic;
SIGNAL \instance_ADC2|Selector0~0_combout\ : std_logic;
SIGNAL \instance_ADC2|CurrentState.attenteFE~q\ : std_logic;
SIGNAL \instance_ADC2|Selector1~0_combout\ : std_logic;
SIGNAL \instance_ADC2|CurrentState.CONVST~q\ : std_logic;
SIGNAL \instance_ADC2|Selector2~0_combout\ : std_logic;
SIGNAL \instance_ADC2|CurrentState.TCONV~q\ : std_logic;
SIGNAL \instance_ADC2|Equal4~1_combout\ : std_logic;
SIGNAL \instance_ADC2|Selector3~0_combout\ : std_logic;
SIGNAL \instance_ADC2|CurrentState.trame~q\ : std_logic;
SIGNAL \instance_ADC2|reg_data[2]~feeder_combout\ : std_logic;
SIGNAL \instance_ADC2|reg_data[3]~feeder_combout\ : std_logic;
SIGNAL \instance_ADC2|reg_data[5]~feeder_combout\ : std_logic;
SIGNAL \instance_ADC2|reg_data[6]~feeder_combout\ : std_logic;
SIGNAL \instance_ADC2|reg_data[7]~feeder_combout\ : std_logic;
SIGNAL \instance_ADC2|reg_data[8]~feeder_combout\ : std_logic;
SIGNAL \instance_ADC2|reg_data[9]~feeder_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_ADC2|reg_data[11]~feeder_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_DAC|Mux3~2_combout\ : std_logic;
SIGNAL \instance_DAC|Selector15~1_combout\ : std_logic;
SIGNAL \instance_DAC|Mux2~4_combout\ : std_logic;
SIGNAL \instance_DAC|Selector15~3_combout\ : std_logic;
SIGNAL \instance_DAC|Selector15~2_combout\ : std_logic;
SIGNAL \instance_DAC|Selector15~4_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_DAC|Mux2~2_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_DAC|Mux2~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_DAC|Mux2~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_DAC|Mux2~3_combout\ : std_logic;
SIGNAL \instance_DAC|Mux4~0_combout\ : std_logic;
SIGNAL \instance_DAC|Mux3~0_combout\ : std_logic;
SIGNAL \instance_DAC|Mux3~1_combout\ : std_logic;
SIGNAL \instance_DAC|Selector15~0_combout\ : std_logic;
SIGNAL \instance_DAC|Selector15~5_combout\ : std_logic;
SIGNAL \instance_DAC|sda_int~0_combout\ : std_logic;
SIGNAL \instance_DAC|sda_int~q\ : std_logic;
SIGNAL \instance_DAC|Selector19~0_combout\ : std_logic;
SIGNAL \instance_ADC2|CurrentState.CONVST~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|ADC_SCK~0_combout\ : std_logic;
SIGNAL \instance_ADC2|reg_cmd[4]~2_combout\ : std_logic;
SIGNAL \instance_ADC2|reg_cmd~4_combout\ : std_logic;
SIGNAL \instance_ADC2|reg_cmd~3_combout\ : std_logic;
SIGNAL \instance_ADC2|reg_cmd~1_combout\ : std_logic;
SIGNAL \instance_ADC2|reg_cmd~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \instance_block_v1|data_clk_cycle\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \instance_block_v1|cycle_enable\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \instance_DAC|bit_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \instance_ADC2|cpt\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \instance_block_v1|acq_cnt_read|count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \instance_block_v1|out_cnt_read|count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \instance_block_v1|ctr_unit|s_sample_stop\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \instance_block_v1|acq_cnt_write|count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \instance_block_v1|acq_cnt_read|cycles\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|out_cnt_read|cycles\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_ADC2|reg_data\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \instance_DAC|data_tx\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \instance_block_v1|acq_cnt_write|cycles\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_ADC2|reg_cmd\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \instance_DAC|count\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|ALT_INV_data_clk_cycle[1]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|ALT_INV_cycle_enable[3]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_state.slv_ack2~DUPLICATE_q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_count[6]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_count[11]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_count[15]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_count[6]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_count[15]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_count[15]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_cpt[3]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_cpt[1]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_cpt[0]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_cpt[7]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_cpt[10]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_cpt[5]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_cpt[2]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_cpt[6]~DUPLICATE_q\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_cpt[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_ADC_SDO~input_o\ : std_logic;
SIGNAL \ALT_INV_button_res~input_o\ : std_logic;
SIGNAL \ALT_INV_button_acq~input_o\ : std_logic;
SIGNAL \ALT_INV_button_trt~input_o\ : std_logic;
SIGNAL \ALT_INV_clk~input_o\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_reg_data\ : std_logic_vector(10 DOWNTO 1);
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w11_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w10_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w9_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w8_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w7_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w6_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w5_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w4_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w3_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w2_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w1_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w0_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w11_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w10_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w9_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w8_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Selector11~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w7_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w6_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w5_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w4_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w3_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w2_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w1_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w0_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \instance_block_v1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \instance_block_v1|ALT_INV_data_clk_cycle\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \instance_block_v1|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_reg_cmd\ : std_logic_vector(5 DOWNTO 1);
SIGNAL \instance_DAC|ALT_INV_Selector13~0_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Selector15~4_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Selector15~3_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_state.command~q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_state.slv_ack1~q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Selector15~2_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Selector15~1_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_data_tx\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \instance_DAC|ALT_INV_state.wr1~q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Selector15~0_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_state.wr2~q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_bit_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \instance_DAC|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_state.ready~q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_data_clk~3_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_data_clk~2_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_data_clk~1_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_count~0_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_state.slv_ack3~q\ : std_logic;
SIGNAL \instance_block_v1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \instance_block_v1|ALT_INV_cycle_enable\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \instance_DAC|ALT_INV_state.slv_ack2~q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_data_clk~0_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_count\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_count\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a87~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a75~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a63~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a51~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a38~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a86~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a74~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a62~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a50~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a37~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a85~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a73~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a61~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a49~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a36~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a84~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a72~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a60~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a48~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_cycles\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_DAC|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_cycles\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_cycles\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_state.res~q\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_state.acq~q\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_state.trt~q\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_CurrentState.mesure_faite~q\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_CurrentState.trame~q\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_CurrentState.CONVST~q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_Selector15~5_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a47~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a35~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a95~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a83~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a71~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a59~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a46~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a34~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a94~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a82~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a70~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a58~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a45~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a33~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a93~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a81~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a69~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a57~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a44~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a32~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a92~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a80~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a68~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a56~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a43~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a91~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a79~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a67~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a55~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a42~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a90~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a78~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a66~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a54~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a41~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a89~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a77~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a65~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a53~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a40~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a88~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a76~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a64~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a52~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a39~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a87~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a75~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a63~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a51~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a38~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a86~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a74~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a62~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a50~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a37~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a85~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a73~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a61~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a49~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a36~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a84~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a72~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a60~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a48~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \instance_block_v1|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \instance_block_v1|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \instance_block_v1|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \instance_block_v1|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \instance_block_v1|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a47~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a35~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a95~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a83~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a71~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a59~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a46~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a34~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a94~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a82~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a70~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a58~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a45~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a33~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a93~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a81~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a69~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a57~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a44~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a32~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a92~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a80~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a68~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a56~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a43~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a91~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a79~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a67~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a55~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a42~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a90~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a78~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a66~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a54~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a41~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a89~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a77~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a65~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a53~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a40~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a88~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a76~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a64~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a52~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a39~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_write|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_state.stop~q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_sda_int~q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_state.start~q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_data_clk~q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_scl_ena~q\ : std_logic;
SIGNAL \instance_DAC|ALT_INV_scl_clk~q\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_state~15_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_state~12_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~0_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_state.rst~q\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_state.rdy~q\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \instance_block_v1|ctr_unit|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_CurrentState.TCONV~q\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_Equal4~1_combout\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_CurrentState.attenteFE~q\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \instance_ADC2|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \instance_block_v1|out_cnt_read|ALT_INV_count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \instance_block_v1|acq_cnt_read|ALT_INV_count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \instance_ADC2|ALT_INV_cpt\ : std_logic_vector(12 DOWNTO 0);

BEGIN

ww_clk <= clk;
ADC_CONVST <= ww_ADC_CONVST;
ADC_SCK <= ww_ADC_SCK;
ADC_SDI <= ww_ADC_SDI;
ww_ADC_SDO <= ADC_SDO;
ECHANTE <= ww_ECHANTE;
ECHANTS <= ww_ECHANTS;
measure_done <= ww_measure_done;
start_trait <= ww_start_trait;
fin_trait <= ww_fin_trait;
ww_button_rst <= button_rst;
SCL <= ww_SCL;
SDA <= ww_SDA;
led_acq_cnt_read <= ww_led_acq_cnt_read;
led_acq_cnt_write <= ww_led_acq_cnt_write;
led_out_cnt_read <= ww_led_out_cnt_read;
led_out_cnt_write <= ww_led_out_cnt_write;
ww_button_acq <= button_acq;
ww_button_trt <= button_trt;
ww_button_res <= button_res;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count\(4) & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count\(4) & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count\(4) & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\;

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\instance_block_v1|out_cnt_read|count\(12) & \instance_block_v1|out_cnt_read|count\(11) & \instance_block_v1|out_cnt_read|count\(10) & 
\instance_block_v1|out_cnt_read|count\(9) & \instance_block_v1|out_cnt_read|count\(8) & \instance_block_v1|out_cnt_read|count\(7) & \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(5) & 
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & \instance_block_v1|out_cnt_read|count\(3) & \instance_block_v1|out_cnt_read|count\(2) & \instance_block_v1|out_cnt_read|count\(1) & \instance_block_v1|out_cnt_read|count\(0));

\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ <= \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(1);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(1);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(1);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(1);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(1);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(1);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(1);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(1);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(2);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(2);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(2);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(2);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(2);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(2);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(2);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(2);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(3);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(3);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(3);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(3);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(3);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(3);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(3);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(3);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(4);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(4);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(4);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(4);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(4);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(4);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(4);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(4);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(5);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(5);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(5);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(5);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(5);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(5);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(5);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(5);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(6);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(6);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(6);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(6);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(6);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(6);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(6);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(6);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(7);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(7);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(7);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(7);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(7);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(7);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(7);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(7);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(8);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(8);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(8);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(8);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(8);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(8);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(8);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(8);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(9);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(9);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(9);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(9);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(9);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(9);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(9);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(9);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(10);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(10);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(10);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(10);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(10);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(10);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(10);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(10);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(11);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(11);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(11);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(11);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(11);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(11);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(11);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \instance_ADC2|reg_data\(11);

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\instance_block_v1|acq_cnt_write|count\(12) & \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(10) & 
\instance_block_v1|acq_cnt_write|count\(9) & \instance_block_v1|acq_cnt_write|count\(8) & \instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
\instance_block_v1|acq_cnt_write|count\(4) & \instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(2) & \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\instance_block_v1|acq_cnt_read|count\(12) & \instance_block_v1|acq_cnt_read|count\(11) & \instance_block_v1|acq_cnt_read|count\(10) & 
\instance_block_v1|acq_cnt_read|count\(9) & \instance_block_v1|acq_cnt_read|count\(8) & \instance_block_v1|acq_cnt_read|count\(7) & \instance_block_v1|acq_cnt_read|count\(6) & \instance_block_v1|acq_cnt_read|count\(5) & 
\instance_block_v1|acq_cnt_read|count\(4) & \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_read|count\(2) & \instance_block_v1|acq_cnt_read|count\(1) & \instance_block_v1|acq_cnt_read|count\(0));

\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ <= \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\;
\instance_block_v1|ALT_INV_data_clk_cycle[1]~DUPLICATE_q\ <= NOT \instance_block_v1|data_clk_cycle[1]~DUPLICATE_q\;
\instance_block_v1|ALT_INV_cycle_enable[3]~DUPLICATE_q\ <= NOT \instance_block_v1|cycle_enable[3]~DUPLICATE_q\;
\instance_DAC|ALT_INV_state.slv_ack2~DUPLICATE_q\ <= NOT \instance_DAC|state.slv_ack2~DUPLICATE_q\;
\instance_DAC|ALT_INV_count[2]~DUPLICATE_q\ <= NOT \instance_DAC|count[2]~DUPLICATE_q\;
\instance_DAC|ALT_INV_count[0]~DUPLICATE_q\ <= NOT \instance_DAC|count[0]~DUPLICATE_q\;
\instance_DAC|ALT_INV_count[1]~DUPLICATE_q\ <= NOT \instance_DAC|count[1]~DUPLICATE_q\;
\instance_block_v1|acq_cnt_write|ALT_INV_count[5]~DUPLICATE_q\ <= NOT \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\;
\instance_block_v1|acq_cnt_write|ALT_INV_count[1]~DUPLICATE_q\ <= NOT \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\;
\instance_block_v1|acq_cnt_write|ALT_INV_count[6]~DUPLICATE_q\ <= NOT \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\;
\instance_block_v1|acq_cnt_write|ALT_INV_count[11]~DUPLICATE_q\ <= NOT \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\;
\instance_block_v1|acq_cnt_write|ALT_INV_count[15]~DUPLICATE_q\ <= NOT \instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\;
\instance_block_v1|out_cnt_read|ALT_INV_count[4]~DUPLICATE_q\ <= NOT \instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\;
\instance_block_v1|out_cnt_read|ALT_INV_count[6]~DUPLICATE_q\ <= NOT \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\;
\instance_block_v1|out_cnt_read|ALT_INV_count[15]~DUPLICATE_q\ <= NOT \instance_block_v1|out_cnt_read|count[15]~DUPLICATE_q\;
\instance_block_v1|acq_cnt_read|ALT_INV_count[3]~DUPLICATE_q\ <= NOT \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\;
\instance_block_v1|acq_cnt_read|ALT_INV_count[15]~DUPLICATE_q\ <= NOT \instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\;
\instance_ADC2|ALT_INV_cpt[3]~DUPLICATE_q\ <= NOT \instance_ADC2|cpt[3]~DUPLICATE_q\;
\instance_ADC2|ALT_INV_cpt[1]~DUPLICATE_q\ <= NOT \instance_ADC2|cpt[1]~DUPLICATE_q\;
\instance_ADC2|ALT_INV_cpt[0]~DUPLICATE_q\ <= NOT \instance_ADC2|cpt[0]~DUPLICATE_q\;
\instance_ADC2|ALT_INV_cpt[7]~DUPLICATE_q\ <= NOT \instance_ADC2|cpt[7]~DUPLICATE_q\;
\instance_ADC2|ALT_INV_cpt[10]~DUPLICATE_q\ <= NOT \instance_ADC2|cpt[10]~DUPLICATE_q\;
\instance_ADC2|ALT_INV_cpt[5]~DUPLICATE_q\ <= NOT \instance_ADC2|cpt[5]~DUPLICATE_q\;
\instance_ADC2|ALT_INV_cpt[2]~DUPLICATE_q\ <= NOT \instance_ADC2|cpt[2]~DUPLICATE_q\;
\instance_ADC2|ALT_INV_cpt[6]~DUPLICATE_q\ <= NOT \instance_ADC2|cpt[6]~DUPLICATE_q\;
\instance_ADC2|ALT_INV_cpt[4]~DUPLICATE_q\ <= NOT \instance_ADC2|cpt[4]~DUPLICATE_q\;
\ALT_INV_clk~inputCLKENA0_outclk\ <= NOT \clk~inputCLKENA0_outclk\;
\ALT_INV_ADC_SDO~input_o\ <= NOT \ADC_SDO~input_o\;
\ALT_INV_button_res~input_o\ <= NOT \button_res~input_o\;
\ALT_INV_button_acq~input_o\ <= NOT \button_acq~input_o\;
\ALT_INV_button_trt~input_o\ <= NOT \button_trt~input_o\;
\ALT_INV_clk~input_o\ <= NOT \clk~input_o\;
\instance_ADC2|ALT_INV_reg_data\(10) <= NOT \instance_ADC2|reg_data\(10);
\instance_ADC2|ALT_INV_reg_data\(8) <= NOT \instance_ADC2|reg_data\(8);
\instance_ADC2|ALT_INV_reg_data\(7) <= NOT \instance_ADC2|reg_data\(7);
\instance_ADC2|ALT_INV_reg_data\(6) <= NOT \instance_ADC2|reg_data\(6);
\instance_ADC2|ALT_INV_reg_data\(5) <= NOT \instance_ADC2|reg_data\(5);
\instance_ADC2|ALT_INV_reg_data\(4) <= NOT \instance_ADC2|reg_data\(4);
\instance_ADC2|ALT_INV_reg_data\(2) <= NOT \instance_ADC2|reg_data\(2);
\instance_ADC2|ALT_INV_reg_data\(1) <= NOT \instance_ADC2|reg_data\(1);
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w11_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w11_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w10_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w10_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w9_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w9_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w8_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w8_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w7_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w7_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w6_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w6_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w5_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w5_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w4_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w4_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w3_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w3_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w2_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w2_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w1_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w1_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w0_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1) <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1);
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0) <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0);
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2) <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2);
\instance_block_v1|acq_cnt_write|ALT_INV_Equal0~2_combout\ <= NOT \instance_block_v1|acq_cnt_write|Equal0~2_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w11_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w11_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w10_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w10_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w9_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w9_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w8_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w8_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout\;
\instance_DAC|ALT_INV_Selector11~0_combout\ <= NOT \instance_DAC|Selector11~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w7_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w7_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w6_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w6_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w5_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w5_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w4_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w4_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w3_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w3_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w2_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w2_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w1_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w1_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w0_n1_mux_dataout~0_combout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1) <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1);
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0) <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0);
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2) <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2);
\instance_block_v1|ALT_INV_Equal0~0_combout\ <= NOT \instance_block_v1|Equal0~0_combout\;
\instance_block_v1|ALT_INV_data_clk_cycle\(3) <= NOT \instance_block_v1|data_clk_cycle\(3);
\instance_block_v1|ALT_INV_data_clk_cycle\(4) <= NOT \instance_block_v1|data_clk_cycle\(4);
\instance_block_v1|ALT_INV_data_clk_cycle\(5) <= NOT \instance_block_v1|data_clk_cycle\(5);
\instance_block_v1|ALT_INV_data_clk_cycle\(6) <= NOT \instance_block_v1|data_clk_cycle\(6);
\instance_block_v1|ALT_INV_data_clk_cycle\(0) <= NOT \instance_block_v1|data_clk_cycle\(0);
\instance_block_v1|ALT_INV_data_clk_cycle\(1) <= NOT \instance_block_v1|data_clk_cycle\(1);
\instance_block_v1|ALT_INV_data_clk_cycle\(2) <= NOT \instance_block_v1|data_clk_cycle\(2);
\instance_block_v1|ALT_INV_Equal1~0_combout\ <= NOT \instance_block_v1|Equal1~0_combout\;
\instance_block_v1|out_cnt_read|ALT_INV_Equal0~3_combout\ <= NOT \instance_block_v1|out_cnt_read|Equal0~3_combout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Equal0~3_combout\ <= NOT \instance_block_v1|acq_cnt_read|Equal0~3_combout\;
\instance_ADC2|ALT_INV_reg_cmd\(1) <= NOT \instance_ADC2|reg_cmd\(1);
\instance_DAC|ALT_INV_Selector13~0_combout\ <= NOT \instance_DAC|Selector13~0_combout\;
\instance_DAC|ALT_INV_Selector15~4_combout\ <= NOT \instance_DAC|Selector15~4_combout\;
\instance_DAC|ALT_INV_Selector15~3_combout\ <= NOT \instance_DAC|Selector15~3_combout\;
\instance_DAC|ALT_INV_state.command~q\ <= NOT \instance_DAC|state.command~q\;
\instance_DAC|ALT_INV_Mux2~4_combout\ <= NOT \instance_DAC|Mux2~4_combout\;
\instance_DAC|ALT_INV_state.slv_ack1~q\ <= NOT \instance_DAC|state.slv_ack1~q\;
\instance_DAC|ALT_INV_Selector15~2_combout\ <= NOT \instance_DAC|Selector15~2_combout\;
\instance_DAC|ALT_INV_Selector15~1_combout\ <= NOT \instance_DAC|Selector15~1_combout\;
\instance_DAC|ALT_INV_Mux3~2_combout\ <= NOT \instance_DAC|Mux3~2_combout\;
\instance_DAC|ALT_INV_data_tx\(11) <= NOT \instance_DAC|data_tx\(11);
\instance_DAC|ALT_INV_data_tx\(10) <= NOT \instance_DAC|data_tx\(10);
\instance_DAC|ALT_INV_data_tx\(9) <= NOT \instance_DAC|data_tx\(9);
\instance_DAC|ALT_INV_data_tx\(8) <= NOT \instance_DAC|data_tx\(8);
\instance_DAC|ALT_INV_state.wr1~q\ <= NOT \instance_DAC|state.wr1~q\;
\instance_DAC|ALT_INV_Selector15~0_combout\ <= NOT \instance_DAC|Selector15~0_combout\;
\instance_DAC|ALT_INV_state.wr2~q\ <= NOT \instance_DAC|state.wr2~q\;
\instance_DAC|ALT_INV_Mux3~1_combout\ <= NOT \instance_DAC|Mux3~1_combout\;
\instance_DAC|ALT_INV_Mux3~0_combout\ <= NOT \instance_DAC|Mux3~0_combout\;
\instance_DAC|ALT_INV_Mux4~0_combout\ <= NOT \instance_DAC|Mux4~0_combout\;
\instance_DAC|ALT_INV_bit_cnt\(2) <= NOT \instance_DAC|bit_cnt\(2);
\instance_DAC|ALT_INV_bit_cnt\(1) <= NOT \instance_DAC|bit_cnt\(1);
\instance_DAC|ALT_INV_Mux2~3_combout\ <= NOT \instance_DAC|Mux2~3_combout\;
\instance_DAC|ALT_INV_data_tx\(7) <= NOT \instance_DAC|data_tx\(7);
\instance_DAC|ALT_INV_data_tx\(6) <= NOT \instance_DAC|data_tx\(6);
\instance_DAC|ALT_INV_Mux2~2_combout\ <= NOT \instance_DAC|Mux2~2_combout\;
\instance_DAC|ALT_INV_data_tx\(5) <= NOT \instance_DAC|data_tx\(5);
\instance_DAC|ALT_INV_data_tx\(4) <= NOT \instance_DAC|data_tx\(4);
\instance_DAC|ALT_INV_Mux2~1_combout\ <= NOT \instance_DAC|Mux2~1_combout\;
\instance_DAC|ALT_INV_data_tx\(3) <= NOT \instance_DAC|data_tx\(3);
\instance_DAC|ALT_INV_data_tx\(2) <= NOT \instance_DAC|data_tx\(2);
\instance_DAC|ALT_INV_Mux2~0_combout\ <= NOT \instance_DAC|Mux2~0_combout\;
\instance_DAC|ALT_INV_data_tx\(1) <= NOT \instance_DAC|data_tx\(1);
\instance_DAC|ALT_INV_bit_cnt\(0) <= NOT \instance_DAC|bit_cnt\(0);
\instance_DAC|ALT_INV_data_tx\(0) <= NOT \instance_DAC|data_tx\(0);
\instance_DAC|ALT_INV_state.ready~q\ <= NOT \instance_DAC|state.ready~q\;
\instance_DAC|ALT_INV_data_clk~3_combout\ <= NOT \instance_DAC|data_clk~3_combout\;
\instance_DAC|ALT_INV_data_clk~2_combout\ <= NOT \instance_DAC|data_clk~2_combout\;
\instance_DAC|ALT_INV_data_clk~1_combout\ <= NOT \instance_DAC|data_clk~1_combout\;
\instance_DAC|ALT_INV_LessThan1~1_combout\ <= NOT \instance_DAC|LessThan1~1_combout\;
\instance_DAC|ALT_INV_LessThan1~0_combout\ <= NOT \instance_DAC|LessThan1~0_combout\;
\instance_DAC|ALT_INV_count~0_combout\ <= NOT \instance_DAC|count~0_combout\;
\instance_DAC|ALT_INV_state.slv_ack3~q\ <= NOT \instance_DAC|state.slv_ack3~q\;
\instance_block_v1|ALT_INV_LessThan0~0_combout\ <= NOT \instance_block_v1|LessThan0~0_combout\;
\instance_block_v1|ALT_INV_cycle_enable\(0) <= NOT \instance_block_v1|cycle_enable\(0);
\instance_block_v1|ALT_INV_cycle_enable\(1) <= NOT \instance_block_v1|cycle_enable\(1);
\instance_block_v1|ALT_INV_cycle_enable\(2) <= NOT \instance_block_v1|cycle_enable\(2);
\instance_block_v1|ALT_INV_cycle_enable\(3) <= NOT \instance_block_v1|cycle_enable\(3);
\instance_block_v1|ALT_INV_cycle_enable\(4) <= NOT \instance_block_v1|cycle_enable\(4);
\instance_block_v1|ALT_INV_cycle_enable\(5) <= NOT \instance_block_v1|cycle_enable\(5);
\instance_DAC|ALT_INV_state.slv_ack2~q\ <= NOT \instance_DAC|state.slv_ack2~q\;
\instance_DAC|ALT_INV_data_clk~0_combout\ <= NOT \instance_DAC|data_clk~0_combout\;
\instance_DAC|ALT_INV_Equal0~1_combout\ <= NOT \instance_DAC|Equal0~1_combout\;
\instance_DAC|ALT_INV_Equal0~0_combout\ <= NOT \instance_DAC|Equal0~0_combout\;
\instance_DAC|ALT_INV_count\(2) <= NOT \instance_DAC|count\(2);
\instance_DAC|ALT_INV_count\(3) <= NOT \instance_DAC|count\(3);
\instance_DAC|ALT_INV_count\(4) <= NOT \instance_DAC|count\(4);
\instance_block_v1|out_cnt_read|ALT_INV_Add0~49_sumout\ <= NOT \instance_block_v1|out_cnt_read|Add0~49_sumout\;
\instance_block_v1|out_cnt_read|ALT_INV_Add0~45_sumout\ <= NOT \instance_block_v1|out_cnt_read|Add0~45_sumout\;
\instance_block_v1|out_cnt_read|ALT_INV_Add0~41_sumout\ <= NOT \instance_block_v1|out_cnt_read|Add0~41_sumout\;
\instance_block_v1|out_cnt_read|ALT_INV_Add0~37_sumout\ <= NOT \instance_block_v1|out_cnt_read|Add0~37_sumout\;
\instance_block_v1|out_cnt_read|ALT_INV_Add0~33_sumout\ <= NOT \instance_block_v1|out_cnt_read|Add0~33_sumout\;
\instance_block_v1|out_cnt_read|ALT_INV_Add0~29_sumout\ <= NOT \instance_block_v1|out_cnt_read|Add0~29_sumout\;
\instance_block_v1|out_cnt_read|ALT_INV_Add0~25_sumout\ <= NOT \instance_block_v1|out_cnt_read|Add0~25_sumout\;
\instance_block_v1|out_cnt_read|ALT_INV_Add0~21_sumout\ <= NOT \instance_block_v1|out_cnt_read|Add0~21_sumout\;
\instance_block_v1|out_cnt_read|ALT_INV_Add0~17_sumout\ <= NOT \instance_block_v1|out_cnt_read|Add0~17_sumout\;
\instance_block_v1|out_cnt_read|ALT_INV_Add0~13_sumout\ <= NOT \instance_block_v1|out_cnt_read|Add0~13_sumout\;
\instance_block_v1|out_cnt_read|ALT_INV_Add0~9_sumout\ <= NOT \instance_block_v1|out_cnt_read|Add0~9_sumout\;
\instance_block_v1|out_cnt_read|ALT_INV_Add0~5_sumout\ <= NOT \instance_block_v1|out_cnt_read|Add0~5_sumout\;
\instance_block_v1|out_cnt_read|ALT_INV_Add0~1_sumout\ <= NOT \instance_block_v1|out_cnt_read|Add0~1_sumout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Add0~49_sumout\ <= NOT \instance_block_v1|acq_cnt_read|Add0~49_sumout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Add0~45_sumout\ <= NOT \instance_block_v1|acq_cnt_read|Add0~45_sumout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Add0~41_sumout\ <= NOT \instance_block_v1|acq_cnt_read|Add0~41_sumout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Add0~37_sumout\ <= NOT \instance_block_v1|acq_cnt_read|Add0~37_sumout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Add0~33_sumout\ <= NOT \instance_block_v1|acq_cnt_read|Add0~33_sumout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Add0~29_sumout\ <= NOT \instance_block_v1|acq_cnt_read|Add0~29_sumout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Add0~25_sumout\ <= NOT \instance_block_v1|acq_cnt_read|Add0~25_sumout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Add0~21_sumout\ <= NOT \instance_block_v1|acq_cnt_read|Add0~21_sumout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Add0~17_sumout\ <= NOT \instance_block_v1|acq_cnt_read|Add0~17_sumout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Add0~13_sumout\ <= NOT \instance_block_v1|acq_cnt_read|Add0~13_sumout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Add0~9_sumout\ <= NOT \instance_block_v1|acq_cnt_read|Add0~9_sumout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Add0~5_sumout\ <= NOT \instance_block_v1|acq_cnt_read|Add0~5_sumout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Add0~1_sumout\ <= NOT \instance_block_v1|acq_cnt_read|Add0~1_sumout\;
\instance_block_v1|acq_cnt_write|ALT_INV_count\(5) <= NOT \instance_block_v1|acq_cnt_write|count\(5);
\instance_block_v1|acq_cnt_write|ALT_INV_count\(4) <= NOT \instance_block_v1|acq_cnt_write|count\(4);
\instance_block_v1|acq_cnt_write|ALT_INV_count\(3) <= NOT \instance_block_v1|acq_cnt_write|count\(3);
\instance_block_v1|acq_cnt_write|ALT_INV_count\(2) <= NOT \instance_block_v1|acq_cnt_write|count\(2);
\instance_block_v1|acq_cnt_write|ALT_INV_count\(1) <= NOT \instance_block_v1|acq_cnt_write|count\(1);
\instance_block_v1|acq_cnt_write|ALT_INV_count\(0) <= NOT \instance_block_v1|acq_cnt_write|count\(0);
\instance_block_v1|acq_cnt_write|ALT_INV_count\(8) <= NOT \instance_block_v1|acq_cnt_write|count\(8);
\instance_block_v1|acq_cnt_write|ALT_INV_count\(7) <= NOT \instance_block_v1|acq_cnt_write|count\(7);
\instance_block_v1|acq_cnt_write|ALT_INV_count\(6) <= NOT \instance_block_v1|acq_cnt_write|count\(6);
\instance_block_v1|acq_cnt_write|ALT_INV_count\(11) <= NOT \instance_block_v1|acq_cnt_write|count\(11);
\instance_block_v1|acq_cnt_write|ALT_INV_count\(10) <= NOT \instance_block_v1|acq_cnt_write|count\(10);
\instance_block_v1|acq_cnt_write|ALT_INV_count\(9) <= NOT \instance_block_v1|acq_cnt_write|count\(9);
\instance_block_v1|acq_cnt_write|ALT_INV_count\(14) <= NOT \instance_block_v1|acq_cnt_write|count\(14);
\instance_block_v1|acq_cnt_write|ALT_INV_count\(13) <= NOT \instance_block_v1|acq_cnt_write|count\(13);
\instance_block_v1|acq_cnt_write|ALT_INV_count\(12) <= NOT \instance_block_v1|acq_cnt_write|count\(12);
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a87~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a75~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a63~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a51~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a38~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a86~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a74~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a62~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a50~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a37~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a85~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a73~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a61~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a49~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a36~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a84~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a72~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a60~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a48~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\;
\instance_block_v1|acq_cnt_write|ALT_INV_cycles\(5) <= NOT \instance_block_v1|acq_cnt_write|cycles\(5);
\instance_block_v1|acq_cnt_write|ALT_INV_cycles\(4) <= NOT \instance_block_v1|acq_cnt_write|cycles\(4);
\instance_block_v1|acq_cnt_write|ALT_INV_cycles\(3) <= NOT \instance_block_v1|acq_cnt_write|cycles\(3);
\instance_block_v1|acq_cnt_write|ALT_INV_cycles\(2) <= NOT \instance_block_v1|acq_cnt_write|cycles\(2);
\instance_block_v1|acq_cnt_write|ALT_INV_cycles\(1) <= NOT \instance_block_v1|acq_cnt_write|cycles\(1);
\instance_block_v1|acq_cnt_write|ALT_INV_cycles\(0) <= NOT \instance_block_v1|acq_cnt_write|cycles\(0);
\instance_block_v1|acq_cnt_write|ALT_INV_cycles\(10) <= NOT \instance_block_v1|acq_cnt_write|cycles\(10);
\instance_block_v1|acq_cnt_write|ALT_INV_cycles\(9) <= NOT \instance_block_v1|acq_cnt_write|cycles\(9);
\instance_block_v1|acq_cnt_write|ALT_INV_cycles\(8) <= NOT \instance_block_v1|acq_cnt_write|cycles\(8);
\instance_block_v1|acq_cnt_write|ALT_INV_cycles\(7) <= NOT \instance_block_v1|acq_cnt_write|cycles\(7);
\instance_block_v1|acq_cnt_write|ALT_INV_cycles\(6) <= NOT \instance_block_v1|acq_cnt_write|cycles\(6);
\instance_block_v1|acq_cnt_write|ALT_INV_cycles\(12) <= NOT \instance_block_v1|acq_cnt_write|cycles\(12);
\instance_block_v1|acq_cnt_write|ALT_INV_cycles\(11) <= NOT \instance_block_v1|acq_cnt_write|cycles\(11);
\instance_DAC|ALT_INV_Add0~25_sumout\ <= NOT \instance_DAC|Add0~25_sumout\;
\instance_DAC|ALT_INV_Add0~21_sumout\ <= NOT \instance_DAC|Add0~21_sumout\;
\instance_DAC|ALT_INV_Add0~17_sumout\ <= NOT \instance_DAC|Add0~17_sumout\;
\instance_DAC|ALT_INV_Add0~13_sumout\ <= NOT \instance_DAC|Add0~13_sumout\;
\instance_DAC|ALT_INV_Add0~9_sumout\ <= NOT \instance_DAC|Add0~9_sumout\;
\instance_DAC|ALT_INV_Add0~5_sumout\ <= NOT \instance_DAC|Add0~5_sumout\;
\instance_DAC|ALT_INV_Add0~1_sumout\ <= NOT \instance_DAC|Add0~1_sumout\;
\instance_block_v1|out_cnt_read|ALT_INV_cycles\(1) <= NOT \instance_block_v1|out_cnt_read|cycles\(1);
\instance_block_v1|out_cnt_read|ALT_INV_cycles\(0) <= NOT \instance_block_v1|out_cnt_read|cycles\(0);
\instance_block_v1|out_cnt_read|ALT_INV_cycles\(11) <= NOT \instance_block_v1|out_cnt_read|cycles\(11);
\instance_block_v1|out_cnt_read|ALT_INV_cycles\(5) <= NOT \instance_block_v1|out_cnt_read|cycles\(5);
\instance_block_v1|out_cnt_read|ALT_INV_cycles\(4) <= NOT \instance_block_v1|out_cnt_read|cycles\(4);
\instance_block_v1|out_cnt_read|ALT_INV_cycles\(3) <= NOT \instance_block_v1|out_cnt_read|cycles\(3);
\instance_block_v1|out_cnt_read|ALT_INV_cycles\(2) <= NOT \instance_block_v1|out_cnt_read|cycles\(2);
\instance_block_v1|out_cnt_read|ALT_INV_cycles\(10) <= NOT \instance_block_v1|out_cnt_read|cycles\(10);
\instance_block_v1|out_cnt_read|ALT_INV_cycles\(9) <= NOT \instance_block_v1|out_cnt_read|cycles\(9);
\instance_block_v1|out_cnt_read|ALT_INV_cycles\(8) <= NOT \instance_block_v1|out_cnt_read|cycles\(8);
\instance_block_v1|out_cnt_read|ALT_INV_cycles\(7) <= NOT \instance_block_v1|out_cnt_read|cycles\(7);
\instance_block_v1|out_cnt_read|ALT_INV_cycles\(6) <= NOT \instance_block_v1|out_cnt_read|cycles\(6);
\instance_block_v1|out_cnt_read|ALT_INV_cycles\(12) <= NOT \instance_block_v1|out_cnt_read|cycles\(12);
\instance_block_v1|acq_cnt_read|ALT_INV_cycles\(1) <= NOT \instance_block_v1|acq_cnt_read|cycles\(1);
\instance_block_v1|acq_cnt_read|ALT_INV_cycles\(0) <= NOT \instance_block_v1|acq_cnt_read|cycles\(0);
\instance_block_v1|acq_cnt_read|ALT_INV_cycles\(11) <= NOT \instance_block_v1|acq_cnt_read|cycles\(11);
\instance_block_v1|acq_cnt_read|ALT_INV_cycles\(5) <= NOT \instance_block_v1|acq_cnt_read|cycles\(5);
\instance_block_v1|acq_cnt_read|ALT_INV_cycles\(4) <= NOT \instance_block_v1|acq_cnt_read|cycles\(4);
\instance_block_v1|acq_cnt_read|ALT_INV_cycles\(3) <= NOT \instance_block_v1|acq_cnt_read|cycles\(3);
\instance_block_v1|acq_cnt_read|ALT_INV_cycles\(2) <= NOT \instance_block_v1|acq_cnt_read|cycles\(2);
\instance_block_v1|acq_cnt_read|ALT_INV_cycles\(10) <= NOT \instance_block_v1|acq_cnt_read|cycles\(10);
\instance_block_v1|acq_cnt_read|ALT_INV_cycles\(9) <= NOT \instance_block_v1|acq_cnt_read|cycles\(9);
\instance_block_v1|acq_cnt_read|ALT_INV_cycles\(8) <= NOT \instance_block_v1|acq_cnt_read|cycles\(8);
\instance_block_v1|acq_cnt_read|ALT_INV_cycles\(7) <= NOT \instance_block_v1|acq_cnt_read|cycles\(7);
\instance_block_v1|acq_cnt_read|ALT_INV_cycles\(6) <= NOT \instance_block_v1|acq_cnt_read|cycles\(6);
\instance_block_v1|acq_cnt_read|ALT_INV_cycles\(12) <= NOT \instance_block_v1|acq_cnt_read|cycles\(12);
\instance_block_v1|acq_cnt_write|ALT_INV_Add0~49_sumout\ <= NOT \instance_block_v1|acq_cnt_write|Add0~49_sumout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Add0~45_sumout\ <= NOT \instance_block_v1|acq_cnt_write|Add0~45_sumout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Add0~41_sumout\ <= NOT \instance_block_v1|acq_cnt_write|Add0~41_sumout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Add0~37_sumout\ <= NOT \instance_block_v1|acq_cnt_write|Add0~37_sumout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Add0~33_sumout\ <= NOT \instance_block_v1|acq_cnt_write|Add0~33_sumout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Add0~29_sumout\ <= NOT \instance_block_v1|acq_cnt_write|Add0~29_sumout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Add0~25_sumout\ <= NOT \instance_block_v1|acq_cnt_write|Add0~25_sumout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Add0~21_sumout\ <= NOT \instance_block_v1|acq_cnt_write|Add0~21_sumout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Add0~17_sumout\ <= NOT \instance_block_v1|acq_cnt_write|Add0~17_sumout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Add0~13_sumout\ <= NOT \instance_block_v1|acq_cnt_write|Add0~13_sumout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Add0~9_sumout\ <= NOT \instance_block_v1|acq_cnt_write|Add0~9_sumout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Add0~5_sumout\ <= NOT \instance_block_v1|acq_cnt_write|Add0~5_sumout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Add0~1_sumout\ <= NOT \instance_block_v1|acq_cnt_write|Add0~1_sumout\;
\instance_block_v1|ctr_unit|ALT_INV_state.res~q\ <= NOT \instance_block_v1|ctr_unit|state.res~q\;
\instance_block_v1|ctr_unit|ALT_INV_state.acq~q\ <= NOT \instance_block_v1|ctr_unit|state.acq~q\;
\instance_block_v1|ctr_unit|ALT_INV_state.trt~q\ <= NOT \instance_block_v1|ctr_unit|state.trt~q\;
\instance_ADC2|ALT_INV_CurrentState.mesure_faite~q\ <= NOT \instance_ADC2|CurrentState.mesure_faite~q\;
\instance_ADC2|ALT_INV_reg_cmd\(5) <= NOT \instance_ADC2|reg_cmd\(5);
\instance_ADC2|ALT_INV_CurrentState.trame~q\ <= NOT \instance_ADC2|CurrentState.trame~q\;
\instance_ADC2|ALT_INV_CurrentState.CONVST~q\ <= NOT \instance_ADC2|CurrentState.CONVST~q\;
\instance_DAC|ALT_INV_Selector15~5_combout\ <= NOT \instance_DAC|Selector15~5_combout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a47~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a35~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a95~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a83~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a71~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a59~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a46~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a34~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a94~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a82~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a70~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a58~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a45~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a33~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a93~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a81~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a69~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a57~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a44~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a32~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a92~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a80~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a68~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a56~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a43~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a91~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a79~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a67~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a55~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a42~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a90~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a78~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a66~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a54~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a41~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a89~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a77~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a65~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a53~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a40~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a88~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a76~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a64~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a52~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a39~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a87~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a75~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a63~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a51~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a38~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a86~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a74~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a62~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a50~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a37~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a85~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a73~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a61~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a49~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a36~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a84~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a72~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a60~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\;
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a48~portbdataout\ <= NOT \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\;
\instance_block_v1|ALT_INV_Add1~25_sumout\ <= NOT \instance_block_v1|Add1~25_sumout\;
\instance_block_v1|ALT_INV_Add1~21_sumout\ <= NOT \instance_block_v1|Add1~21_sumout\;
\instance_block_v1|ALT_INV_Add1~17_sumout\ <= NOT \instance_block_v1|Add1~17_sumout\;
\instance_block_v1|ALT_INV_Add1~13_sumout\ <= NOT \instance_block_v1|Add1~13_sumout\;
\instance_block_v1|ALT_INV_Add1~9_sumout\ <= NOT \instance_block_v1|Add1~9_sumout\;
\instance_block_v1|ALT_INV_Add1~1_sumout\ <= NOT \instance_block_v1|Add1~1_sumout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a47~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a35~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a95~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a83~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a71~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a59~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a46~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a34~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a94~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a82~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a70~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a58~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a45~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a33~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a93~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a81~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a69~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a57~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a44~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a32~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a92~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a80~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a68~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a56~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a43~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a91~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a79~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a67~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a55~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a42~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a90~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a78~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a66~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a54~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a41~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a89~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a77~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a65~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a53~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a40~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a88~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a76~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a64~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a52~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a39~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\;
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\;
\instance_DAC|ALT_INV_count\(5) <= NOT \instance_DAC|count\(5);
\instance_DAC|ALT_INV_count\(6) <= NOT \instance_DAC|count\(6);
\instance_DAC|ALT_INV_count\(0) <= NOT \instance_DAC|count\(0);
\instance_DAC|ALT_INV_count\(1) <= NOT \instance_DAC|count\(1);
\instance_block_v1|acq_cnt_write|ALT_INV_Equal0~1_combout\ <= NOT \instance_block_v1|acq_cnt_write|Equal0~1_combout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Equal0~0_combout\ <= NOT \instance_block_v1|acq_cnt_write|Equal0~0_combout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Equal1~2_combout\ <= NOT \instance_block_v1|acq_cnt_write|Equal1~2_combout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Equal1~1_combout\ <= NOT \instance_block_v1|acq_cnt_write|Equal1~1_combout\;
\instance_block_v1|acq_cnt_write|ALT_INV_Equal1~0_combout\ <= NOT \instance_block_v1|acq_cnt_write|Equal1~0_combout\;
\instance_ADC2|ALT_INV_reg_cmd\(2) <= NOT \instance_ADC2|reg_cmd\(2);
\instance_DAC|ALT_INV_state.stop~q\ <= NOT \instance_DAC|state.stop~q\;
\instance_DAC|ALT_INV_sda_int~q\ <= NOT \instance_DAC|sda_int~q\;
\instance_DAC|ALT_INV_state.start~q\ <= NOT \instance_DAC|state.start~q\;
\instance_DAC|ALT_INV_data_clk~q\ <= NOT \instance_DAC|data_clk~q\;
\instance_DAC|ALT_INV_scl_ena~q\ <= NOT \instance_DAC|scl_ena~q\;
\instance_DAC|ALT_INV_scl_clk~q\ <= NOT \instance_DAC|scl_clk~q\;
\instance_block_v1|out_cnt_read|ALT_INV_Equal0~2_combout\ <= NOT \instance_block_v1|out_cnt_read|Equal0~2_combout\;
\instance_block_v1|out_cnt_read|ALT_INV_Equal0~1_combout\ <= NOT \instance_block_v1|out_cnt_read|Equal0~1_combout\;
\instance_block_v1|out_cnt_read|ALT_INV_Equal0~0_combout\ <= NOT \instance_block_v1|out_cnt_read|Equal0~0_combout\;
\instance_block_v1|out_cnt_read|ALT_INV_Equal1~5_combout\ <= NOT \instance_block_v1|out_cnt_read|Equal1~5_combout\;
\instance_block_v1|out_cnt_read|ALT_INV_Equal1~4_combout\ <= NOT \instance_block_v1|out_cnt_read|Equal1~4_combout\;
\instance_block_v1|out_cnt_read|ALT_INV_Equal1~3_combout\ <= NOT \instance_block_v1|out_cnt_read|Equal1~3_combout\;
\instance_block_v1|out_cnt_read|ALT_INV_Equal1~2_combout\ <= NOT \instance_block_v1|out_cnt_read|Equal1~2_combout\;
\instance_block_v1|out_cnt_read|ALT_INV_Equal1~1_combout\ <= NOT \instance_block_v1|out_cnt_read|Equal1~1_combout\;
\instance_block_v1|out_cnt_read|ALT_INV_Equal1~0_combout\ <= NOT \instance_block_v1|out_cnt_read|Equal1~0_combout\;
\instance_block_v1|ctr_unit|ALT_INV_state~15_combout\ <= NOT \instance_block_v1|ctr_unit|state~15_combout\;
\instance_block_v1|ctr_unit|ALT_INV_state.async_rst~1_combout\ <= NOT \instance_block_v1|ctr_unit|state.async_rst~1_combout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Equal0~2_combout\ <= NOT \instance_block_v1|acq_cnt_read|Equal0~2_combout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Equal0~1_combout\ <= NOT \instance_block_v1|acq_cnt_read|Equal0~1_combout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Equal0~0_combout\ <= NOT \instance_block_v1|acq_cnt_read|Equal0~0_combout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Equal1~5_combout\ <= NOT \instance_block_v1|acq_cnt_read|Equal1~5_combout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Equal1~4_combout\ <= NOT \instance_block_v1|acq_cnt_read|Equal1~4_combout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Equal1~3_combout\ <= NOT \instance_block_v1|acq_cnt_read|Equal1~3_combout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Equal1~2_combout\ <= NOT \instance_block_v1|acq_cnt_read|Equal1~2_combout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Equal1~1_combout\ <= NOT \instance_block_v1|acq_cnt_read|Equal1~1_combout\;
\instance_block_v1|acq_cnt_read|ALT_INV_Equal1~0_combout\ <= NOT \instance_block_v1|acq_cnt_read|Equal1~0_combout\;
\instance_ADC2|ALT_INV_reg_cmd\(3) <= NOT \instance_ADC2|reg_cmd\(3);
\instance_ADC2|ALT_INV_Equal0~2_combout\ <= NOT \instance_ADC2|Equal0~2_combout\;
\instance_block_v1|ctr_unit|ALT_INV_state~12_combout\ <= NOT \instance_block_v1|ctr_unit|state~12_combout\;
\instance_block_v1|ctr_unit|ALT_INV_Equal1~6_combout\ <= NOT \instance_block_v1|ctr_unit|Equal1~6_combout\;
\instance_block_v1|ctr_unit|ALT_INV_Equal1~5_combout\ <= NOT \instance_block_v1|ctr_unit|Equal1~5_combout\;
\instance_block_v1|ctr_unit|ALT_INV_Equal1~4_combout\ <= NOT \instance_block_v1|ctr_unit|Equal1~4_combout\;
\instance_block_v1|ctr_unit|ALT_INV_Equal1~3_combout\ <= NOT \instance_block_v1|ctr_unit|Equal1~3_combout\;
\instance_block_v1|ctr_unit|ALT_INV_Equal1~2_combout\ <= NOT \instance_block_v1|ctr_unit|Equal1~2_combout\;
\instance_block_v1|ctr_unit|ALT_INV_Equal1~1_combout\ <= NOT \instance_block_v1|ctr_unit|Equal1~1_combout\;
\instance_block_v1|ctr_unit|ALT_INV_Equal1~0_combout\ <= NOT \instance_block_v1|ctr_unit|Equal1~0_combout\;
\instance_block_v1|ctr_unit|ALT_INV_state.async_rst~0_combout\ <= NOT \instance_block_v1|ctr_unit|state.async_rst~0_combout\;
\instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\ <= NOT \instance_block_v1|ctr_unit|state.async_rst~q\;
\instance_block_v1|ctr_unit|ALT_INV_state.rst~q\ <= NOT \instance_block_v1|ctr_unit|state.rst~q\;
\instance_block_v1|ctr_unit|ALT_INV_state.rdy~q\ <= NOT \instance_block_v1|ctr_unit|state.rdy~q\;
\instance_block_v1|ctr_unit|ALT_INV_Equal0~6_combout\ <= NOT \instance_block_v1|ctr_unit|Equal0~6_combout\;
\instance_block_v1|ctr_unit|ALT_INV_Equal0~5_combout\ <= NOT \instance_block_v1|ctr_unit|Equal0~5_combout\;
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(5) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(5);
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(4) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(4);
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(3) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(3);
\instance_block_v1|ctr_unit|ALT_INV_Equal0~4_combout\ <= NOT \instance_block_v1|ctr_unit|Equal0~4_combout\;
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(2) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(2);
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(1) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(1);
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(0) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(0);
\instance_block_v1|ctr_unit|ALT_INV_Equal0~3_combout\ <= NOT \instance_block_v1|ctr_unit|Equal0~3_combout\;
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(8) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(8);
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(7) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(7);
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(6) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(6);
\instance_block_v1|ctr_unit|ALT_INV_Equal0~2_combout\ <= NOT \instance_block_v1|ctr_unit|Equal0~2_combout\;
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(11) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(11);
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(10) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(10);
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(9) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(9);
\instance_block_v1|ctr_unit|ALT_INV_Equal0~1_combout\ <= NOT \instance_block_v1|ctr_unit|Equal0~1_combout\;
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(14) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(14);
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(13) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(13);
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(12) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(12);
\instance_block_v1|ctr_unit|ALT_INV_Equal0~0_combout\ <= NOT \instance_block_v1|ctr_unit|Equal0~0_combout\;
\instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(15) <= NOT \instance_block_v1|ctr_unit|s_sample_stop\(15);
\instance_ADC2|ALT_INV_reg_cmd\(4) <= NOT \instance_ADC2|reg_cmd\(4);
\instance_ADC2|ALT_INV_CurrentState.TCONV~q\ <= NOT \instance_ADC2|CurrentState.TCONV~q\;
\instance_ADC2|ALT_INV_Equal4~1_combout\ <= NOT \instance_ADC2|Equal4~1_combout\;
\instance_ADC2|ALT_INV_Equal4~0_combout\ <= NOT \instance_ADC2|Equal4~0_combout\;
\instance_ADC2|ALT_INV_Equal3~0_combout\ <= NOT \instance_ADC2|Equal3~0_combout\;
\instance_ADC2|ALT_INV_CurrentState.attenteFE~q\ <= NOT \instance_ADC2|CurrentState.attenteFE~q\;
\instance_ADC2|ALT_INV_Equal1~2_combout\ <= NOT \instance_ADC2|Equal1~2_combout\;
\instance_ADC2|ALT_INV_Equal1~1_combout\ <= NOT \instance_ADC2|Equal1~1_combout\;
\instance_ADC2|ALT_INV_Equal2~0_combout\ <= NOT \instance_ADC2|Equal2~0_combout\;
\instance_ADC2|ALT_INV_Equal0~1_combout\ <= NOT \instance_ADC2|Equal0~1_combout\;
\instance_ADC2|ALT_INV_Equal1~0_combout\ <= NOT \instance_ADC2|Equal1~0_combout\;
\instance_ADC2|ALT_INV_Equal0~0_combout\ <= NOT \instance_ADC2|Equal0~0_combout\;
\instance_block_v1|out_cnt_read|ALT_INV_count\(5) <= NOT \instance_block_v1|out_cnt_read|count\(5);
\instance_block_v1|out_cnt_read|ALT_INV_count\(4) <= NOT \instance_block_v1|out_cnt_read|count\(4);
\instance_block_v1|out_cnt_read|ALT_INV_count\(3) <= NOT \instance_block_v1|out_cnt_read|count\(3);
\instance_block_v1|out_cnt_read|ALT_INV_count\(2) <= NOT \instance_block_v1|out_cnt_read|count\(2);
\instance_block_v1|out_cnt_read|ALT_INV_count\(1) <= NOT \instance_block_v1|out_cnt_read|count\(1);
\instance_block_v1|out_cnt_read|ALT_INV_count\(0) <= NOT \instance_block_v1|out_cnt_read|count\(0);
\instance_block_v1|out_cnt_read|ALT_INV_count\(8) <= NOT \instance_block_v1|out_cnt_read|count\(8);
\instance_block_v1|out_cnt_read|ALT_INV_count\(7) <= NOT \instance_block_v1|out_cnt_read|count\(7);
\instance_block_v1|out_cnt_read|ALT_INV_count\(6) <= NOT \instance_block_v1|out_cnt_read|count\(6);
\instance_block_v1|out_cnt_read|ALT_INV_count\(11) <= NOT \instance_block_v1|out_cnt_read|count\(11);
\instance_block_v1|out_cnt_read|ALT_INV_count\(10) <= NOT \instance_block_v1|out_cnt_read|count\(10);
\instance_block_v1|out_cnt_read|ALT_INV_count\(9) <= NOT \instance_block_v1|out_cnt_read|count\(9);
\instance_block_v1|out_cnt_read|ALT_INV_count\(14) <= NOT \instance_block_v1|out_cnt_read|count\(14);
\instance_block_v1|out_cnt_read|ALT_INV_count\(13) <= NOT \instance_block_v1|out_cnt_read|count\(13);
\instance_block_v1|out_cnt_read|ALT_INV_count\(12) <= NOT \instance_block_v1|out_cnt_read|count\(12);
\instance_block_v1|out_cnt_read|ALT_INV_count\(15) <= NOT \instance_block_v1|out_cnt_read|count\(15);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(5) <= NOT \instance_block_v1|acq_cnt_read|count\(5);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(4) <= NOT \instance_block_v1|acq_cnt_read|count\(4);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(3) <= NOT \instance_block_v1|acq_cnt_read|count\(3);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(2) <= NOT \instance_block_v1|acq_cnt_read|count\(2);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(1) <= NOT \instance_block_v1|acq_cnt_read|count\(1);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(0) <= NOT \instance_block_v1|acq_cnt_read|count\(0);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(8) <= NOT \instance_block_v1|acq_cnt_read|count\(8);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(7) <= NOT \instance_block_v1|acq_cnt_read|count\(7);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(6) <= NOT \instance_block_v1|acq_cnt_read|count\(6);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(11) <= NOT \instance_block_v1|acq_cnt_read|count\(11);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(10) <= NOT \instance_block_v1|acq_cnt_read|count\(10);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(9) <= NOT \instance_block_v1|acq_cnt_read|count\(9);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(14) <= NOT \instance_block_v1|acq_cnt_read|count\(14);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(13) <= NOT \instance_block_v1|acq_cnt_read|count\(13);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(12) <= NOT \instance_block_v1|acq_cnt_read|count\(12);
\instance_block_v1|acq_cnt_read|ALT_INV_count\(15) <= NOT \instance_block_v1|acq_cnt_read|count\(15);
\instance_ADC2|ALT_INV_cpt\(3) <= NOT \instance_ADC2|cpt\(3);
\instance_ADC2|ALT_INV_cpt\(1) <= NOT \instance_ADC2|cpt\(1);
\instance_ADC2|ALT_INV_cpt\(0) <= NOT \instance_ADC2|cpt\(0);
\instance_ADC2|ALT_INV_cpt\(12) <= NOT \instance_ADC2|cpt\(12);
\instance_ADC2|ALT_INV_cpt\(8) <= NOT \instance_ADC2|cpt\(8);
\instance_ADC2|ALT_INV_cpt\(7) <= NOT \instance_ADC2|cpt\(7);
\instance_ADC2|ALT_INV_cpt\(9) <= NOT \instance_ADC2|cpt\(9);
\instance_ADC2|ALT_INV_cpt\(10) <= NOT \instance_ADC2|cpt\(10);
\instance_ADC2|ALT_INV_cpt\(11) <= NOT \instance_ADC2|cpt\(11);
\instance_ADC2|ALT_INV_cpt\(5) <= NOT \instance_ADC2|cpt\(5);
\instance_ADC2|ALT_INV_cpt\(2) <= NOT \instance_ADC2|cpt\(2);
\instance_ADC2|ALT_INV_cpt\(6) <= NOT \instance_ADC2|cpt\(6);
\instance_ADC2|ALT_INV_cpt\(4) <= NOT \instance_ADC2|cpt\(4);

-- Location: IOOBUF_X4_Y0_N2
\ADC_CONVST~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instance_ADC2|CurrentState.CONVST~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_ADC_CONVST);

-- Location: IOOBUF_X6_Y0_N19
\ADC_SCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instance_ADC2|ADC_SCK~0_combout\,
	devoe => ww_devoe,
	o => ww_ADC_SCK);

-- Location: IOOBUF_X6_Y0_N36
\ADC_SDI~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instance_ADC2|reg_cmd\(5),
	devoe => ww_devoe,
	o => ww_ADC_SDI);

-- Location: IOOBUF_X65_Y0_N36
\ECHANTE~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instance_ADC2|CurrentState.CONVST~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_ECHANTE);

-- Location: IOOBUF_X61_Y0_N53
\ECHANTS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instance_ADC2|CurrentState.mesure_faite~q\,
	devoe => ww_devoe,
	o => ww_ECHANTS);

-- Location: IOOBUF_X65_Y0_N53
\measure_done~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instance_ADC2|CurrentState.mesure_faite~q\,
	devoe => ww_devoe,
	o => ww_measure_done);

-- Location: IOOBUF_X53_Y0_N53
\start_trait~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_start_trait);

-- Location: IOOBUF_X57_Y0_N19
\fin_trait~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_fin_trait);

-- Location: IOOBUF_X68_Y12_N22
\led_acq_cnt_read~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instance_block_v1|ctr_unit|state.trt~q\,
	devoe => ww_devoe,
	o => ww_led_acq_cnt_read);

-- Location: IOOBUF_X68_Y13_N39
\led_acq_cnt_write~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instance_block_v1|ctr_unit|state.acq~q\,
	devoe => ww_devoe,
	o => ww_led_acq_cnt_write);

-- Location: IOOBUF_X68_Y13_N5
\led_out_cnt_read~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instance_block_v1|ctr_unit|state.res~q\,
	devoe => ww_devoe,
	o => ww_led_out_cnt_read);

-- Location: IOOBUF_X68_Y13_N22
\led_out_cnt_write~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instance_block_v1|ctr_unit|state.trt~q\,
	devoe => ww_devoe,
	o => ww_led_out_cnt_write);

-- Location: IOOBUF_X38_Y0_N36
\SCL~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instance_DAC|scl~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_SCL);

-- Location: IOOBUF_X36_Y0_N53
\SDA~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instance_DAC|Selector19~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_SDA);

-- Location: IOIBUF_X38_Y0_N1
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G6
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X46_Y0_N35
\button_rst~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button_rst,
	o => \button_rst~input_o\);

-- Location: FF_X27_Y7_N52
\instance_DAC|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_DAC|Add0~17_sumout\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|count\(1));

-- Location: LABCELL_X27_Y7_N30
\instance_DAC|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Add0~13_sumout\ = SUM(( \instance_DAC|count\(0) ) + ( VCC ) + ( !VCC ))
-- \instance_DAC|Add0~14\ = CARRY(( \instance_DAC|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_DAC|ALT_INV_count\(0),
	cin => GND,
	sumout => \instance_DAC|Add0~13_sumout\,
	cout => \instance_DAC|Add0~14\);

-- Location: FF_X27_Y7_N10
\instance_DAC|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_DAC|Add0~13_sumout\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|count\(0));

-- Location: LABCELL_X27_Y7_N33
\instance_DAC|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Add0~17_sumout\ = SUM(( \instance_DAC|count\(1) ) + ( GND ) + ( \instance_DAC|Add0~14\ ))
-- \instance_DAC|Add0~18\ = CARRY(( \instance_DAC|count\(1) ) + ( GND ) + ( \instance_DAC|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_DAC|ALT_INV_count\(1),
	cin => \instance_DAC|Add0~14\,
	sumout => \instance_DAC|Add0~17_sumout\,
	cout => \instance_DAC|Add0~18\);

-- Location: FF_X27_Y7_N53
\instance_DAC|count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_DAC|Add0~17_sumout\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|count[1]~DUPLICATE_q\);

-- Location: FF_X27_Y7_N11
\instance_DAC|count[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_DAC|Add0~13_sumout\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|count[0]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y7_N36
\instance_DAC|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Add0~21_sumout\ = SUM(( \instance_DAC|count[2]~DUPLICATE_q\ ) + ( GND ) + ( \instance_DAC|Add0~18\ ))
-- \instance_DAC|Add0~22\ = CARRY(( \instance_DAC|count[2]~DUPLICATE_q\ ) + ( GND ) + ( \instance_DAC|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_DAC|ALT_INV_count[2]~DUPLICATE_q\,
	cin => \instance_DAC|Add0~18\,
	sumout => \instance_DAC|Add0~21_sumout\,
	cout => \instance_DAC|Add0~22\);

-- Location: LABCELL_X27_Y7_N6
\instance_DAC|count~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|count~4_combout\ = ( \instance_DAC|Add0~21_sumout\ & ( \instance_DAC|count[1]~DUPLICATE_q\ & ( (!\instance_DAC|Equal0~0_combout\) # (!\instance_DAC|count[0]~DUPLICATE_q\) ) ) ) # ( \instance_DAC|Add0~21_sumout\ & ( 
-- !\instance_DAC|count[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_DAC|ALT_INV_Equal0~0_combout\,
	datad => \instance_DAC|ALT_INV_count[0]~DUPLICATE_q\,
	datae => \instance_DAC|ALT_INV_Add0~21_sumout\,
	dataf => \instance_DAC|ALT_INV_count[1]~DUPLICATE_q\,
	combout => \instance_DAC|count~4_combout\);

-- Location: FF_X27_Y7_N8
\instance_DAC|count[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_DAC|count~4_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|count[2]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y7_N39
\instance_DAC|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Add0~25_sumout\ = SUM(( \instance_DAC|count\(3) ) + ( GND ) + ( \instance_DAC|Add0~22\ ))
-- \instance_DAC|Add0~26\ = CARRY(( \instance_DAC|count\(3) ) + ( GND ) + ( \instance_DAC|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_count\(3),
	cin => \instance_DAC|Add0~22\,
	sumout => \instance_DAC|Add0~25_sumout\,
	cout => \instance_DAC|Add0~26\);

-- Location: LABCELL_X27_Y7_N21
\instance_DAC|count~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|count~3_combout\ = ( \instance_DAC|count[1]~DUPLICATE_q\ & ( (\instance_DAC|Add0~25_sumout\ & ((!\instance_DAC|Equal0~0_combout\) # (!\instance_DAC|count\(0)))) ) ) # ( !\instance_DAC|count[1]~DUPLICATE_q\ & ( \instance_DAC|Add0~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000010100000111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_Equal0~0_combout\,
	datac => \instance_DAC|ALT_INV_Add0~25_sumout\,
	datad => \instance_DAC|ALT_INV_count\(0),
	dataf => \instance_DAC|ALT_INV_count[1]~DUPLICATE_q\,
	combout => \instance_DAC|count~3_combout\);

-- Location: FF_X27_Y7_N23
\instance_DAC|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_DAC|count~3_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|count\(3));

-- Location: LABCELL_X27_Y7_N42
\instance_DAC|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Add0~9_sumout\ = SUM(( \instance_DAC|count\(4) ) + ( GND ) + ( \instance_DAC|Add0~26\ ))
-- \instance_DAC|Add0~10\ = CARRY(( \instance_DAC|count\(4) ) + ( GND ) + ( \instance_DAC|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_DAC|ALT_INV_count\(4),
	cin => \instance_DAC|Add0~26\,
	sumout => \instance_DAC|Add0~9_sumout\,
	cout => \instance_DAC|Add0~10\);

-- Location: LABCELL_X27_Y7_N18
\instance_DAC|count~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|count~2_combout\ = ( \instance_DAC|count[1]~DUPLICATE_q\ & ( (\instance_DAC|Add0~9_sumout\ & ((!\instance_DAC|Equal0~0_combout\) # (!\instance_DAC|count\(0)))) ) ) # ( !\instance_DAC|count[1]~DUPLICATE_q\ & ( \instance_DAC|Add0~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001000100011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_Equal0~0_combout\,
	datab => \instance_DAC|ALT_INV_Add0~9_sumout\,
	datad => \instance_DAC|ALT_INV_count\(0),
	dataf => \instance_DAC|ALT_INV_count[1]~DUPLICATE_q\,
	combout => \instance_DAC|count~2_combout\);

-- Location: FF_X27_Y7_N19
\instance_DAC|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_DAC|count~2_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|count\(4));

-- Location: LABCELL_X27_Y7_N45
\instance_DAC|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Add0~5_sumout\ = SUM(( \instance_DAC|count\(5) ) + ( GND ) + ( \instance_DAC|Add0~10\ ))
-- \instance_DAC|Add0~6\ = CARRY(( \instance_DAC|count\(5) ) + ( GND ) + ( \instance_DAC|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_DAC|ALT_INV_count\(5),
	cin => \instance_DAC|Add0~10\,
	sumout => \instance_DAC|Add0~5_sumout\,
	cout => \instance_DAC|Add0~6\);

-- Location: LABCELL_X27_Y7_N15
\instance_DAC|count~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|count~1_combout\ = ( \instance_DAC|count[1]~DUPLICATE_q\ & ( (\instance_DAC|Add0~5_sumout\ & ((!\instance_DAC|count[0]~DUPLICATE_q\) # (!\instance_DAC|Equal0~0_combout\))) ) ) # ( !\instance_DAC|count[1]~DUPLICATE_q\ & ( 
-- \instance_DAC|Add0~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011000000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_DAC|ALT_INV_count[0]~DUPLICATE_q\,
	datac => \instance_DAC|ALT_INV_Add0~5_sumout\,
	datad => \instance_DAC|ALT_INV_Equal0~0_combout\,
	dataf => \instance_DAC|ALT_INV_count[1]~DUPLICATE_q\,
	combout => \instance_DAC|count~1_combout\);

-- Location: FF_X27_Y7_N16
\instance_DAC|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_DAC|count~1_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|count\(5));

-- Location: FF_X27_Y7_N14
\instance_DAC|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_DAC|count~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|count\(6));

-- Location: FF_X27_Y7_N7
\instance_DAC|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_DAC|count~4_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|count\(2));

-- Location: LABCELL_X27_Y7_N54
\instance_DAC|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Equal0~0_combout\ = ( \instance_DAC|count\(4) & ( (\instance_DAC|count\(3) & (\instance_DAC|count\(5) & (\instance_DAC|count\(6) & !\instance_DAC|count\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_count\(3),
	datab => \instance_DAC|ALT_INV_count\(5),
	datac => \instance_DAC|ALT_INV_count\(6),
	datad => \instance_DAC|ALT_INV_count\(2),
	dataf => \instance_DAC|ALT_INV_count\(4),
	combout => \instance_DAC|Equal0~0_combout\);

-- Location: LABCELL_X27_Y7_N48
\instance_DAC|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Add0~1_sumout\ = SUM(( \instance_DAC|count\(6) ) + ( GND ) + ( \instance_DAC|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_DAC|ALT_INV_count\(6),
	cin => \instance_DAC|Add0~6\,
	sumout => \instance_DAC|Add0~1_sumout\);

-- Location: LABCELL_X27_Y7_N12
\instance_DAC|count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|count~0_combout\ = ( \instance_DAC|Add0~1_sumout\ & ( (!\instance_DAC|count[1]~DUPLICATE_q\) # ((!\instance_DAC|count[0]~DUPLICATE_q\) # (!\instance_DAC|Equal0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111110111111101111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \instance_DAC|ALT_INV_count[0]~DUPLICATE_q\,
	datac => \instance_DAC|ALT_INV_Equal0~0_combout\,
	dataf => \instance_DAC|ALT_INV_Add0~1_sumout\,
	combout => \instance_DAC|count~0_combout\);

-- Location: LABCELL_X27_Y8_N12
\instance_DAC|data_clk~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|data_clk~3_combout\ = ( \instance_DAC|Add0~13_sumout\ & ( \instance_DAC|Add0~17_sumout\ & ( (!\instance_DAC|Add0~5_sumout\ & ((!\instance_DAC|Add0~25_sumout\) # ((!\instance_DAC|Add0~21_sumout\) # (!\instance_DAC|Add0~9_sumout\)))) ) ) ) # ( 
-- !\instance_DAC|Add0~13_sumout\ & ( \instance_DAC|Add0~17_sumout\ & ( (!\instance_DAC|Add0~5_sumout\ & ((!\instance_DAC|Add0~25_sumout\) # ((!\instance_DAC|Add0~21_sumout\) # (!\instance_DAC|Add0~9_sumout\)))) ) ) ) # ( \instance_DAC|Add0~13_sumout\ & ( 
-- !\instance_DAC|Add0~17_sumout\ & ( (!\instance_DAC|Add0~5_sumout\ & ((!\instance_DAC|Add0~25_sumout\) # ((!\instance_DAC|Add0~21_sumout\) # (!\instance_DAC|Add0~9_sumout\)))) ) ) ) # ( !\instance_DAC|Add0~13_sumout\ & ( !\instance_DAC|Add0~17_sumout\ & ( 
-- !\instance_DAC|Add0~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001110000011110000111000001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_Add0~25_sumout\,
	datab => \instance_DAC|ALT_INV_Add0~21_sumout\,
	datac => \instance_DAC|ALT_INV_Add0~5_sumout\,
	datad => \instance_DAC|ALT_INV_Add0~9_sumout\,
	datae => \instance_DAC|ALT_INV_Add0~13_sumout\,
	dataf => \instance_DAC|ALT_INV_Add0~17_sumout\,
	combout => \instance_DAC|data_clk~3_combout\);

-- Location: LABCELL_X27_Y7_N57
\instance_DAC|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Equal0~1_combout\ = ( \instance_DAC|count\(1) & ( (\instance_DAC|count[0]~DUPLICATE_q\ & \instance_DAC|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_DAC|ALT_INV_count[0]~DUPLICATE_q\,
	datad => \instance_DAC|ALT_INV_Equal0~0_combout\,
	dataf => \instance_DAC|ALT_INV_count\(1),
	combout => \instance_DAC|Equal0~1_combout\);

-- Location: LABCELL_X27_Y8_N48
\instance_DAC|data_clk~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|data_clk~2_combout\ = ( !\instance_DAC|Equal0~1_combout\ & ( \instance_DAC|Add0~17_sumout\ & ( (\instance_DAC|Add0~25_sumout\ & (\instance_DAC|Add0~21_sumout\ & (\instance_DAC|Add0~5_sumout\ & \instance_DAC|Add0~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_Add0~25_sumout\,
	datab => \instance_DAC|ALT_INV_Add0~21_sumout\,
	datac => \instance_DAC|ALT_INV_Add0~5_sumout\,
	datad => \instance_DAC|ALT_INV_Add0~9_sumout\,
	datae => \instance_DAC|ALT_INV_Equal0~1_combout\,
	dataf => \instance_DAC|ALT_INV_Add0~17_sumout\,
	combout => \instance_DAC|data_clk~2_combout\);

-- Location: LABCELL_X27_Y8_N33
\instance_DAC|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|LessThan1~0_combout\ = ( \instance_DAC|Add0~17_sumout\ & ( \instance_DAC|Add0~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_DAC|ALT_INV_Add0~13_sumout\,
	dataf => \instance_DAC|ALT_INV_Add0~17_sumout\,
	combout => \instance_DAC|LessThan1~0_combout\);

-- Location: LABCELL_X27_Y8_N54
\instance_DAC|data_clk~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|data_clk~1_combout\ = ( \instance_DAC|Equal0~1_combout\ & ( \instance_DAC|LessThan1~0_combout\ & ( (\instance_DAC|Add0~25_sumout\ & (\instance_DAC|Add0~21_sumout\ & \instance_DAC|Add0~9_sumout\)) ) ) ) # ( !\instance_DAC|Equal0~1_combout\ & 
-- ( \instance_DAC|LessThan1~0_combout\ & ( ((\instance_DAC|Add0~25_sumout\ & (\instance_DAC|Add0~21_sumout\ & \instance_DAC|Add0~9_sumout\))) # (\instance_DAC|Add0~5_sumout\) ) ) ) # ( !\instance_DAC|Equal0~1_combout\ & ( !\instance_DAC|LessThan1~0_combout\ 
-- & ( \instance_DAC|Add0~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000111110000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_Add0~25_sumout\,
	datab => \instance_DAC|ALT_INV_Add0~21_sumout\,
	datac => \instance_DAC|ALT_INV_Add0~5_sumout\,
	datad => \instance_DAC|ALT_INV_Add0~9_sumout\,
	datae => \instance_DAC|ALT_INV_Equal0~1_combout\,
	dataf => \instance_DAC|ALT_INV_LessThan1~0_combout\,
	combout => \instance_DAC|data_clk~1_combout\);

-- Location: LABCELL_X27_Y8_N18
\instance_DAC|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|LessThan1~1_combout\ = ( !\instance_DAC|Equal0~1_combout\ & ( \instance_DAC|LessThan1~0_combout\ & ( ((\instance_DAC|Add0~25_sumout\ & (\instance_DAC|Add0~21_sumout\ & \instance_DAC|Add0~9_sumout\))) # (\instance_DAC|Add0~5_sumout\) ) ) ) # 
-- ( !\instance_DAC|Equal0~1_combout\ & ( !\instance_DAC|LessThan1~0_combout\ & ( \instance_DAC|Add0~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_Add0~25_sumout\,
	datab => \instance_DAC|ALT_INV_Add0~21_sumout\,
	datac => \instance_DAC|ALT_INV_Add0~5_sumout\,
	datad => \instance_DAC|ALT_INV_Add0~9_sumout\,
	datae => \instance_DAC|ALT_INV_Equal0~1_combout\,
	dataf => \instance_DAC|ALT_INV_LessThan1~0_combout\,
	combout => \instance_DAC|LessThan1~1_combout\);

-- Location: LABCELL_X27_Y8_N6
\instance_DAC|data_clk~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|data_clk~4_combout\ = ( \instance_DAC|data_clk~1_combout\ & ( \instance_DAC|LessThan1~1_combout\ & ( (!\instance_DAC|count~0_combout\) # (\instance_DAC|data_clk~3_combout\) ) ) ) # ( !\instance_DAC|data_clk~1_combout\ & ( 
-- \instance_DAC|LessThan1~1_combout\ & ( (!\instance_DAC|count~0_combout\ & ((\instance_DAC|data_clk~2_combout\))) # (\instance_DAC|count~0_combout\ & (\instance_DAC|data_clk~3_combout\)) ) ) ) # ( \instance_DAC|data_clk~1_combout\ & ( 
-- !\instance_DAC|LessThan1~1_combout\ & ( (\instance_DAC|count~0_combout\ & \instance_DAC|data_clk~3_combout\) ) ) ) # ( !\instance_DAC|data_clk~1_combout\ & ( !\instance_DAC|LessThan1~1_combout\ & ( (\instance_DAC|count~0_combout\ & 
-- \instance_DAC|data_clk~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011011000110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_count~0_combout\,
	datab => \instance_DAC|ALT_INV_data_clk~3_combout\,
	datac => \instance_DAC|ALT_INV_data_clk~2_combout\,
	datae => \instance_DAC|ALT_INV_data_clk~1_combout\,
	dataf => \instance_DAC|ALT_INV_LessThan1~1_combout\,
	combout => \instance_DAC|data_clk~4_combout\);

-- Location: FF_X27_Y8_N8
\instance_DAC|data_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instance_DAC|data_clk~4_combout\,
	ena => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|data_clk~q\);

-- Location: LABCELL_X27_Y8_N3
\instance_DAC|bit_cnt[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|bit_cnt[0]~0_combout\ = !\instance_DAC|bit_cnt\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_DAC|ALT_INV_bit_cnt\(0),
	combout => \instance_DAC|bit_cnt[0]~0_combout\);

-- Location: MLABCELL_X25_Y8_N12
\instance_DAC|Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector17~0_combout\ = !\instance_DAC|bit_cnt\(1) $ (!\instance_DAC|bit_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_DAC|ALT_INV_bit_cnt\(1),
	datad => \instance_DAC|ALT_INV_bit_cnt\(0),
	combout => \instance_DAC|Selector17~0_combout\);

-- Location: FF_X28_Y8_N2
\instance_DAC|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	asdata => \instance_DAC|Selector17~0_combout\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_DAC|WideOr8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|bit_cnt\(1));

-- Location: MLABCELL_X32_Y6_N33
\instance_block_v1|cycle_enable[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|cycle_enable[0]~5_combout\ = ( !\instance_block_v1|cycle_enable\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \instance_block_v1|ALT_INV_cycle_enable\(0),
	combout => \instance_block_v1|cycle_enable[0]~5_combout\);

-- Location: LABCELL_X33_Y6_N30
\instance_block_v1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|Add1~9_sumout\ = SUM(( \instance_block_v1|data_clk_cycle\(0) ) + ( VCC ) + ( !VCC ))
-- \instance_block_v1|Add1~10\ = CARRY(( \instance_block_v1|data_clk_cycle\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|ALT_INV_data_clk_cycle\(0),
	cin => GND,
	sumout => \instance_block_v1|Add1~9_sumout\,
	cout => \instance_block_v1|Add1~10\);

-- Location: LABCELL_X33_Y6_N6
\instance_block_v1|data_clk_cycle~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|data_clk_cycle~1_combout\ = ( \instance_block_v1|data_clk_cycle\(1) & ( \instance_block_v1|Add1~9_sumout\ ) ) # ( !\instance_block_v1|data_clk_cycle\(1) & ( (\instance_block_v1|Add1~9_sumout\ & ((!\instance_block_v1|Equal0~0_combout\) # 
-- (!\instance_block_v1|data_clk_cycle\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000011110000110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|ALT_INV_Equal0~0_combout\,
	datac => \instance_block_v1|ALT_INV_Add1~9_sumout\,
	datad => \instance_block_v1|ALT_INV_data_clk_cycle\(2),
	dataf => \instance_block_v1|ALT_INV_data_clk_cycle\(1),
	combout => \instance_block_v1|data_clk_cycle~1_combout\);

-- Location: FF_X33_Y6_N8
\instance_block_v1|data_clk_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|data_clk_cycle~1_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|data_clk_cycle\(0));

-- Location: LABCELL_X33_Y6_N33
\instance_block_v1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|Add1~5_sumout\ = SUM(( \instance_block_v1|data_clk_cycle\(1) ) + ( GND ) + ( \instance_block_v1|Add1~10\ ))
-- \instance_block_v1|Add1~6\ = CARRY(( \instance_block_v1|data_clk_cycle\(1) ) + ( GND ) + ( \instance_block_v1|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \instance_block_v1|ALT_INV_data_clk_cycle\(1),
	cin => \instance_block_v1|Add1~10\,
	sumout => \instance_block_v1|Add1~5_sumout\,
	cout => \instance_block_v1|Add1~6\);

-- Location: FF_X33_Y6_N34
\instance_block_v1|data_clk_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|Add1~5_sumout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|data_clk_cycle\(1));

-- Location: LABCELL_X33_Y6_N36
\instance_block_v1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|Add1~1_sumout\ = SUM(( \instance_block_v1|data_clk_cycle\(2) ) + ( GND ) + ( \instance_block_v1|Add1~6\ ))
-- \instance_block_v1|Add1~2\ = CARRY(( \instance_block_v1|data_clk_cycle\(2) ) + ( GND ) + ( \instance_block_v1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|ALT_INV_data_clk_cycle\(2),
	cin => \instance_block_v1|Add1~6\,
	sumout => \instance_block_v1|Add1~1_sumout\,
	cout => \instance_block_v1|Add1~2\);

-- Location: LABCELL_X33_Y6_N0
\instance_block_v1|data_clk_cycle~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|data_clk_cycle~0_combout\ = ( \instance_block_v1|data_clk_cycle\(1) & ( \instance_block_v1|Add1~1_sumout\ ) ) # ( !\instance_block_v1|data_clk_cycle\(1) & ( (\instance_block_v1|Add1~1_sumout\ & ((!\instance_block_v1|Equal0~0_combout\) # 
-- (!\instance_block_v1|data_clk_cycle\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|ALT_INV_Add1~1_sumout\,
	datac => \instance_block_v1|ALT_INV_Equal0~0_combout\,
	datad => \instance_block_v1|ALT_INV_data_clk_cycle\(2),
	dataf => \instance_block_v1|ALT_INV_data_clk_cycle\(1),
	combout => \instance_block_v1|data_clk_cycle~0_combout\);

-- Location: FF_X33_Y6_N1
\instance_block_v1|data_clk_cycle[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|data_clk_cycle~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|data_clk_cycle\(2));

-- Location: LABCELL_X33_Y6_N39
\instance_block_v1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|Add1~25_sumout\ = SUM(( \instance_block_v1|data_clk_cycle\(3) ) + ( GND ) + ( \instance_block_v1|Add1~2\ ))
-- \instance_block_v1|Add1~26\ = CARRY(( \instance_block_v1|data_clk_cycle\(3) ) + ( GND ) + ( \instance_block_v1|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|ALT_INV_data_clk_cycle\(3),
	cin => \instance_block_v1|Add1~2\,
	sumout => \instance_block_v1|Add1~25_sumout\,
	cout => \instance_block_v1|Add1~26\);

-- Location: FF_X33_Y6_N35
\instance_block_v1|data_clk_cycle[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|Add1~5_sumout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|data_clk_cycle[1]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y6_N12
\instance_block_v1|data_clk_cycle~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|data_clk_cycle~5_combout\ = ( \instance_block_v1|data_clk_cycle\(2) & ( (\instance_block_v1|Add1~25_sumout\ & ((!\instance_block_v1|Equal0~0_combout\) # (\instance_block_v1|data_clk_cycle[1]~DUPLICATE_q\))) ) ) # ( 
-- !\instance_block_v1|data_clk_cycle\(2) & ( \instance_block_v1|Add1~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011000000110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|ALT_INV_Add1~25_sumout\,
	datac => \instance_block_v1|ALT_INV_data_clk_cycle[1]~DUPLICATE_q\,
	datad => \instance_block_v1|ALT_INV_Equal0~0_combout\,
	dataf => \instance_block_v1|ALT_INV_data_clk_cycle\(2),
	combout => \instance_block_v1|data_clk_cycle~5_combout\);

-- Location: FF_X33_Y6_N14
\instance_block_v1|data_clk_cycle[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|data_clk_cycle~5_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|data_clk_cycle\(3));

-- Location: LABCELL_X33_Y6_N42
\instance_block_v1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|Add1~21_sumout\ = SUM(( \instance_block_v1|data_clk_cycle\(4) ) + ( GND ) + ( \instance_block_v1|Add1~26\ ))
-- \instance_block_v1|Add1~22\ = CARRY(( \instance_block_v1|data_clk_cycle\(4) ) + ( GND ) + ( \instance_block_v1|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|ALT_INV_data_clk_cycle\(4),
	cin => \instance_block_v1|Add1~26\,
	sumout => \instance_block_v1|Add1~21_sumout\,
	cout => \instance_block_v1|Add1~22\);

-- Location: LABCELL_X33_Y6_N3
\instance_block_v1|data_clk_cycle~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|data_clk_cycle~4_combout\ = ( \instance_block_v1|data_clk_cycle\(2) & ( (\instance_block_v1|Add1~21_sumout\ & ((!\instance_block_v1|Equal0~0_combout\) # (\instance_block_v1|data_clk_cycle[1]~DUPLICATE_q\))) ) ) # ( 
-- !\instance_block_v1|data_clk_cycle\(2) & ( \instance_block_v1|Add1~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ALT_INV_data_clk_cycle[1]~DUPLICATE_q\,
	datac => \instance_block_v1|ALT_INV_Add1~21_sumout\,
	datad => \instance_block_v1|ALT_INV_Equal0~0_combout\,
	dataf => \instance_block_v1|ALT_INV_data_clk_cycle\(2),
	combout => \instance_block_v1|data_clk_cycle~4_combout\);

-- Location: FF_X33_Y6_N5
\instance_block_v1|data_clk_cycle[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|data_clk_cycle~4_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|data_clk_cycle\(4));

-- Location: LABCELL_X33_Y6_N45
\instance_block_v1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|Add1~17_sumout\ = SUM(( \instance_block_v1|data_clk_cycle\(5) ) + ( GND ) + ( \instance_block_v1|Add1~22\ ))
-- \instance_block_v1|Add1~18\ = CARRY(( \instance_block_v1|data_clk_cycle\(5) ) + ( GND ) + ( \instance_block_v1|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ALT_INV_data_clk_cycle\(5),
	cin => \instance_block_v1|Add1~22\,
	sumout => \instance_block_v1|Add1~17_sumout\,
	cout => \instance_block_v1|Add1~18\);

-- Location: LABCELL_X33_Y6_N9
\instance_block_v1|data_clk_cycle~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|data_clk_cycle~3_combout\ = ( \instance_block_v1|data_clk_cycle\(2) & ( (\instance_block_v1|Add1~17_sumout\ & ((!\instance_block_v1|Equal0~0_combout\) # (\instance_block_v1|data_clk_cycle[1]~DUPLICATE_q\))) ) ) # ( 
-- !\instance_block_v1|data_clk_cycle\(2) & ( \instance_block_v1|Add1~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001101000011010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ALT_INV_data_clk_cycle[1]~DUPLICATE_q\,
	datab => \instance_block_v1|ALT_INV_Equal0~0_combout\,
	datac => \instance_block_v1|ALT_INV_Add1~17_sumout\,
	dataf => \instance_block_v1|ALT_INV_data_clk_cycle\(2),
	combout => \instance_block_v1|data_clk_cycle~3_combout\);

-- Location: FF_X33_Y6_N10
\instance_block_v1|data_clk_cycle[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|data_clk_cycle~3_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|data_clk_cycle\(5));

-- Location: LABCELL_X33_Y6_N48
\instance_block_v1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|Add1~13_sumout\ = SUM(( \instance_block_v1|data_clk_cycle\(6) ) + ( GND ) + ( \instance_block_v1|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|ALT_INV_data_clk_cycle\(6),
	cin => \instance_block_v1|Add1~18\,
	sumout => \instance_block_v1|Add1~13_sumout\);

-- Location: LABCELL_X33_Y6_N15
\instance_block_v1|data_clk_cycle~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|data_clk_cycle~2_combout\ = ( \instance_block_v1|data_clk_cycle\(2) & ( (\instance_block_v1|Add1~13_sumout\ & ((!\instance_block_v1|Equal0~0_combout\) # (\instance_block_v1|data_clk_cycle[1]~DUPLICATE_q\))) ) ) # ( 
-- !\instance_block_v1|data_clk_cycle\(2) & ( \instance_block_v1|Add1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ALT_INV_data_clk_cycle[1]~DUPLICATE_q\,
	datac => \instance_block_v1|ALT_INV_Add1~13_sumout\,
	datad => \instance_block_v1|ALT_INV_Equal0~0_combout\,
	dataf => \instance_block_v1|ALT_INV_data_clk_cycle\(2),
	combout => \instance_block_v1|data_clk_cycle~2_combout\);

-- Location: FF_X33_Y6_N16
\instance_block_v1|data_clk_cycle[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|data_clk_cycle~2_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|data_clk_cycle\(6));

-- Location: LABCELL_X33_Y6_N18
\instance_block_v1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|Equal0~0_combout\ = ( \instance_block_v1|data_clk_cycle\(5) & ( \instance_block_v1|data_clk_cycle\(6) & ( (\instance_block_v1|data_clk_cycle\(3) & (\instance_block_v1|data_clk_cycle\(4) & !\instance_block_v1|data_clk_cycle\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|ALT_INV_data_clk_cycle\(3),
	datac => \instance_block_v1|ALT_INV_data_clk_cycle\(4),
	datad => \instance_block_v1|ALT_INV_data_clk_cycle\(0),
	datae => \instance_block_v1|ALT_INV_data_clk_cycle\(5),
	dataf => \instance_block_v1|ALT_INV_data_clk_cycle\(6),
	combout => \instance_block_v1|Equal0~0_combout\);

-- Location: LABCELL_X33_Y6_N27
\instance_block_v1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|Equal0~1_combout\ = ( \instance_block_v1|data_clk_cycle\(2) & ( (\instance_block_v1|Equal0~0_combout\ & !\instance_block_v1|data_clk_cycle\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ALT_INV_Equal0~0_combout\,
	datad => \instance_block_v1|ALT_INV_data_clk_cycle\(1),
	dataf => \instance_block_v1|ALT_INV_data_clk_cycle\(2),
	combout => \instance_block_v1|Equal0~1_combout\);

-- Location: FF_X32_Y6_N34
\instance_block_v1|cycle_enable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|cycle_enable[0]~5_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_block_v1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|cycle_enable\(0));

-- Location: MLABCELL_X32_Y6_N24
\instance_block_v1|cycle_enable[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|cycle_enable[1]~4_combout\ = ( \instance_block_v1|cycle_enable\(1) & ( \instance_block_v1|cycle_enable\(0) & ( (!\instance_block_v1|data_clk_cycle\(2)) # ((!\instance_block_v1|Equal0~0_combout\) # 
-- (\instance_block_v1|data_clk_cycle[1]~DUPLICATE_q\)) ) ) ) # ( !\instance_block_v1|cycle_enable\(1) & ( \instance_block_v1|cycle_enable\(0) & ( (\instance_block_v1|data_clk_cycle\(2) & (\instance_block_v1|Equal0~0_combout\ & 
-- !\instance_block_v1|data_clk_cycle[1]~DUPLICATE_q\)) ) ) ) # ( \instance_block_v1|cycle_enable\(1) & ( !\instance_block_v1|cycle_enable\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010000000100001110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ALT_INV_data_clk_cycle\(2),
	datab => \instance_block_v1|ALT_INV_Equal0~0_combout\,
	datac => \instance_block_v1|ALT_INV_data_clk_cycle[1]~DUPLICATE_q\,
	datae => \instance_block_v1|ALT_INV_cycle_enable\(1),
	dataf => \instance_block_v1|ALT_INV_cycle_enable\(0),
	combout => \instance_block_v1|cycle_enable[1]~4_combout\);

-- Location: FF_X32_Y6_N25
\instance_block_v1|cycle_enable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|cycle_enable[1]~4_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|cycle_enable\(1));

-- Location: MLABCELL_X32_Y6_N18
\instance_block_v1|cycle_enable[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|cycle_enable[2]~3_combout\ = ( \instance_block_v1|cycle_enable\(2) & ( \instance_block_v1|cycle_enable\(0) & ( (!\instance_block_v1|data_clk_cycle\(2)) # ((!\instance_block_v1|Equal0~0_combout\) # ((!\instance_block_v1|cycle_enable\(1)) 
-- # (\instance_block_v1|data_clk_cycle[1]~DUPLICATE_q\))) ) ) ) # ( !\instance_block_v1|cycle_enable\(2) & ( \instance_block_v1|cycle_enable\(0) & ( (\instance_block_v1|data_clk_cycle\(2) & (\instance_block_v1|Equal0~0_combout\ & 
-- (!\instance_block_v1|data_clk_cycle[1]~DUPLICATE_q\ & \instance_block_v1|cycle_enable\(1)))) ) ) ) # ( \instance_block_v1|cycle_enable\(2) & ( !\instance_block_v1|cycle_enable\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000100001111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ALT_INV_data_clk_cycle\(2),
	datab => \instance_block_v1|ALT_INV_Equal0~0_combout\,
	datac => \instance_block_v1|ALT_INV_data_clk_cycle[1]~DUPLICATE_q\,
	datad => \instance_block_v1|ALT_INV_cycle_enable\(1),
	datae => \instance_block_v1|ALT_INV_cycle_enable\(2),
	dataf => \instance_block_v1|ALT_INV_cycle_enable\(0),
	combout => \instance_block_v1|cycle_enable[2]~3_combout\);

-- Location: FF_X32_Y6_N20
\instance_block_v1|cycle_enable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|cycle_enable[2]~3_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|cycle_enable\(2));

-- Location: MLABCELL_X32_Y6_N12
\instance_block_v1|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|Equal1~0_combout\ = ( \instance_block_v1|cycle_enable\(0) & ( (\instance_block_v1|cycle_enable\(1) & \instance_block_v1|cycle_enable\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|ALT_INV_cycle_enable\(1),
	datac => \instance_block_v1|ALT_INV_cycle_enable\(2),
	dataf => \instance_block_v1|ALT_INV_cycle_enable\(0),
	combout => \instance_block_v1|Equal1~0_combout\);

-- Location: FF_X32_Y6_N46
\instance_block_v1|cycle_enable[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|cycle_enable~2_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_block_v1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|cycle_enable[3]~DUPLICATE_q\);

-- Location: MLABCELL_X32_Y6_N6
\instance_block_v1|cycle_enable[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|cycle_enable[4]~1_combout\ = ( \instance_block_v1|cycle_enable\(4) & ( \instance_block_v1|cycle_enable[3]~DUPLICATE_q\ & ( (!\instance_block_v1|data_clk_cycle\(2)) # ((!\instance_block_v1|Equal0~0_combout\) # 
-- ((!\instance_block_v1|Equal1~0_combout\) # (\instance_block_v1|data_clk_cycle[1]~DUPLICATE_q\))) ) ) ) # ( !\instance_block_v1|cycle_enable\(4) & ( \instance_block_v1|cycle_enable[3]~DUPLICATE_q\ & ( (\instance_block_v1|data_clk_cycle\(2) & 
-- (\instance_block_v1|Equal0~0_combout\ & (!\instance_block_v1|data_clk_cycle[1]~DUPLICATE_q\ & \instance_block_v1|Equal1~0_combout\))) ) ) ) # ( \instance_block_v1|cycle_enable\(4) & ( !\instance_block_v1|cycle_enable[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000100001111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ALT_INV_data_clk_cycle\(2),
	datab => \instance_block_v1|ALT_INV_Equal0~0_combout\,
	datac => \instance_block_v1|ALT_INV_data_clk_cycle[1]~DUPLICATE_q\,
	datad => \instance_block_v1|ALT_INV_Equal1~0_combout\,
	datae => \instance_block_v1|ALT_INV_cycle_enable\(4),
	dataf => \instance_block_v1|ALT_INV_cycle_enable[3]~DUPLICATE_q\,
	combout => \instance_block_v1|cycle_enable[4]~1_combout\);

-- Location: FF_X32_Y6_N7
\instance_block_v1|cycle_enable[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|cycle_enable[4]~1_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|cycle_enable\(4));

-- Location: MLABCELL_X32_Y6_N0
\instance_block_v1|cycle_enable~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|cycle_enable~0_combout\ = ( \instance_block_v1|cycle_enable\(5) & ( \instance_block_v1|cycle_enable\(4) & ( (!\instance_block_v1|Equal1~0_combout\) # (!\instance_block_v1|cycle_enable\(3)) ) ) ) # ( !\instance_block_v1|cycle_enable\(5) 
-- & ( \instance_block_v1|cycle_enable\(4) & ( (\instance_block_v1|Equal1~0_combout\ & \instance_block_v1|cycle_enable\(3)) ) ) ) # ( \instance_block_v1|cycle_enable\(5) & ( !\instance_block_v1|cycle_enable\(4) & ( (!\instance_block_v1|Equal1~0_combout\) # 
-- (\instance_block_v1|cycle_enable\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001111111100000000001100111111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|ALT_INV_Equal1~0_combout\,
	datad => \instance_block_v1|ALT_INV_cycle_enable\(3),
	datae => \instance_block_v1|ALT_INV_cycle_enable\(5),
	dataf => \instance_block_v1|ALT_INV_cycle_enable\(4),
	combout => \instance_block_v1|cycle_enable~0_combout\);

-- Location: FF_X32_Y6_N2
\instance_block_v1|cycle_enable[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|cycle_enable~0_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_block_v1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|cycle_enable\(5));

-- Location: MLABCELL_X32_Y6_N45
\instance_block_v1|cycle_enable~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|cycle_enable~2_combout\ = ( \instance_block_v1|cycle_enable\(3) & ( \instance_block_v1|cycle_enable\(4) & ( !\instance_block_v1|Equal1~0_combout\ ) ) ) # ( !\instance_block_v1|cycle_enable\(3) & ( \instance_block_v1|cycle_enable\(4) & ( 
-- \instance_block_v1|Equal1~0_combout\ ) ) ) # ( \instance_block_v1|cycle_enable\(3) & ( !\instance_block_v1|cycle_enable\(4) & ( !\instance_block_v1|Equal1~0_combout\ ) ) ) # ( !\instance_block_v1|cycle_enable\(3) & ( !\instance_block_v1|cycle_enable\(4) & 
-- ( (!\instance_block_v1|cycle_enable\(5) & \instance_block_v1|Equal1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010111100001111000000001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ALT_INV_cycle_enable\(5),
	datac => \instance_block_v1|ALT_INV_Equal1~0_combout\,
	datae => \instance_block_v1|ALT_INV_cycle_enable\(3),
	dataf => \instance_block_v1|ALT_INV_cycle_enable\(4),
	combout => \instance_block_v1|cycle_enable~2_combout\);

-- Location: FF_X32_Y6_N47
\instance_block_v1|cycle_enable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|cycle_enable~2_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_block_v1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|cycle_enable\(3));

-- Location: MLABCELL_X32_Y6_N36
\instance_block_v1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|LessThan0~0_combout\ = ( !\instance_block_v1|cycle_enable\(5) & ( \instance_block_v1|cycle_enable\(1) & ( (!\instance_block_v1|cycle_enable\(3)) # ((!\instance_block_v1|cycle_enable\(2)) # (!\instance_block_v1|cycle_enable\(4))) ) ) ) # 
-- ( !\instance_block_v1|cycle_enable\(5) & ( !\instance_block_v1|cycle_enable\(1) & ( (!\instance_block_v1|cycle_enable\(0)) # ((!\instance_block_v1|cycle_enable\(3)) # ((!\instance_block_v1|cycle_enable\(2)) # (!\instance_block_v1|cycle_enable\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110000000000000000011111111111111000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ALT_INV_cycle_enable\(0),
	datab => \instance_block_v1|ALT_INV_cycle_enable\(3),
	datac => \instance_block_v1|ALT_INV_cycle_enable\(2),
	datad => \instance_block_v1|ALT_INV_cycle_enable\(4),
	datae => \instance_block_v1|ALT_INV_cycle_enable\(5),
	dataf => \instance_block_v1|ALT_INV_cycle_enable\(1),
	combout => \instance_block_v1|LessThan0~0_combout\);

-- Location: MLABCELL_X25_Y8_N51
\instance_DAC|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Add1~0_combout\ = !\instance_DAC|bit_cnt\(2) $ (((!\instance_DAC|bit_cnt\(0)) # (!\instance_DAC|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011010010101010101101001010101010110100101010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_bit_cnt\(2),
	datac => \instance_DAC|ALT_INV_bit_cnt\(0),
	datad => \instance_DAC|ALT_INV_bit_cnt\(1),
	combout => \instance_DAC|Add1~0_combout\);

-- Location: FF_X28_Y8_N8
\instance_DAC|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	asdata => \instance_DAC|Add1~0_combout\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_DAC|WideOr8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|bit_cnt\(2));

-- Location: LABCELL_X27_Y8_N42
\instance_DAC|state~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|state~16_combout\ = ( \instance_DAC|bit_cnt\(0) & ( \instance_DAC|state.wr1~q\ & ( (\instance_DAC|bit_cnt\(2) & \instance_DAC|bit_cnt\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_DAC|ALT_INV_bit_cnt\(2),
	datac => \instance_DAC|ALT_INV_bit_cnt\(1),
	datae => \instance_DAC|ALT_INV_bit_cnt\(0),
	dataf => \instance_DAC|ALT_INV_state.wr1~q\,
	combout => \instance_DAC|state~16_combout\);

-- Location: FF_X27_Y8_N43
\instance_DAC|state.slv_ack2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	d => \instance_DAC|state~16_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|state.slv_ack2~q\);

-- Location: LABCELL_X28_Y8_N33
\instance_DAC|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector13~0_combout\ = ((!\instance_block_v1|LessThan0~0_combout\ & \instance_DAC|state.slv_ack2~q\)) # (\instance_DAC|state.slv_ack3~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100101111001011110010111100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ALT_INV_LessThan0~0_combout\,
	datab => \instance_DAC|ALT_INV_state.slv_ack2~q\,
	datac => \instance_DAC|ALT_INV_state.slv_ack3~q\,
	combout => \instance_DAC|Selector13~0_combout\);

-- Location: LABCELL_X27_Y8_N39
\instance_DAC|state.stop~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|state.stop~feeder_combout\ = ( \instance_DAC|Selector13~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instance_DAC|ALT_INV_Selector13~0_combout\,
	combout => \instance_DAC|state.stop~feeder_combout\);

-- Location: FF_X27_Y8_N40
\instance_DAC|state.stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	d => \instance_DAC|state.stop~feeder_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|state.stop~q\);

-- Location: MLABCELL_X25_Y8_N33
\instance_DAC|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector8~0_combout\ = ( \instance_DAC|state.ready~q\ & ( !\instance_DAC|state.stop~q\ ) ) # ( !\instance_DAC|state.ready~q\ & ( (!\instance_DAC|state.stop~q\ & \instance_block_v1|LessThan0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_state.stop~q\,
	datac => \instance_block_v1|ALT_INV_LessThan0~0_combout\,
	dataf => \instance_DAC|ALT_INV_state.ready~q\,
	combout => \instance_DAC|Selector8~0_combout\);

-- Location: FF_X28_Y8_N35
\instance_DAC|state.ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	asdata => \instance_DAC|Selector8~0_combout\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|state.ready~q\);

-- Location: LABCELL_X28_Y8_N30
\instance_DAC|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector9~0_combout\ = (\instance_block_v1|LessThan0~0_combout\ & !\instance_DAC|state.ready~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ALT_INV_LessThan0~0_combout\,
	datac => \instance_DAC|ALT_INV_state.ready~q\,
	combout => \instance_DAC|Selector9~0_combout\);

-- Location: FF_X28_Y8_N31
\instance_DAC|state.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	d => \instance_DAC|Selector9~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|state.start~q\);

-- Location: MLABCELL_X25_Y8_N6
\instance_DAC|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector10~0_combout\ = ( \instance_DAC|bit_cnt\(2) & ( ((\instance_DAC|state.command~q\ & ((!\instance_DAC|bit_cnt\(0)) # (!\instance_DAC|bit_cnt\(1))))) # (\instance_DAC|state.start~q\) ) ) # ( !\instance_DAC|bit_cnt\(2) & ( 
-- (\instance_DAC|state.start~q\) # (\instance_DAC|state.command~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011100110111011101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_state.command~q\,
	datab => \instance_DAC|ALT_INV_state.start~q\,
	datac => \instance_DAC|ALT_INV_bit_cnt\(0),
	datad => \instance_DAC|ALT_INV_bit_cnt\(1),
	dataf => \instance_DAC|ALT_INV_bit_cnt\(2),
	combout => \instance_DAC|Selector10~0_combout\);

-- Location: FF_X27_Y8_N26
\instance_DAC|state.command\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	asdata => \instance_DAC|Selector10~0_combout\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|state.command~q\);

-- Location: LABCELL_X27_Y8_N30
\instance_DAC|state~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|state~18_combout\ = ( \instance_DAC|bit_cnt\(2) & ( (\instance_DAC|bit_cnt\(1) & (\instance_DAC|state.command~q\ & \instance_DAC|bit_cnt\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_bit_cnt\(1),
	datac => \instance_DAC|ALT_INV_state.command~q\,
	datad => \instance_DAC|ALT_INV_bit_cnt\(0),
	dataf => \instance_DAC|ALT_INV_bit_cnt\(2),
	combout => \instance_DAC|state~18_combout\);

-- Location: FF_X27_Y8_N31
\instance_DAC|state.slv_ack1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	d => \instance_DAC|state~18_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|state.slv_ack1~q\);

-- Location: MLABCELL_X25_Y8_N45
\instance_DAC|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector11~0_combout\ = ( \instance_DAC|state.wr1~q\ & ( ((!\instance_DAC|bit_cnt\(2)) # ((!\instance_DAC|bit_cnt\(0)) # (!\instance_DAC|bit_cnt\(1)))) # (\instance_DAC|state.slv_ack1~q\) ) ) # ( !\instance_DAC|state.wr1~q\ & ( 
-- \instance_DAC|state.slv_ack1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111011111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_state.slv_ack1~q\,
	datab => \instance_DAC|ALT_INV_bit_cnt\(2),
	datac => \instance_DAC|ALT_INV_bit_cnt\(0),
	datad => \instance_DAC|ALT_INV_bit_cnt\(1),
	dataf => \instance_DAC|ALT_INV_state.wr1~q\,
	combout => \instance_DAC|Selector11~0_combout\);

-- Location: LABCELL_X27_Y8_N27
\instance_DAC|state.wr1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|state.wr1~feeder_combout\ = ( \instance_DAC|Selector11~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instance_DAC|ALT_INV_Selector11~0_combout\,
	combout => \instance_DAC|state.wr1~feeder_combout\);

-- Location: FF_X27_Y8_N28
\instance_DAC|state.wr1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	d => \instance_DAC|state.wr1~feeder_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|state.wr1~q\);

-- Location: LABCELL_X28_Y8_N45
\instance_DAC|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector12~0_combout\ = ( \instance_DAC|state.wr2~q\ & ( \instance_block_v1|LessThan0~0_combout\ & ( (!\instance_DAC|bit_cnt\(1)) # ((!\instance_DAC|bit_cnt\(2)) # ((!\instance_DAC|bit_cnt\(0)) # (\instance_DAC|state.slv_ack2~q\))) ) ) ) # ( 
-- !\instance_DAC|state.wr2~q\ & ( \instance_block_v1|LessThan0~0_combout\ & ( \instance_DAC|state.slv_ack2~q\ ) ) ) # ( \instance_DAC|state.wr2~q\ & ( !\instance_block_v1|LessThan0~0_combout\ & ( (!\instance_DAC|bit_cnt\(1)) # ((!\instance_DAC|bit_cnt\(2)) 
-- # (!\instance_DAC|bit_cnt\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111110111000001111000011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_bit_cnt\(1),
	datab => \instance_DAC|ALT_INV_bit_cnt\(2),
	datac => \instance_DAC|ALT_INV_state.slv_ack2~q\,
	datad => \instance_DAC|ALT_INV_bit_cnt\(0),
	datae => \instance_DAC|ALT_INV_state.wr2~q\,
	dataf => \instance_block_v1|ALT_INV_LessThan0~0_combout\,
	combout => \instance_DAC|Selector12~0_combout\);

-- Location: FF_X27_Y8_N16
\instance_DAC|state.wr2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	asdata => \instance_DAC|Selector12~0_combout\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|state.wr2~q\);

-- Location: MLABCELL_X25_Y8_N48
\instance_DAC|WideOr8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|WideOr8~0_combout\ = ( \instance_DAC|state.wr2~q\ ) # ( !\instance_DAC|state.wr2~q\ & ( (\instance_DAC|state.command~q\) # (\instance_DAC|state.wr1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_DAC|ALT_INV_state.wr1~q\,
	datac => \instance_DAC|ALT_INV_state.command~q\,
	dataf => \instance_DAC|ALT_INV_state.wr2~q\,
	combout => \instance_DAC|WideOr8~0_combout\);

-- Location: FF_X28_Y8_N43
\instance_DAC|bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	asdata => \instance_DAC|bit_cnt[0]~0_combout\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_DAC|WideOr8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|bit_cnt\(0));

-- Location: LABCELL_X28_Y8_N36
\instance_DAC|state~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|state~17_combout\ = ( \instance_DAC|bit_cnt\(2) & ( (\instance_DAC|bit_cnt\(0) & (\instance_DAC|state.wr2~q\ & \instance_DAC|bit_cnt\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_bit_cnt\(0),
	datac => \instance_DAC|ALT_INV_state.wr2~q\,
	datad => \instance_DAC|ALT_INV_bit_cnt\(1),
	dataf => \instance_DAC|ALT_INV_bit_cnt\(2),
	combout => \instance_DAC|state~17_combout\);

-- Location: FF_X28_Y8_N37
\instance_DAC|state.slv_ack3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	d => \instance_DAC|state~17_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|state.slv_ack3~q\);

-- Location: FF_X27_Y8_N44
\instance_DAC|state.slv_ack2~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	d => \instance_DAC|state~16_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|state.slv_ack2~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y8_N15
\instance_DAC|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector14~0_combout\ = ( \instance_DAC|scl_ena~q\ & ( ((!\instance_DAC|state.slv_ack2~DUPLICATE_q\ & (!\instance_DAC|state.slv_ack3~q\)) # (\instance_DAC|state.slv_ack2~DUPLICATE_q\ & ((\instance_block_v1|LessThan0~0_combout\)))) # 
-- (\instance_DAC|state.start~q\) ) ) # ( !\instance_DAC|scl_ena~q\ & ( \instance_DAC|state.start~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110001011111111111000101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_state.slv_ack3~q\,
	datab => \instance_DAC|ALT_INV_state.slv_ack2~DUPLICATE_q\,
	datac => \instance_block_v1|ALT_INV_LessThan0~0_combout\,
	datad => \instance_DAC|ALT_INV_state.start~q\,
	dataf => \instance_DAC|ALT_INV_scl_ena~q\,
	combout => \instance_DAC|Selector14~0_combout\);

-- Location: FF_X27_Y8_N1
\instance_DAC|scl_ena\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	asdata => \instance_DAC|Selector14~0_combout\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|scl_ena~q\);

-- Location: LABCELL_X27_Y7_N24
\instance_DAC|data_clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|data_clk~0_combout\ = ( \instance_DAC|Add0~21_sumout\ & ( \instance_DAC|count[1]~DUPLICATE_q\ & ( (\instance_DAC|Add0~17_sumout\ & (\instance_DAC|Add0~25_sumout\ & ((!\instance_DAC|count[0]~DUPLICATE_q\) # 
-- (!\instance_DAC|Equal0~0_combout\)))) ) ) ) # ( \instance_DAC|Add0~21_sumout\ & ( !\instance_DAC|count[1]~DUPLICATE_q\ & ( (\instance_DAC|Add0~17_sumout\ & \instance_DAC|Add0~25_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000000000001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_Add0~17_sumout\,
	datab => \instance_DAC|ALT_INV_count[0]~DUPLICATE_q\,
	datac => \instance_DAC|ALT_INV_Equal0~0_combout\,
	datad => \instance_DAC|ALT_INV_Add0~25_sumout\,
	datae => \instance_DAC|ALT_INV_Add0~21_sumout\,
	dataf => \instance_DAC|ALT_INV_count[1]~DUPLICATE_q\,
	combout => \instance_DAC|data_clk~0_combout\);

-- Location: LABCELL_X27_Y7_N3
\instance_DAC|scl_clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|scl_clk~0_combout\ = ( \instance_DAC|Add0~5_sumout\ & ( (!\instance_DAC|Equal0~1_combout\ & (((\instance_DAC|Add0~9_sumout\ & \instance_DAC|data_clk~0_combout\)) # (\instance_DAC|Add0~1_sumout\))) ) ) # ( !\instance_DAC|Add0~5_sumout\ & ( 
-- (\instance_DAC|Add0~1_sumout\ & !\instance_DAC|Equal0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100110001000100010001000100010001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_Add0~1_sumout\,
	datab => \instance_DAC|ALT_INV_Equal0~1_combout\,
	datac => \instance_DAC|ALT_INV_Add0~9_sumout\,
	datad => \instance_DAC|ALT_INV_data_clk~0_combout\,
	datae => \instance_DAC|ALT_INV_Add0~5_sumout\,
	combout => \instance_DAC|scl_clk~0_combout\);

-- Location: FF_X27_Y7_N4
\instance_DAC|scl_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_DAC|scl_clk~0_combout\,
	ena => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|scl_clk~q\);

-- Location: LABCELL_X27_Y8_N0
\instance_DAC|scl~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|scl~1_combout\ = ( \instance_DAC|scl_clk~q\ ) # ( !\instance_DAC|scl_clk~q\ & ( !\instance_DAC|scl_ena~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \instance_DAC|ALT_INV_scl_ena~q\,
	dataf => \instance_DAC|ALT_INV_scl_clk~q\,
	combout => \instance_DAC|scl~1_combout\);

-- Location: LABCELL_X30_Y7_N0
\instance_block_v1|acq_cnt_write|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~41_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(0) ) + ( VCC ) + ( !VCC ))
-- \instance_block_v1|acq_cnt_write|Add1~42\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(0),
	cin => GND,
	sumout => \instance_block_v1|acq_cnt_write|Add1~41_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~42\);

-- Location: IOIBUF_X46_Y0_N52
\button_acq~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button_acq,
	o => \button_acq~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\button_res~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button_res,
	o => \button_res~input_o\);

-- Location: IOIBUF_X21_Y0_N18
\button_trt~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button_trt,
	o => \button_trt~input_o\);

-- Location: LABCELL_X31_Y9_N0
\instance_block_v1|acq_cnt_read|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~41_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(0) ) + ( VCC ) + ( !VCC ))
-- \instance_block_v1|acq_cnt_read|Add1~42\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count\(0),
	cin => GND,
	sumout => \instance_block_v1|acq_cnt_read|Add1~41_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~42\);

-- Location: LABCELL_X31_Y7_N57
\instance_block_v1|acq_cnt_read|cycles[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\ = ( \instance_block_v1|ctr_unit|state.async_rst~q\ & ( (\instance_block_v1|ctr_unit|state.trt~q\) # (\instance_block_v1|ctr_unit|state.rst~q\) ) ) # ( !\instance_block_v1|ctr_unit|state.async_rst~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010111110101111111111111111111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_state.rst~q\,
	datac => \instance_block_v1|ctr_unit|ALT_INV_state.trt~q\,
	datae => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\,
	combout => \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\);

-- Location: FF_X32_Y9_N1
\instance_block_v1|acq_cnt_read|cycles[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add0~45_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|cycles\(0));

-- Location: MLABCELL_X32_Y9_N0
\instance_block_v1|acq_cnt_read|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add0~45_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|cycles\(0) ) + ( VCC ) + ( !VCC ))
-- \instance_block_v1|acq_cnt_read|Add0~46\ = CARRY(( \instance_block_v1|acq_cnt_read|cycles\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_cycles\(0),
	cin => GND,
	sumout => \instance_block_v1|acq_cnt_read|Add0~45_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add0~46\);

-- Location: FF_X32_Y9_N7
\instance_block_v1|acq_cnt_read|cycles[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add0~25_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|cycles\(2));

-- Location: MLABCELL_X32_Y9_N3
\instance_block_v1|acq_cnt_read|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add0~49_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|cycles\(1) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~46\ ))
-- \instance_block_v1|acq_cnt_read|Add0~50\ = CARRY(( \instance_block_v1|acq_cnt_read|cycles\(1) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_cycles\(1),
	cin => \instance_block_v1|acq_cnt_read|Add0~46\,
	sumout => \instance_block_v1|acq_cnt_read|Add0~49_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add0~50\);

-- Location: FF_X32_Y9_N4
\instance_block_v1|acq_cnt_read|cycles[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add0~49_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|cycles\(1));

-- Location: MLABCELL_X32_Y9_N6
\instance_block_v1|acq_cnt_read|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add0~25_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|cycles\(2) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~50\ ))
-- \instance_block_v1|acq_cnt_read|Add0~26\ = CARRY(( \instance_block_v1|acq_cnt_read|cycles\(2) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_cycles\(2),
	cin => \instance_block_v1|acq_cnt_read|Add0~50\,
	sumout => \instance_block_v1|acq_cnt_read|Add0~25_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add0~26\);

-- Location: FF_X32_Y9_N10
\instance_block_v1|acq_cnt_read|cycles[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add0~29_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|cycles\(3));

-- Location: MLABCELL_X32_Y9_N9
\instance_block_v1|acq_cnt_read|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add0~29_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|cycles\(3) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~26\ ))
-- \instance_block_v1|acq_cnt_read|Add0~30\ = CARRY(( \instance_block_v1|acq_cnt_read|cycles\(3) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_cycles\(3),
	cin => \instance_block_v1|acq_cnt_read|Add0~26\,
	sumout => \instance_block_v1|acq_cnt_read|Add0~29_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add0~30\);

-- Location: FF_X32_Y9_N17
\instance_block_v1|acq_cnt_read|cycles[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add0~37_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|cycles\(5));

-- Location: MLABCELL_X32_Y9_N12
\instance_block_v1|acq_cnt_read|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add0~33_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|cycles\(4) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~30\ ))
-- \instance_block_v1|acq_cnt_read|Add0~34\ = CARRY(( \instance_block_v1|acq_cnt_read|cycles\(4) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_cycles\(4),
	cin => \instance_block_v1|acq_cnt_read|Add0~30\,
	sumout => \instance_block_v1|acq_cnt_read|Add0~33_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add0~34\);

-- Location: FF_X32_Y9_N13
\instance_block_v1|acq_cnt_read|cycles[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add0~33_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|cycles\(4));

-- Location: MLABCELL_X32_Y9_N15
\instance_block_v1|acq_cnt_read|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add0~37_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|cycles\(5) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~34\ ))
-- \instance_block_v1|acq_cnt_read|Add0~38\ = CARRY(( \instance_block_v1|acq_cnt_read|cycles\(5) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_cycles\(5),
	cin => \instance_block_v1|acq_cnt_read|Add0~34\,
	sumout => \instance_block_v1|acq_cnt_read|Add0~37_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add0~38\);

-- Location: MLABCELL_X32_Y9_N54
\instance_block_v1|acq_cnt_read|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Equal0~3_combout\ = ( !\instance_block_v1|acq_cnt_read|Add0~37_sumout\ & ( !\instance_block_v1|acq_cnt_read|Add0~33_sumout\ & ( (!\instance_block_v1|acq_cnt_read|Add0~45_sumout\ & 
-- (!\instance_block_v1|acq_cnt_read|Add0~25_sumout\ & (!\instance_block_v1|acq_cnt_read|Add0~49_sumout\ & \instance_block_v1|acq_cnt_read|Add0~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~45_sumout\,
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~25_sumout\,
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~49_sumout\,
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~29_sumout\,
	datae => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~37_sumout\,
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~33_sumout\,
	combout => \instance_block_v1|acq_cnt_read|Equal0~3_combout\);

-- Location: FF_X32_Y9_N35
\instance_block_v1|acq_cnt_read|cycles[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add0~41_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|cycles\(11));

-- Location: MLABCELL_X32_Y9_N18
\instance_block_v1|acq_cnt_read|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add0~5_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|cycles\(6) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~38\ ))
-- \instance_block_v1|acq_cnt_read|Add0~6\ = CARRY(( \instance_block_v1|acq_cnt_read|cycles\(6) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_cycles\(6),
	cin => \instance_block_v1|acq_cnt_read|Add0~38\,
	sumout => \instance_block_v1|acq_cnt_read|Add0~5_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add0~6\);

-- Location: FF_X32_Y9_N19
\instance_block_v1|acq_cnt_read|cycles[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add0~5_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|cycles\(6));

-- Location: MLABCELL_X32_Y9_N21
\instance_block_v1|acq_cnt_read|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add0~9_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|cycles\(7) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~6\ ))
-- \instance_block_v1|acq_cnt_read|Add0~10\ = CARRY(( \instance_block_v1|acq_cnt_read|cycles\(7) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_cycles\(7),
	cin => \instance_block_v1|acq_cnt_read|Add0~6\,
	sumout => \instance_block_v1|acq_cnt_read|Add0~9_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add0~10\);

-- Location: FF_X32_Y9_N22
\instance_block_v1|acq_cnt_read|cycles[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add0~9_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|cycles\(7));

-- Location: MLABCELL_X32_Y9_N24
\instance_block_v1|acq_cnt_read|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add0~13_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|cycles\(8) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~10\ ))
-- \instance_block_v1|acq_cnt_read|Add0~14\ = CARRY(( \instance_block_v1|acq_cnt_read|cycles\(8) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_cycles\(8),
	cin => \instance_block_v1|acq_cnt_read|Add0~10\,
	sumout => \instance_block_v1|acq_cnt_read|Add0~13_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add0~14\);

-- Location: MLABCELL_X32_Y9_N27
\instance_block_v1|acq_cnt_read|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add0~17_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|cycles\(9) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~14\ ))
-- \instance_block_v1|acq_cnt_read|Add0~18\ = CARRY(( \instance_block_v1|acq_cnt_read|cycles\(9) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_cycles\(9),
	cin => \instance_block_v1|acq_cnt_read|Add0~14\,
	sumout => \instance_block_v1|acq_cnt_read|Add0~17_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add0~18\);

-- Location: FF_X32_Y9_N28
\instance_block_v1|acq_cnt_read|cycles[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add0~17_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|cycles\(9));

-- Location: MLABCELL_X32_Y9_N30
\instance_block_v1|acq_cnt_read|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add0~21_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|cycles\(10) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~18\ ))
-- \instance_block_v1|acq_cnt_read|Add0~22\ = CARRY(( \instance_block_v1|acq_cnt_read|cycles\(10) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_cycles\(10),
	cin => \instance_block_v1|acq_cnt_read|Add0~18\,
	sumout => \instance_block_v1|acq_cnt_read|Add0~21_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add0~22\);

-- Location: FF_X32_Y9_N31
\instance_block_v1|acq_cnt_read|cycles[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add0~21_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|cycles\(10));

-- Location: MLABCELL_X32_Y9_N33
\instance_block_v1|acq_cnt_read|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add0~41_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|cycles\(11) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~22\ ))
-- \instance_block_v1|acq_cnt_read|Add0~42\ = CARRY(( \instance_block_v1|acq_cnt_read|cycles\(11) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_cycles\(11),
	cin => \instance_block_v1|acq_cnt_read|Add0~22\,
	sumout => \instance_block_v1|acq_cnt_read|Add0~41_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add0~42\);

-- Location: FF_X32_Y9_N38
\instance_block_v1|acq_cnt_read|cycles[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add0~1_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|cycles\(12));

-- Location: MLABCELL_X32_Y9_N36
\instance_block_v1|acq_cnt_read|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add0~1_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|cycles\(12) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_cycles\(12),
	cin => \instance_block_v1|acq_cnt_read|Add0~42\,
	sumout => \instance_block_v1|acq_cnt_read|Add0~1_sumout\);

-- Location: LABCELL_X33_Y9_N54
\instance_block_v1|acq_cnt_read|cycles[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\ = ( \instance_block_v1|acq_cnt_read|Add0~41_sumout\ & ( \instance_block_v1|acq_cnt_read|Add0~1_sumout\ & ( (!\instance_block_v1|ctr_unit|state.async_rst~q\) # (\instance_block_v1|ctr_unit|state.rst~q\) 
-- ) ) ) # ( !\instance_block_v1|acq_cnt_read|Add0~41_sumout\ & ( \instance_block_v1|acq_cnt_read|Add0~1_sumout\ & ( (!\instance_block_v1|ctr_unit|state.async_rst~q\) # (((\instance_block_v1|acq_cnt_read|Equal0~0_combout\ & 
-- \instance_block_v1|acq_cnt_read|Equal0~3_combout\)) # (\instance_block_v1|ctr_unit|state.rst~q\)) ) ) ) # ( \instance_block_v1|acq_cnt_read|Add0~41_sumout\ & ( !\instance_block_v1|acq_cnt_read|Add0~1_sumout\ & ( 
-- (!\instance_block_v1|ctr_unit|state.async_rst~q\) # (\instance_block_v1|ctr_unit|state.rst~q\) ) ) ) # ( !\instance_block_v1|acq_cnt_read|Add0~41_sumout\ & ( !\instance_block_v1|acq_cnt_read|Add0~1_sumout\ & ( 
-- (!\instance_block_v1|ctr_unit|state.async_rst~q\) # (\instance_block_v1|ctr_unit|state.rst~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111110101011111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\,
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_Equal0~0_combout\,
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_Equal0~3_combout\,
	datad => \instance_block_v1|ctr_unit|ALT_INV_state.rst~q\,
	datae => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~41_sumout\,
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~1_sumout\,
	combout => \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\);

-- Location: FF_X32_Y9_N25
\instance_block_v1|acq_cnt_read|cycles[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add0~13_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|cycles[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|cycles\(8));

-- Location: MLABCELL_X32_Y9_N42
\instance_block_v1|acq_cnt_read|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Equal0~0_combout\ = ( !\instance_block_v1|acq_cnt_read|Add0~21_sumout\ & ( (\instance_block_v1|acq_cnt_read|Add0~13_sumout\ & (!\instance_block_v1|acq_cnt_read|Add0~5_sumout\ & 
-- (\instance_block_v1|acq_cnt_read|Add0~9_sumout\ & \instance_block_v1|acq_cnt_read|Add0~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~13_sumout\,
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~5_sumout\,
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~9_sumout\,
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~17_sumout\,
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~21_sumout\,
	combout => \instance_block_v1|acq_cnt_read|Equal0~0_combout\);

-- Location: MLABCELL_X32_Y9_N45
\instance_block_v1|acq_cnt_read|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Equal0~1_combout\ = ( !\instance_block_v1|acq_cnt_read|Add0~49_sumout\ & ( !\instance_block_v1|acq_cnt_read|Add0~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~45_sumout\,
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~49_sumout\,
	combout => \instance_block_v1|acq_cnt_read|Equal0~1_combout\);

-- Location: MLABCELL_X32_Y9_N48
\instance_block_v1|acq_cnt_read|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Equal0~2_combout\ = ( \instance_block_v1|acq_cnt_read|Equal0~1_combout\ & ( !\instance_block_v1|acq_cnt_read|Add0~41_sumout\ & ( (!\instance_block_v1|acq_cnt_read|Add0~37_sumout\ & 
-- (!\instance_block_v1|acq_cnt_read|Add0~33_sumout\ & (!\instance_block_v1|acq_cnt_read|Add0~25_sumout\ & \instance_block_v1|acq_cnt_read|Add0~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~37_sumout\,
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~33_sumout\,
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~25_sumout\,
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~29_sumout\,
	datae => \instance_block_v1|acq_cnt_read|ALT_INV_Equal0~1_combout\,
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~41_sumout\,
	combout => \instance_block_v1|acq_cnt_read|Equal0~2_combout\);

-- Location: LABCELL_X33_Y9_N6
\instance_block_v1|acq_cnt_read|count[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|count[0]~1_combout\ = ( \instance_block_v1|acq_cnt_read|Equal0~2_combout\ & ( \instance_block_v1|acq_cnt_read|Add0~1_sumout\ & ( ((!\instance_block_v1|ctr_unit|state.async_rst~q\) # 
-- ((\instance_block_v1|ctr_unit|state.trt~q\ & \instance_block_v1|acq_cnt_read|Equal0~0_combout\))) # (\instance_block_v1|ctr_unit|state.rst~q\) ) ) ) # ( !\instance_block_v1|acq_cnt_read|Equal0~2_combout\ & ( \instance_block_v1|acq_cnt_read|Add0~1_sumout\ 
-- & ( (!\instance_block_v1|ctr_unit|state.async_rst~q\) # (\instance_block_v1|ctr_unit|state.rst~q\) ) ) ) # ( \instance_block_v1|acq_cnt_read|Equal0~2_combout\ & ( !\instance_block_v1|acq_cnt_read|Add0~1_sumout\ & ( 
-- (!\instance_block_v1|ctr_unit|state.async_rst~q\) # (\instance_block_v1|ctr_unit|state.rst~q\) ) ) ) # ( !\instance_block_v1|acq_cnt_read|Equal0~2_combout\ & ( !\instance_block_v1|acq_cnt_read|Add0~1_sumout\ & ( 
-- (!\instance_block_v1|ctr_unit|state.async_rst~q\) # (\instance_block_v1|ctr_unit|state.rst~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111110011111100111111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_state.trt~q\,
	datab => \instance_block_v1|ctr_unit|ALT_INV_state.rst~q\,
	datac => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\,
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_Equal0~0_combout\,
	datae => \instance_block_v1|acq_cnt_read|ALT_INV_Equal0~2_combout\,
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_Add0~1_sumout\,
	combout => \instance_block_v1|acq_cnt_read|count[0]~1_combout\);

-- Location: FF_X31_Y9_N2
\instance_block_v1|acq_cnt_read|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~41_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(0));

-- Location: LABCELL_X31_Y9_N3
\instance_block_v1|acq_cnt_read|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~45_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(1) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~42\ ))
-- \instance_block_v1|acq_cnt_read|Add1~46\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(1) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count\(1),
	cin => \instance_block_v1|acq_cnt_read|Add1~42\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~45_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~46\);

-- Location: FF_X31_Y9_N4
\instance_block_v1|acq_cnt_read|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~45_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(1));

-- Location: LABCELL_X31_Y9_N6
\instance_block_v1|acq_cnt_read|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~49_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(2) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~46\ ))
-- \instance_block_v1|acq_cnt_read|Add1~50\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(2) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_count\(2),
	cin => \instance_block_v1|acq_cnt_read|Add1~46\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~49_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~50\);

-- Location: FF_X31_Y9_N8
\instance_block_v1|acq_cnt_read|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~49_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(2));

-- Location: LABCELL_X31_Y9_N9
\instance_block_v1|acq_cnt_read|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~53_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(3) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~50\ ))
-- \instance_block_v1|acq_cnt_read|Add1~54\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(3) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count\(3),
	cin => \instance_block_v1|acq_cnt_read|Add1~50\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~53_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~54\);

-- Location: LABCELL_X31_Y9_N12
\instance_block_v1|acq_cnt_read|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~57_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(4) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~54\ ))
-- \instance_block_v1|acq_cnt_read|Add1~58\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(4) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_count\(4),
	cin => \instance_block_v1|acq_cnt_read|Add1~54\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~57_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~58\);

-- Location: FF_X31_Y9_N14
\instance_block_v1|acq_cnt_read|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~57_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(4));

-- Location: LABCELL_X31_Y9_N15
\instance_block_v1|acq_cnt_read|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~61_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(5) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~58\ ))
-- \instance_block_v1|acq_cnt_read|Add1~62\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(5) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count\(5),
	cin => \instance_block_v1|acq_cnt_read|Add1~58\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~61_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~62\);

-- Location: FF_X31_Y9_N16
\instance_block_v1|acq_cnt_read|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~61_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(5));

-- Location: LABCELL_X31_Y9_N18
\instance_block_v1|acq_cnt_read|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~29_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(6) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~62\ ))
-- \instance_block_v1|acq_cnt_read|Add1~30\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(6) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count\(6),
	cin => \instance_block_v1|acq_cnt_read|Add1~62\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~29_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~30\);

-- Location: FF_X31_Y9_N19
\instance_block_v1|acq_cnt_read|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~29_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(6));

-- Location: LABCELL_X31_Y9_N21
\instance_block_v1|acq_cnt_read|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~33_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(7) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~30\ ))
-- \instance_block_v1|acq_cnt_read|Add1~34\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(7) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count\(7),
	cin => \instance_block_v1|acq_cnt_read|Add1~30\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~33_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~34\);

-- Location: FF_X31_Y9_N22
\instance_block_v1|acq_cnt_read|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~33_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(7));

-- Location: LABCELL_X31_Y9_N24
\instance_block_v1|acq_cnt_read|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~37_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(8) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~34\ ))
-- \instance_block_v1|acq_cnt_read|Add1~38\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(8) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count\(8),
	cin => \instance_block_v1|acq_cnt_read|Add1~34\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~37_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~38\);

-- Location: FF_X31_Y9_N26
\instance_block_v1|acq_cnt_read|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~37_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(8));

-- Location: LABCELL_X31_Y9_N27
\instance_block_v1|acq_cnt_read|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~17_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(9) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~38\ ))
-- \instance_block_v1|acq_cnt_read|Add1~18\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(9) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count\(9),
	cin => \instance_block_v1|acq_cnt_read|Add1~38\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~17_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~18\);

-- Location: FF_X31_Y9_N28
\instance_block_v1|acq_cnt_read|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~17_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(9));

-- Location: LABCELL_X31_Y9_N30
\instance_block_v1|acq_cnt_read|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~21_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(10) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~18\ ))
-- \instance_block_v1|acq_cnt_read|Add1~22\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(10) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_count\(10),
	cin => \instance_block_v1|acq_cnt_read|Add1~18\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~21_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~22\);

-- Location: FF_X31_Y9_N32
\instance_block_v1|acq_cnt_read|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~21_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(10));

-- Location: LABCELL_X31_Y9_N33
\instance_block_v1|acq_cnt_read|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~25_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(11) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~22\ ))
-- \instance_block_v1|acq_cnt_read|Add1~26\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(11) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count\(11),
	cin => \instance_block_v1|acq_cnt_read|Add1~22\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~25_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~26\);

-- Location: FF_X31_Y9_N34
\instance_block_v1|acq_cnt_read|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~25_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(11));

-- Location: FF_X30_Y7_N34
\instance_block_v1|acq_cnt_write|count[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~25_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y7_N30
\instance_block_v1|acq_cnt_read|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Equal1~1_combout\ = ( \instance_block_v1|acq_cnt_read|count\(9) & ( \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & ( (\instance_block_v1|acq_cnt_read|count\(11) & (\instance_block_v1|acq_cnt_write|count\(9) & 
-- (!\instance_block_v1|acq_cnt_write|count\(10) $ (\instance_block_v1|acq_cnt_read|count\(10))))) ) ) ) # ( !\instance_block_v1|acq_cnt_read|count\(9) & ( \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & ( 
-- (\instance_block_v1|acq_cnt_read|count\(11) & (!\instance_block_v1|acq_cnt_write|count\(9) & (!\instance_block_v1|acq_cnt_write|count\(10) $ (\instance_block_v1|acq_cnt_read|count\(10))))) ) ) ) # ( \instance_block_v1|acq_cnt_read|count\(9) & ( 
-- !\instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & ( (!\instance_block_v1|acq_cnt_read|count\(11) & (\instance_block_v1|acq_cnt_write|count\(9) & (!\instance_block_v1|acq_cnt_write|count\(10) $ (\instance_block_v1|acq_cnt_read|count\(10))))) ) ) ) 
-- # ( !\instance_block_v1|acq_cnt_read|count\(9) & ( !\instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & ( (!\instance_block_v1|acq_cnt_read|count\(11) & (!\instance_block_v1|acq_cnt_write|count\(9) & (!\instance_block_v1|acq_cnt_write|count\(10) $ 
-- (\instance_block_v1|acq_cnt_read|count\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000001000000000001001000000000001000001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count\(11),
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count\(9),
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(10),
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_count\(10),
	datae => \instance_block_v1|acq_cnt_read|ALT_INV_count\(9),
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_count[11]~DUPLICATE_q\,
	combout => \instance_block_v1|acq_cnt_read|Equal1~1_combout\);

-- Location: FF_X30_Y7_N16
\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~61_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y7_N18
\instance_block_v1|acq_cnt_read|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Equal1~4_combout\ = ( \instance_block_v1|acq_cnt_read|count\(4) & ( \instance_block_v1|acq_cnt_read|count\(5) & ( (\instance_block_v1|acq_cnt_write|count\(4) & (\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
-- (!\instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ $ (\instance_block_v1|acq_cnt_write|count\(3))))) ) ) ) # ( !\instance_block_v1|acq_cnt_read|count\(4) & ( \instance_block_v1|acq_cnt_read|count\(5) & ( (!\instance_block_v1|acq_cnt_write|count\(4) & 
-- (\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & (!\instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ $ (\instance_block_v1|acq_cnt_write|count\(3))))) ) ) ) # ( \instance_block_v1|acq_cnt_read|count\(4) & ( 
-- !\instance_block_v1|acq_cnt_read|count\(5) & ( (\instance_block_v1|acq_cnt_write|count\(4) & (!\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & (!\instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ $ 
-- (\instance_block_v1|acq_cnt_write|count\(3))))) ) ) ) # ( !\instance_block_v1|acq_cnt_read|count\(4) & ( !\instance_block_v1|acq_cnt_read|count\(5) & ( (!\instance_block_v1|acq_cnt_write|count\(4) & (!\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ 
-- & (!\instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ $ (\instance_block_v1|acq_cnt_write|count\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000000001000010000000000000000100001000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count[3]~DUPLICATE_q\,
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count\(4),
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(3),
	datad => \instance_block_v1|acq_cnt_write|ALT_INV_count[5]~DUPLICATE_q\,
	datae => \instance_block_v1|acq_cnt_read|ALT_INV_count\(4),
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_count\(5),
	combout => \instance_block_v1|acq_cnt_read|Equal1~4_combout\);

-- Location: LABCELL_X31_Y7_N6
\instance_block_v1|acq_cnt_read|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Equal1~2_combout\ = ( \instance_block_v1|acq_cnt_read|count\(6) & ( \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & ( (!\instance_block_v1|acq_cnt_read|count\(8) & (!\instance_block_v1|acq_cnt_write|count\(8) & 
-- (!\instance_block_v1|acq_cnt_write|count\(7) $ (\instance_block_v1|acq_cnt_read|count\(7))))) # (\instance_block_v1|acq_cnt_read|count\(8) & (\instance_block_v1|acq_cnt_write|count\(8) & (!\instance_block_v1|acq_cnt_write|count\(7) $ 
-- (\instance_block_v1|acq_cnt_read|count\(7))))) ) ) ) # ( !\instance_block_v1|acq_cnt_read|count\(6) & ( !\instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & ( (!\instance_block_v1|acq_cnt_read|count\(8) & (!\instance_block_v1|acq_cnt_write|count\(8) 
-- & (!\instance_block_v1|acq_cnt_write|count\(7) $ (\instance_block_v1|acq_cnt_read|count\(7))))) # (\instance_block_v1|acq_cnt_read|count\(8) & (\instance_block_v1|acq_cnt_write|count\(8) & (!\instance_block_v1|acq_cnt_write|count\(7) $ 
-- (\instance_block_v1|acq_cnt_read|count\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001000000000000000000000000000000001001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count\(8),
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count\(8),
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(7),
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_count\(7),
	datae => \instance_block_v1|acq_cnt_read|ALT_INV_count\(6),
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_count[6]~DUPLICATE_q\,
	combout => \instance_block_v1|acq_cnt_read|Equal1~2_combout\);

-- Location: LABCELL_X31_Y9_N36
\instance_block_v1|acq_cnt_read|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~5_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(12) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~26\ ))
-- \instance_block_v1|acq_cnt_read|Add1~6\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(12) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_count\(12),
	cin => \instance_block_v1|acq_cnt_read|Add1~26\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~5_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~6\);

-- Location: FF_X31_Y9_N37
\instance_block_v1|acq_cnt_read|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~5_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(12));

-- Location: LABCELL_X31_Y9_N39
\instance_block_v1|acq_cnt_read|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~9_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(13) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~6\ ))
-- \instance_block_v1|acq_cnt_read|Add1~10\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(13) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count\(13),
	cin => \instance_block_v1|acq_cnt_read|Add1~6\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~9_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~10\);

-- Location: FF_X31_Y9_N41
\instance_block_v1|acq_cnt_read|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~9_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(13));

-- Location: LABCELL_X31_Y9_N42
\instance_block_v1|acq_cnt_read|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~13_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(14) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~10\ ))
-- \instance_block_v1|acq_cnt_read|Add1~14\ = CARRY(( \instance_block_v1|acq_cnt_read|count\(14) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_count\(14),
	cin => \instance_block_v1|acq_cnt_read|Add1~10\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~13_sumout\,
	cout => \instance_block_v1|acq_cnt_read|Add1~14\);

-- Location: FF_X31_Y9_N43
\instance_block_v1|acq_cnt_read|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~13_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(14));

-- Location: LABCELL_X30_Y7_N36
\instance_block_v1|acq_cnt_write|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~5_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(12) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~26\ ))
-- \instance_block_v1|acq_cnt_write|Add1~6\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(12) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count\(12),
	cin => \instance_block_v1|acq_cnt_write|Add1~26\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~5_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~6\);

-- Location: LABCELL_X30_Y7_N39
\instance_block_v1|acq_cnt_write|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~9_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(13) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~6\ ))
-- \instance_block_v1|acq_cnt_write|Add1~10\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(13) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(13),
	cin => \instance_block_v1|acq_cnt_write|Add1~6\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~9_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~10\);

-- Location: FF_X30_Y7_N40
\instance_block_v1|acq_cnt_write|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~9_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(13));

-- Location: LABCELL_X30_Y7_N42
\instance_block_v1|acq_cnt_write|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~13_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(14) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~10\ ))
-- \instance_block_v1|acq_cnt_write|Add1~14\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(14) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count\(14),
	cin => \instance_block_v1|acq_cnt_write|Add1~10\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~13_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~14\);

-- Location: FF_X30_Y7_N43
\instance_block_v1|acq_cnt_write|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~13_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(14));

-- Location: LABCELL_X33_Y9_N0
\instance_block_v1|acq_cnt_read|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Equal1~0_combout\ = ( \instance_block_v1|acq_cnt_read|count\(12) & ( \instance_block_v1|acq_cnt_write|count\(14) & ( (\instance_block_v1|acq_cnt_read|count\(14) & (\instance_block_v1|acq_cnt_write|count\(12) & 
-- (!\instance_block_v1|acq_cnt_write|count\(13) $ (\instance_block_v1|acq_cnt_read|count\(13))))) ) ) ) # ( !\instance_block_v1|acq_cnt_read|count\(12) & ( \instance_block_v1|acq_cnt_write|count\(14) & ( (\instance_block_v1|acq_cnt_read|count\(14) & 
-- (!\instance_block_v1|acq_cnt_write|count\(12) & (!\instance_block_v1|acq_cnt_write|count\(13) $ (\instance_block_v1|acq_cnt_read|count\(13))))) ) ) ) # ( \instance_block_v1|acq_cnt_read|count\(12) & ( !\instance_block_v1|acq_cnt_write|count\(14) & ( 
-- (!\instance_block_v1|acq_cnt_read|count\(14) & (\instance_block_v1|acq_cnt_write|count\(12) & (!\instance_block_v1|acq_cnt_write|count\(13) $ (\instance_block_v1|acq_cnt_read|count\(13))))) ) ) ) # ( !\instance_block_v1|acq_cnt_read|count\(12) & ( 
-- !\instance_block_v1|acq_cnt_write|count\(14) & ( (!\instance_block_v1|acq_cnt_read|count\(14) & (!\instance_block_v1|acq_cnt_write|count\(12) & (!\instance_block_v1|acq_cnt_write|count\(13) $ (\instance_block_v1|acq_cnt_read|count\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000001000000000001001000000000001000001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count\(14),
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count\(12),
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(13),
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_count\(13),
	datae => \instance_block_v1|acq_cnt_read|ALT_INV_count\(12),
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_count\(14),
	combout => \instance_block_v1|acq_cnt_read|Equal1~0_combout\);

-- Location: FF_X30_Y7_N4
\instance_block_v1|acq_cnt_write|count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~45_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y7_N42
\instance_block_v1|acq_cnt_read|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Equal1~3_combout\ = ( \instance_block_v1|acq_cnt_write|count\(2) & ( \instance_block_v1|acq_cnt_read|count\(0) & ( (\instance_block_v1|acq_cnt_read|count\(2) & (\instance_block_v1|acq_cnt_write|count\(0) & 
-- (!\instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ $ (\instance_block_v1|acq_cnt_read|count\(1))))) ) ) ) # ( !\instance_block_v1|acq_cnt_write|count\(2) & ( \instance_block_v1|acq_cnt_read|count\(0) & ( (!\instance_block_v1|acq_cnt_read|count\(2) & 
-- (\instance_block_v1|acq_cnt_write|count\(0) & (!\instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ $ (\instance_block_v1|acq_cnt_read|count\(1))))) ) ) ) # ( \instance_block_v1|acq_cnt_write|count\(2) & ( !\instance_block_v1|acq_cnt_read|count\(0) & ( 
-- (\instance_block_v1|acq_cnt_read|count\(2) & (!\instance_block_v1|acq_cnt_write|count\(0) & (!\instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ $ (\instance_block_v1|acq_cnt_read|count\(1))))) ) ) ) # ( !\instance_block_v1|acq_cnt_write|count\(2) & ( 
-- !\instance_block_v1|acq_cnt_read|count\(0) & ( (!\instance_block_v1|acq_cnt_read|count\(2) & (!\instance_block_v1|acq_cnt_write|count\(0) & (!\instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ $ (\instance_block_v1|acq_cnt_read|count\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000010000000001000000001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count\(2),
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(0),
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_count\(1),
	datae => \instance_block_v1|acq_cnt_write|ALT_INV_count\(2),
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_count\(0),
	combout => \instance_block_v1|acq_cnt_read|Equal1~3_combout\);

-- Location: LABCELL_X31_Y7_N24
\instance_block_v1|acq_cnt_read|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Equal1~5_combout\ = ( \instance_block_v1|acq_cnt_read|Equal1~0_combout\ & ( \instance_block_v1|acq_cnt_read|Equal1~3_combout\ & ( (\instance_block_v1|acq_cnt_read|Equal1~1_combout\ & 
-- (\instance_block_v1|acq_cnt_read|Equal1~4_combout\ & \instance_block_v1|acq_cnt_read|Equal1~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_Equal1~1_combout\,
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_Equal1~4_combout\,
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_Equal1~2_combout\,
	datae => \instance_block_v1|acq_cnt_read|ALT_INV_Equal1~0_combout\,
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_Equal1~3_combout\,
	combout => \instance_block_v1|acq_cnt_read|Equal1~5_combout\);

-- Location: LABCELL_X30_Y7_N45
\instance_block_v1|acq_cnt_write|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~1_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\ ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count[15]~DUPLICATE_q\,
	cin => \instance_block_v1|acq_cnt_write|Add1~14\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~1_sumout\);

-- Location: FF_X30_Y7_N47
\instance_block_v1|acq_cnt_write|count[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~1_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\);

-- Location: FF_X31_Y9_N47
\instance_block_v1|acq_cnt_read|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~1_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(15));

-- Location: LABCELL_X31_Y9_N45
\instance_block_v1|acq_cnt_read|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|Add1~1_sumout\ = SUM(( \instance_block_v1|acq_cnt_read|count\(15) ) + ( GND ) + ( \instance_block_v1|acq_cnt_read|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count\(15),
	cin => \instance_block_v1|acq_cnt_read|Add1~14\,
	sumout => \instance_block_v1|acq_cnt_read|Add1~1_sumout\);

-- Location: FF_X31_Y9_N46
\instance_block_v1|acq_cnt_read|count[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~1_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y7_N0
\instance_block_v1|acq_cnt_read|count[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_read|count[0]~0_combout\ = ( \instance_block_v1|ctr_unit|state.async_rst~q\ & ( \instance_block_v1|ctr_unit|state.rst~q\ ) ) # ( !\instance_block_v1|ctr_unit|state.async_rst~q\ & ( \instance_block_v1|ctr_unit|state.rst~q\ ) ) # 
-- ( \instance_block_v1|ctr_unit|state.async_rst~q\ & ( !\instance_block_v1|ctr_unit|state.rst~q\ & ( (\instance_block_v1|acq_cnt_read|Equal1~5_combout\ & (!\instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\ $ 
-- (\instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\))) ) ) ) # ( !\instance_block_v1|ctr_unit|state.async_rst~q\ & ( !\instance_block_v1|ctr_unit|state.rst~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010000010100000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_Equal1~5_combout\,
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count[15]~DUPLICATE_q\,
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count[15]~DUPLICATE_q\,
	datae => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.rst~q\,
	combout => \instance_block_v1|acq_cnt_read|count[0]~0_combout\);

-- Location: FF_X31_Y9_N11
\instance_block_v1|acq_cnt_read|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~53_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count\(3));

-- Location: FF_X31_Y9_N10
\instance_block_v1|acq_cnt_read|count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_read|Add1~53_sumout\,
	sclr => \instance_block_v1|acq_cnt_read|count[0]~0_combout\,
	ena => \instance_block_v1|acq_cnt_read|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y8_N36
\instance_block_v1|ctr_unit|s_sample_stop[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\ = ( \instance_block_v1|ctr_unit|state.rdy~q\ & ( (\button_acq~input_o\ & ((!\button_res~input_o\) # (!\button_trt~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010100000101010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_button_acq~input_o\,
	datac => \ALT_INV_button_res~input_o\,
	datad => \ALT_INV_button_trt~input_o\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.rdy~q\,
	combout => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\);

-- Location: FF_X30_Y8_N47
\instance_block_v1|ctr_unit|s_sample_stop[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count\(3),
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(3));

-- Location: FF_X30_Y8_N20
\instance_block_v1|ctr_unit|s_sample_stop[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count\(4),
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(4));

-- Location: FF_X30_Y8_N25
\instance_block_v1|ctr_unit|s_sample_stop[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(5));

-- Location: LABCELL_X30_Y8_N24
\instance_block_v1|ctr_unit|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|Equal0~5_combout\ = ( \instance_block_v1|ctr_unit|s_sample_stop\(5) & ( \instance_block_v1|acq_cnt_read|count\(4) & ( (\instance_block_v1|ctr_unit|s_sample_stop\(4) & (\instance_block_v1|acq_cnt_read|count\(5) & 
-- (!\instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ $ (\instance_block_v1|ctr_unit|s_sample_stop\(3))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(5) & ( \instance_block_v1|acq_cnt_read|count\(4) & ( 
-- (\instance_block_v1|ctr_unit|s_sample_stop\(4) & (!\instance_block_v1|acq_cnt_read|count\(5) & (!\instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ $ (\instance_block_v1|ctr_unit|s_sample_stop\(3))))) ) ) ) # ( 
-- \instance_block_v1|ctr_unit|s_sample_stop\(5) & ( !\instance_block_v1|acq_cnt_read|count\(4) & ( (!\instance_block_v1|ctr_unit|s_sample_stop\(4) & (\instance_block_v1|acq_cnt_read|count\(5) & (!\instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ $ 
-- (\instance_block_v1|ctr_unit|s_sample_stop\(3))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(5) & ( !\instance_block_v1|acq_cnt_read|count\(4) & ( (!\instance_block_v1|ctr_unit|s_sample_stop\(4) & (!\instance_block_v1|acq_cnt_read|count\(5) & 
-- (!\instance_block_v1|acq_cnt_read|count[3]~DUPLICATE_q\ $ (\instance_block_v1|ctr_unit|s_sample_stop\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000000001001000000001001000000000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count[3]~DUPLICATE_q\,
	datab => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(3),
	datac => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(4),
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_count\(5),
	datae => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(5),
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_count\(4),
	combout => \instance_block_v1|ctr_unit|Equal0~5_combout\);

-- Location: FF_X30_Y7_N46
\instance_block_v1|acq_cnt_write|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~1_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(15));

-- Location: FF_X30_Y8_N31
\instance_block_v1|ctr_unit|s_sample_stop[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count\(15),
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(15));

-- Location: LABCELL_X30_Y8_N30
\instance_block_v1|ctr_unit|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|Equal0~0_combout\ = ( !\instance_block_v1|ctr_unit|s_sample_stop\(15) & ( \instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\ ) ) # ( \instance_block_v1|ctr_unit|s_sample_stop\(15) & ( 
-- !\instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(15),
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_count[15]~DUPLICATE_q\,
	combout => \instance_block_v1|ctr_unit|Equal0~0_combout\);

-- Location: FF_X30_Y8_N10
\instance_block_v1|ctr_unit|s_sample_stop[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count\(2),
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(2));

-- Location: FF_X30_Y8_N8
\instance_block_v1|ctr_unit|s_sample_stop[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count\(0),
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(0));

-- Location: FF_X30_Y8_N43
\instance_block_v1|ctr_unit|s_sample_stop[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(1));

-- Location: LABCELL_X30_Y8_N42
\instance_block_v1|ctr_unit|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|Equal0~4_combout\ = ( \instance_block_v1|ctr_unit|s_sample_stop\(1) & ( \instance_block_v1|acq_cnt_read|count\(0) & ( (\instance_block_v1|acq_cnt_read|count\(1) & (\instance_block_v1|ctr_unit|s_sample_stop\(0) & 
-- (!\instance_block_v1|ctr_unit|s_sample_stop\(2) $ (\instance_block_v1|acq_cnt_read|count\(2))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(1) & ( \instance_block_v1|acq_cnt_read|count\(0) & ( (!\instance_block_v1|acq_cnt_read|count\(1) & 
-- (\instance_block_v1|ctr_unit|s_sample_stop\(0) & (!\instance_block_v1|ctr_unit|s_sample_stop\(2) $ (\instance_block_v1|acq_cnt_read|count\(2))))) ) ) ) # ( \instance_block_v1|ctr_unit|s_sample_stop\(1) & ( !\instance_block_v1|acq_cnt_read|count\(0) & ( 
-- (\instance_block_v1|acq_cnt_read|count\(1) & (!\instance_block_v1|ctr_unit|s_sample_stop\(0) & (!\instance_block_v1|ctr_unit|s_sample_stop\(2) $ (\instance_block_v1|acq_cnt_read|count\(2))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(1) & ( 
-- !\instance_block_v1|acq_cnt_read|count\(0) & ( (!\instance_block_v1|acq_cnt_read|count\(1) & (!\instance_block_v1|ctr_unit|s_sample_stop\(0) & (!\instance_block_v1|ctr_unit|s_sample_stop\(2) $ (\instance_block_v1|acq_cnt_read|count\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000010000010000000000000000100000100000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count\(1),
	datab => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(2),
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count\(2),
	datad => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(0),
	datae => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(1),
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_count\(0),
	combout => \instance_block_v1|ctr_unit|Equal0~4_combout\);

-- Location: FF_X31_Y8_N7
\instance_block_v1|ctr_unit|s_sample_stop[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count\(13),
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(13));

-- Location: FF_X31_Y8_N32
\instance_block_v1|ctr_unit|s_sample_stop[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count\(14),
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(14));

-- Location: LABCELL_X31_Y8_N30
\instance_block_v1|ctr_unit|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|Equal0~1_combout\ = ( \instance_block_v1|ctr_unit|s_sample_stop\(14) & ( \instance_block_v1|acq_cnt_read|count\(13) & ( (\instance_block_v1|ctr_unit|s_sample_stop\(13) & (\instance_block_v1|acq_cnt_read|count\(14) & 
-- (!\instance_block_v1|acq_cnt_read|count\(12) $ (\instance_block_v1|ctr_unit|s_sample_stop\(12))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(14) & ( \instance_block_v1|acq_cnt_read|count\(13) & ( (\instance_block_v1|ctr_unit|s_sample_stop\(13) 
-- & (!\instance_block_v1|acq_cnt_read|count\(14) & (!\instance_block_v1|acq_cnt_read|count\(12) $ (\instance_block_v1|ctr_unit|s_sample_stop\(12))))) ) ) ) # ( \instance_block_v1|ctr_unit|s_sample_stop\(14) & ( !\instance_block_v1|acq_cnt_read|count\(13) & 
-- ( (!\instance_block_v1|ctr_unit|s_sample_stop\(13) & (\instance_block_v1|acq_cnt_read|count\(14) & (!\instance_block_v1|acq_cnt_read|count\(12) $ (\instance_block_v1|ctr_unit|s_sample_stop\(12))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(14) 
-- & ( !\instance_block_v1|acq_cnt_read|count\(13) & ( (!\instance_block_v1|ctr_unit|s_sample_stop\(13) & (!\instance_block_v1|acq_cnt_read|count\(14) & (!\instance_block_v1|acq_cnt_read|count\(12) $ (\instance_block_v1|ctr_unit|s_sample_stop\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000000000001000001001000001000000000000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(13),
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_count\(12),
	datac => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(12),
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_count\(14),
	datae => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(14),
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_count\(13),
	combout => \instance_block_v1|ctr_unit|Equal0~1_combout\);

-- Location: FF_X31_Y8_N29
\instance_block_v1|ctr_unit|s_sample_stop[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(6));

-- Location: FF_X31_Y8_N2
\instance_block_v1|ctr_unit|s_sample_stop[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count\(8),
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(8));

-- Location: FF_X31_Y8_N26
\instance_block_v1|ctr_unit|s_sample_stop[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count\(7),
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(7));

-- Location: LABCELL_X31_Y8_N24
\instance_block_v1|ctr_unit|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|Equal0~3_combout\ = ( \instance_block_v1|ctr_unit|s_sample_stop\(7) & ( \instance_block_v1|acq_cnt_read|count\(8) & ( (\instance_block_v1|acq_cnt_read|count\(7) & (\instance_block_v1|ctr_unit|s_sample_stop\(8) & 
-- (!\instance_block_v1|ctr_unit|s_sample_stop\(6) $ (\instance_block_v1|acq_cnt_read|count\(6))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(7) & ( \instance_block_v1|acq_cnt_read|count\(8) & ( (!\instance_block_v1|acq_cnt_read|count\(7) & 
-- (\instance_block_v1|ctr_unit|s_sample_stop\(8) & (!\instance_block_v1|ctr_unit|s_sample_stop\(6) $ (\instance_block_v1|acq_cnt_read|count\(6))))) ) ) ) # ( \instance_block_v1|ctr_unit|s_sample_stop\(7) & ( !\instance_block_v1|acq_cnt_read|count\(8) & ( 
-- (\instance_block_v1|acq_cnt_read|count\(7) & (!\instance_block_v1|ctr_unit|s_sample_stop\(8) & (!\instance_block_v1|ctr_unit|s_sample_stop\(6) $ (\instance_block_v1|acq_cnt_read|count\(6))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(7) & ( 
-- !\instance_block_v1|acq_cnt_read|count\(8) & ( (!\instance_block_v1|acq_cnt_read|count\(7) & (!\instance_block_v1|ctr_unit|s_sample_stop\(8) & (!\instance_block_v1|ctr_unit|s_sample_stop\(6) $ (\instance_block_v1|acq_cnt_read|count\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000001000000001000000001000000001000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(6),
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_count\(7),
	datac => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(8),
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_count\(6),
	datae => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(7),
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_count\(8),
	combout => \instance_block_v1|ctr_unit|Equal0~3_combout\);

-- Location: FF_X31_Y8_N14
\instance_block_v1|ctr_unit|s_sample_stop[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(11));

-- Location: FF_X30_Y7_N28
\instance_block_v1|acq_cnt_write|count[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~17_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\);

-- Location: FF_X31_Y8_N17
\instance_block_v1|ctr_unit|s_sample_stop[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count[9]~DUPLICATE_q\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(9));

-- Location: FF_X31_Y8_N20
\instance_block_v1|ctr_unit|s_sample_stop[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count\(10),
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(10));

-- Location: LABCELL_X31_Y8_N18
\instance_block_v1|ctr_unit|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|Equal0~2_combout\ = ( \instance_block_v1|ctr_unit|s_sample_stop\(10) & ( \instance_block_v1|acq_cnt_read|count\(9) & ( (\instance_block_v1|acq_cnt_read|count\(10) & (\instance_block_v1|ctr_unit|s_sample_stop\(9) & 
-- (!\instance_block_v1|ctr_unit|s_sample_stop\(11) $ (\instance_block_v1|acq_cnt_read|count\(11))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(10) & ( \instance_block_v1|acq_cnt_read|count\(9) & ( (!\instance_block_v1|acq_cnt_read|count\(10) & 
-- (\instance_block_v1|ctr_unit|s_sample_stop\(9) & (!\instance_block_v1|ctr_unit|s_sample_stop\(11) $ (\instance_block_v1|acq_cnt_read|count\(11))))) ) ) ) # ( \instance_block_v1|ctr_unit|s_sample_stop\(10) & ( !\instance_block_v1|acq_cnt_read|count\(9) & ( 
-- (\instance_block_v1|acq_cnt_read|count\(10) & (!\instance_block_v1|ctr_unit|s_sample_stop\(9) & (!\instance_block_v1|ctr_unit|s_sample_stop\(11) $ (\instance_block_v1|acq_cnt_read|count\(11))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(10) & 
-- ( !\instance_block_v1|acq_cnt_read|count\(9) & ( (!\instance_block_v1|acq_cnt_read|count\(10) & (!\instance_block_v1|ctr_unit|s_sample_stop\(9) & (!\instance_block_v1|ctr_unit|s_sample_stop\(11) $ (\instance_block_v1|acq_cnt_read|count\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000010000010000000000000000100000100000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count\(10),
	datab => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(11),
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count\(11),
	datad => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(9),
	datae => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(10),
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_count\(9),
	combout => \instance_block_v1|ctr_unit|Equal0~2_combout\);

-- Location: LABCELL_X30_Y8_N3
\instance_block_v1|ctr_unit|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|Equal0~6_combout\ = ( \instance_block_v1|ctr_unit|Equal0~3_combout\ & ( \instance_block_v1|ctr_unit|Equal0~2_combout\ & ( (\instance_block_v1|ctr_unit|Equal0~5_combout\ & (!\instance_block_v1|ctr_unit|Equal0~0_combout\ & 
-- (\instance_block_v1|ctr_unit|Equal0~4_combout\ & \instance_block_v1|ctr_unit|Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_Equal0~5_combout\,
	datab => \instance_block_v1|ctr_unit|ALT_INV_Equal0~0_combout\,
	datac => \instance_block_v1|ctr_unit|ALT_INV_Equal0~4_combout\,
	datad => \instance_block_v1|ctr_unit|ALT_INV_Equal0~1_combout\,
	datae => \instance_block_v1|ctr_unit|ALT_INV_Equal0~3_combout\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_Equal0~2_combout\,
	combout => \instance_block_v1|ctr_unit|Equal0~6_combout\);

-- Location: LABCELL_X33_Y8_N0
\instance_block_v1|ctr_unit|state~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|state~10_combout\ = ( \instance_block_v1|ctr_unit|state.trt~q\ & ( \instance_block_v1|ctr_unit|state.async_rst~0_combout\ & ( (!\instance_block_v1|ctr_unit|Equal0~6_combout\) # ((\instance_block_v1|ctr_unit|state.rdy~q\ & 
-- (!\button_trt~input_o\ & \button_acq~input_o\))) ) ) ) # ( !\instance_block_v1|ctr_unit|state.trt~q\ & ( \instance_block_v1|ctr_unit|state.async_rst~0_combout\ & ( (\instance_block_v1|ctr_unit|state.rdy~q\ & (!\button_trt~input_o\ & \button_acq~input_o\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001001111111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_state.rdy~q\,
	datab => \ALT_INV_button_trt~input_o\,
	datac => \ALT_INV_button_acq~input_o\,
	datad => \instance_block_v1|ctr_unit|ALT_INV_Equal0~6_combout\,
	datae => \instance_block_v1|ctr_unit|ALT_INV_state.trt~q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~0_combout\,
	combout => \instance_block_v1|ctr_unit|state~10_combout\);

-- Location: FF_X33_Y8_N2
\instance_block_v1|ctr_unit|state.trt\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|ctr_unit|state~10_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|state.trt~q\);

-- Location: LABCELL_X33_Y8_N6
\instance_block_v1|ctr_unit|state~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|state~15_combout\ = ( \instance_block_v1|ctr_unit|state.acq~q\ & ( \button_acq~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_button_acq~input_o\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.acq~q\,
	combout => \instance_block_v1|ctr_unit|state~15_combout\);

-- Location: LABCELL_X33_Y8_N54
\instance_block_v1|ctr_unit|state~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|state~16_combout\ = ( \instance_block_v1|ctr_unit|Equal1~6_combout\ & ( \instance_block_v1|ctr_unit|Equal0~6_combout\ & ( (\instance_block_v1|ctr_unit|state.async_rst~0_combout\ & 
-- (((\instance_block_v1|ctr_unit|state~15_combout\) # (\instance_block_v1|ctr_unit|state.res~q\)) # (\instance_block_v1|ctr_unit|state.trt~q\))) ) ) ) # ( !\instance_block_v1|ctr_unit|Equal1~6_combout\ & ( \instance_block_v1|ctr_unit|Equal0~6_combout\ & ( 
-- (\instance_block_v1|ctr_unit|state.async_rst~0_combout\ & ((\instance_block_v1|ctr_unit|state~15_combout\) # (\instance_block_v1|ctr_unit|state.trt~q\))) ) ) ) # ( \instance_block_v1|ctr_unit|Equal1~6_combout\ & ( 
-- !\instance_block_v1|ctr_unit|Equal0~6_combout\ & ( (\instance_block_v1|ctr_unit|state.async_rst~0_combout\ & ((\instance_block_v1|ctr_unit|state~15_combout\) # (\instance_block_v1|ctr_unit|state.res~q\))) ) ) ) # ( 
-- !\instance_block_v1|ctr_unit|Equal1~6_combout\ & ( !\instance_block_v1|ctr_unit|Equal0~6_combout\ & ( (\instance_block_v1|ctr_unit|state.async_rst~0_combout\ & \instance_block_v1|ctr_unit|state~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000110000111100000101000011110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_state.trt~q\,
	datab => \instance_block_v1|ctr_unit|ALT_INV_state.res~q\,
	datac => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~0_combout\,
	datad => \instance_block_v1|ctr_unit|ALT_INV_state~15_combout\,
	datae => \instance_block_v1|ctr_unit|ALT_INV_Equal1~6_combout\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_Equal0~6_combout\,
	combout => \instance_block_v1|ctr_unit|state~16_combout\);

-- Location: FF_X33_Y8_N56
\instance_block_v1|ctr_unit|state.rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|ctr_unit|state~16_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|state.rst~q\);

-- Location: LABCELL_X31_Y8_N39
\instance_block_v1|ctr_unit|state.async_rst~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|state.async_rst~1_combout\ = ( \instance_block_v1|ctr_unit|state.async_rst~q\ & ( !\instance_block_v1|ctr_unit|state.rst~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|ctr_unit|ALT_INV_state.rst~q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\,
	combout => \instance_block_v1|ctr_unit|state.async_rst~1_combout\);

-- Location: LABCELL_X33_Y8_N48
\instance_block_v1|ctr_unit|state~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|state~14_combout\ = ( \instance_block_v1|ctr_unit|state.rdy~q\ & ( \instance_block_v1|ctr_unit|state.async_rst~0_combout\ & ( (!\instance_block_v1|ctr_unit|state.async_rst~1_combout\) # ((\button_res~input_o\ & 
-- (\button_trt~input_o\ & \button_acq~input_o\))) ) ) ) # ( !\instance_block_v1|ctr_unit|state.rdy~q\ & ( \instance_block_v1|ctr_unit|state.async_rst~0_combout\ & ( !\instance_block_v1|ctr_unit|state.async_rst~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_button_res~input_o\,
	datab => \ALT_INV_button_trt~input_o\,
	datac => \ALT_INV_button_acq~input_o\,
	datad => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~1_combout\,
	datae => \instance_block_v1|ctr_unit|ALT_INV_state.rdy~q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~0_combout\,
	combout => \instance_block_v1|ctr_unit|state~14_combout\);

-- Location: FF_X33_Y8_N50
\instance_block_v1|ctr_unit|state.rdy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|ctr_unit|state~14_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|state.rdy~q\);

-- Location: LABCELL_X33_Y8_N39
\instance_block_v1|ctr_unit|state~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|state~11_combout\ = ( \instance_block_v1|ctr_unit|state.rdy~q\ & ( (!\button_acq~input_o\ & \instance_block_v1|ctr_unit|state.async_rst~0_combout\) ) ) # ( !\instance_block_v1|ctr_unit|state.rdy~q\ & ( (!\button_acq~input_o\ & 
-- (\instance_block_v1|ctr_unit|state.async_rst~0_combout\ & \instance_block_v1|ctr_unit|state.acq~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_button_acq~input_o\,
	datac => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~0_combout\,
	datad => \instance_block_v1|ctr_unit|ALT_INV_state.acq~q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.rdy~q\,
	combout => \instance_block_v1|ctr_unit|state~11_combout\);

-- Location: FF_X33_Y8_N41
\instance_block_v1|ctr_unit|state.acq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|ctr_unit|state~11_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|state.acq~q\);

-- Location: LABCELL_X31_Y7_N12
\instance_block_v1|acq_cnt_write|cycles[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\ = ( \instance_block_v1|ctr_unit|state.acq~q\ ) # ( !\instance_block_v1|ctr_unit|state.acq~q\ & ( !\instance_block_v1|ctr_unit|state.async_rst~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.acq~q\,
	combout => \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\);

-- Location: FF_X32_Y7_N31
\instance_block_v1|acq_cnt_write|cycles[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add0~25_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|cycles\(10));

-- Location: MLABCELL_X32_Y7_N0
\instance_block_v1|acq_cnt_write|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add0~29_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|cycles\(0) ) + ( VCC ) + ( !VCC ))
-- \instance_block_v1|acq_cnt_write|Add0~30\ = CARRY(( \instance_block_v1|acq_cnt_write|cycles\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_cycles\(0),
	cin => GND,
	sumout => \instance_block_v1|acq_cnt_write|Add0~29_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add0~30\);

-- Location: FF_X32_Y7_N1
\instance_block_v1|acq_cnt_write|cycles[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add0~29_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|cycles\(0));

-- Location: MLABCELL_X32_Y7_N3
\instance_block_v1|acq_cnt_write|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add0~33_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|cycles\(1) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~30\ ))
-- \instance_block_v1|acq_cnt_write|Add0~34\ = CARRY(( \instance_block_v1|acq_cnt_write|cycles\(1) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_cycles\(1),
	cin => \instance_block_v1|acq_cnt_write|Add0~30\,
	sumout => \instance_block_v1|acq_cnt_write|Add0~33_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add0~34\);

-- Location: FF_X32_Y7_N4
\instance_block_v1|acq_cnt_write|cycles[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add0~33_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|cycles\(1));

-- Location: MLABCELL_X32_Y7_N6
\instance_block_v1|acq_cnt_write|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add0~37_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|cycles\(2) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~34\ ))
-- \instance_block_v1|acq_cnt_write|Add0~38\ = CARRY(( \instance_block_v1|acq_cnt_write|cycles\(2) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_cycles\(2),
	cin => \instance_block_v1|acq_cnt_write|Add0~34\,
	sumout => \instance_block_v1|acq_cnt_write|Add0~37_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add0~38\);

-- Location: FF_X32_Y7_N7
\instance_block_v1|acq_cnt_write|cycles[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add0~37_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|cycles\(2));

-- Location: MLABCELL_X32_Y7_N9
\instance_block_v1|acq_cnt_write|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add0~41_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|cycles\(3) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~38\ ))
-- \instance_block_v1|acq_cnt_write|Add0~42\ = CARRY(( \instance_block_v1|acq_cnt_write|cycles\(3) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_cycles\(3),
	cin => \instance_block_v1|acq_cnt_write|Add0~38\,
	sumout => \instance_block_v1|acq_cnt_write|Add0~41_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add0~42\);

-- Location: FF_X32_Y7_N10
\instance_block_v1|acq_cnt_write|cycles[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add0~41_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|cycles\(3));

-- Location: MLABCELL_X32_Y7_N12
\instance_block_v1|acq_cnt_write|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add0~45_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|cycles\(4) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~42\ ))
-- \instance_block_v1|acq_cnt_write|Add0~46\ = CARRY(( \instance_block_v1|acq_cnt_write|cycles\(4) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_cycles\(4),
	cin => \instance_block_v1|acq_cnt_write|Add0~42\,
	sumout => \instance_block_v1|acq_cnt_write|Add0~45_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add0~46\);

-- Location: FF_X32_Y7_N13
\instance_block_v1|acq_cnt_write|cycles[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add0~45_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|cycles\(4));

-- Location: MLABCELL_X32_Y7_N15
\instance_block_v1|acq_cnt_write|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add0~49_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|cycles\(5) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~46\ ))
-- \instance_block_v1|acq_cnt_write|Add0~50\ = CARRY(( \instance_block_v1|acq_cnt_write|cycles\(5) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_cycles\(5),
	cin => \instance_block_v1|acq_cnt_write|Add0~46\,
	sumout => \instance_block_v1|acq_cnt_write|Add0~49_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add0~50\);

-- Location: FF_X32_Y7_N16
\instance_block_v1|acq_cnt_write|cycles[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add0~49_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|cycles\(5));

-- Location: MLABCELL_X32_Y7_N18
\instance_block_v1|acq_cnt_write|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add0~9_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|cycles\(6) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~50\ ))
-- \instance_block_v1|acq_cnt_write|Add0~10\ = CARRY(( \instance_block_v1|acq_cnt_write|cycles\(6) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_cycles\(6),
	cin => \instance_block_v1|acq_cnt_write|Add0~50\,
	sumout => \instance_block_v1|acq_cnt_write|Add0~9_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add0~10\);

-- Location: FF_X32_Y7_N19
\instance_block_v1|acq_cnt_write|cycles[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add0~9_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|cycles\(6));

-- Location: MLABCELL_X32_Y7_N21
\instance_block_v1|acq_cnt_write|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add0~13_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|cycles\(7) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~10\ ))
-- \instance_block_v1|acq_cnt_write|Add0~14\ = CARRY(( \instance_block_v1|acq_cnt_write|cycles\(7) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_cycles\(7),
	cin => \instance_block_v1|acq_cnt_write|Add0~10\,
	sumout => \instance_block_v1|acq_cnt_write|Add0~13_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add0~14\);

-- Location: FF_X32_Y7_N22
\instance_block_v1|acq_cnt_write|cycles[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add0~13_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|cycles\(7));

-- Location: MLABCELL_X32_Y7_N24
\instance_block_v1|acq_cnt_write|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add0~17_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|cycles\(8) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~14\ ))
-- \instance_block_v1|acq_cnt_write|Add0~18\ = CARRY(( \instance_block_v1|acq_cnt_write|cycles\(8) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_cycles\(8),
	cin => \instance_block_v1|acq_cnt_write|Add0~14\,
	sumout => \instance_block_v1|acq_cnt_write|Add0~17_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add0~18\);

-- Location: FF_X32_Y7_N25
\instance_block_v1|acq_cnt_write|cycles[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add0~17_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|cycles\(8));

-- Location: MLABCELL_X32_Y7_N27
\instance_block_v1|acq_cnt_write|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add0~21_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|cycles\(9) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~18\ ))
-- \instance_block_v1|acq_cnt_write|Add0~22\ = CARRY(( \instance_block_v1|acq_cnt_write|cycles\(9) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_cycles\(9),
	cin => \instance_block_v1|acq_cnt_write|Add0~18\,
	sumout => \instance_block_v1|acq_cnt_write|Add0~21_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add0~22\);

-- Location: FF_X32_Y7_N29
\instance_block_v1|acq_cnt_write|cycles[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add0~21_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|cycles\(9));

-- Location: MLABCELL_X32_Y7_N30
\instance_block_v1|acq_cnt_write|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add0~25_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|cycles\(10) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~22\ ))
-- \instance_block_v1|acq_cnt_write|Add0~26\ = CARRY(( \instance_block_v1|acq_cnt_write|cycles\(10) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_cycles\(10),
	cin => \instance_block_v1|acq_cnt_write|Add0~22\,
	sumout => \instance_block_v1|acq_cnt_write|Add0~25_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add0~26\);

-- Location: MLABCELL_X32_Y7_N48
\instance_block_v1|acq_cnt_write|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Equal0~1_combout\ = ( !\instance_block_v1|acq_cnt_write|Add0~45_sumout\ & ( !\instance_block_v1|acq_cnt_write|Add0~49_sumout\ & ( (!\instance_block_v1|acq_cnt_write|Add0~29_sumout\ & 
-- (!\instance_block_v1|acq_cnt_write|Add0~37_sumout\ & (!\instance_block_v1|acq_cnt_write|Add0~33_sumout\ & \instance_block_v1|acq_cnt_write|Add0~41_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~29_sumout\,
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~37_sumout\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~33_sumout\,
	datad => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~41_sumout\,
	datae => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~45_sumout\,
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~49_sumout\,
	combout => \instance_block_v1|acq_cnt_write|Equal0~1_combout\);

-- Location: MLABCELL_X32_Y7_N45
\instance_block_v1|acq_cnt_write|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Equal0~2_combout\ = ( \instance_block_v1|acq_cnt_write|Add0~17_sumout\ & ( (!\instance_block_v1|acq_cnt_write|Add0~9_sumout\ & (\instance_block_v1|acq_cnt_write|Add0~21_sumout\ & 
-- \instance_block_v1|acq_cnt_write|Add0~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~9_sumout\,
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~21_sumout\,
	datad => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~13_sumout\,
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~17_sumout\,
	combout => \instance_block_v1|acq_cnt_write|Equal0~2_combout\);

-- Location: FF_X32_Y7_N35
\instance_block_v1|acq_cnt_write|cycles[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add0~1_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|cycles\(11));

-- Location: MLABCELL_X32_Y7_N33
\instance_block_v1|acq_cnt_write|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add0~1_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|cycles\(11) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~26\ ))
-- \instance_block_v1|acq_cnt_write|Add0~2\ = CARRY(( \instance_block_v1|acq_cnt_write|cycles\(11) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_cycles\(11),
	cin => \instance_block_v1|acq_cnt_write|Add0~26\,
	sumout => \instance_block_v1|acq_cnt_write|Add0~1_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add0~2\);

-- Location: MLABCELL_X32_Y7_N54
\instance_block_v1|acq_cnt_write|cycles[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\ = ( \instance_block_v1|acq_cnt_write|Equal0~2_combout\ & ( \instance_block_v1|acq_cnt_write|Add0~1_sumout\ & ( !\instance_block_v1|ctr_unit|state.async_rst~q\ ) ) ) # ( 
-- !\instance_block_v1|acq_cnt_write|Equal0~2_combout\ & ( \instance_block_v1|acq_cnt_write|Add0~1_sumout\ & ( !\instance_block_v1|ctr_unit|state.async_rst~q\ ) ) ) # ( \instance_block_v1|acq_cnt_write|Equal0~2_combout\ & ( 
-- !\instance_block_v1|acq_cnt_write|Add0~1_sumout\ & ( (!\instance_block_v1|ctr_unit|state.async_rst~q\) # ((!\instance_block_v1|acq_cnt_write|Add0~25_sumout\ & (\instance_block_v1|acq_cnt_write|Equal0~1_combout\ & 
-- \instance_block_v1|acq_cnt_write|Add0~5_sumout\))) ) ) ) # ( !\instance_block_v1|acq_cnt_write|Equal0~2_combout\ & ( !\instance_block_v1|acq_cnt_write|Add0~1_sumout\ & ( !\instance_block_v1|ctr_unit|state.async_rst~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010111010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\,
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~25_sumout\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_Equal0~1_combout\,
	datad => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~5_sumout\,
	datae => \instance_block_v1|acq_cnt_write|ALT_INV_Equal0~2_combout\,
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~1_sumout\,
	combout => \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\);

-- Location: FF_X32_Y7_N38
\instance_block_v1|acq_cnt_write|cycles[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add0~5_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|cycles[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|cycles[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|cycles\(12));

-- Location: MLABCELL_X32_Y7_N36
\instance_block_v1|acq_cnt_write|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add0~5_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|cycles\(12) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_cycles\(12),
	cin => \instance_block_v1|acq_cnt_write|Add0~2\,
	sumout => \instance_block_v1|acq_cnt_write|Add0~5_sumout\);

-- Location: MLABCELL_X32_Y7_N42
\instance_block_v1|acq_cnt_write|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Equal0~0_combout\ = ( !\instance_block_v1|acq_cnt_write|Add0~25_sumout\ & ( (!\instance_block_v1|acq_cnt_write|Add0~9_sumout\ & (\instance_block_v1|acq_cnt_write|Add0~21_sumout\ & 
-- (\instance_block_v1|acq_cnt_write|Add0~17_sumout\ & \instance_block_v1|acq_cnt_write|Add0~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~9_sumout\,
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~21_sumout\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~17_sumout\,
	datad => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~13_sumout\,
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~25_sumout\,
	combout => \instance_block_v1|acq_cnt_write|Equal0~0_combout\);

-- Location: LABCELL_X33_Y7_N33
\instance_block_v1|acq_cnt_write|count[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|count[11]~1_combout\ = ( \instance_block_v1|acq_cnt_write|Equal0~0_combout\ & ( \instance_block_v1|ctr_unit|state.acq~q\ & ( (!\instance_block_v1|ctr_unit|state.async_rst~q\) # 
-- ((\instance_block_v1|acq_cnt_write|Add0~5_sumout\ & (!\instance_block_v1|acq_cnt_write|Add0~1_sumout\ & \instance_block_v1|acq_cnt_write|Equal0~1_combout\))) ) ) ) # ( !\instance_block_v1|acq_cnt_write|Equal0~0_combout\ & ( 
-- \instance_block_v1|ctr_unit|state.acq~q\ & ( !\instance_block_v1|ctr_unit|state.async_rst~q\ ) ) ) # ( \instance_block_v1|acq_cnt_write|Equal0~0_combout\ & ( !\instance_block_v1|ctr_unit|state.acq~q\ & ( !\instance_block_v1|ctr_unit|state.async_rst~q\ ) ) 
-- ) # ( !\instance_block_v1|acq_cnt_write|Equal0~0_combout\ & ( !\instance_block_v1|ctr_unit|state.acq~q\ & ( !\instance_block_v1|ctr_unit|state.async_rst~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~5_sumout\,
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_Add0~1_sumout\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_Equal0~1_combout\,
	datad => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\,
	datae => \instance_block_v1|acq_cnt_write|ALT_INV_Equal0~0_combout\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.acq~q\,
	combout => \instance_block_v1|acq_cnt_write|count[11]~1_combout\);

-- Location: FF_X30_Y7_N19
\instance_block_v1|acq_cnt_write|count[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~29_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y7_N36
\instance_block_v1|acq_cnt_write|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Equal1~0_combout\ = ( \instance_block_v1|acq_cnt_write|count\(8) & ( \instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & ( (\instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & 
-- (\instance_block_v1|acq_cnt_write|count\(7) & \instance_block_v1|acq_cnt_write|count\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count[6]~DUPLICATE_q\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(7),
	datad => \instance_block_v1|acq_cnt_write|ALT_INV_count\(4),
	datae => \instance_block_v1|acq_cnt_write|ALT_INV_count\(8),
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_count[5]~DUPLICATE_q\,
	combout => \instance_block_v1|acq_cnt_write|Equal1~0_combout\);

-- Location: LABCELL_X31_Y7_N15
\instance_block_v1|acq_cnt_write|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Equal1~1_combout\ = ( \instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & ( (\instance_block_v1|acq_cnt_write|count\(0) & (\instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\ & 
-- (\instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\ & \instance_block_v1|acq_cnt_write|count\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_count\(0),
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count[15]~DUPLICATE_q\,
	datad => \instance_block_v1|acq_cnt_write|ALT_INV_count\(2),
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_count[11]~DUPLICATE_q\,
	combout => \instance_block_v1|acq_cnt_write|Equal1~1_combout\);

-- Location: LABCELL_X33_Y9_N48
\instance_block_v1|acq_cnt_write|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Equal1~2_combout\ = ( \instance_block_v1|acq_cnt_write|count\(10) & ( (\instance_block_v1|acq_cnt_write|count\(12) & (\instance_block_v1|acq_cnt_write|count\(13) & \instance_block_v1|acq_cnt_write|count\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count\(12),
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(13),
	datad => \instance_block_v1|acq_cnt_write|ALT_INV_count\(14),
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_count\(10),
	combout => \instance_block_v1|acq_cnt_write|Equal1~2_combout\);

-- Location: LABCELL_X31_Y7_N48
\instance_block_v1|acq_cnt_write|count[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|count[11]~0_combout\ = ( \instance_block_v1|ctr_unit|state.async_rst~q\ & ( \instance_block_v1|acq_cnt_write|Equal1~2_combout\ & ( (\instance_block_v1|acq_cnt_write|Equal1~0_combout\ & 
-- (\instance_block_v1|acq_cnt_write|Equal1~1_combout\ & (\instance_block_v1|acq_cnt_write|count\(3) & \instance_block_v1|acq_cnt_write|count\(9)))) ) ) ) # ( !\instance_block_v1|ctr_unit|state.async_rst~q\ & ( 
-- \instance_block_v1|acq_cnt_write|Equal1~2_combout\ ) ) # ( !\instance_block_v1|ctr_unit|state.async_rst~q\ & ( !\instance_block_v1|acq_cnt_write|Equal1~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_Equal1~0_combout\,
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_Equal1~1_combout\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(3),
	datad => \instance_block_v1|acq_cnt_write|ALT_INV_count\(9),
	datae => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\,
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_Equal1~2_combout\,
	combout => \instance_block_v1|acq_cnt_write|count[11]~0_combout\);

-- Location: FF_X30_Y7_N1
\instance_block_v1|acq_cnt_write|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~41_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(0));

-- Location: LABCELL_X30_Y7_N3
\instance_block_v1|acq_cnt_write|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~45_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(1) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~42\ ))
-- \instance_block_v1|acq_cnt_write|Add1~46\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(1) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_count\(1),
	cin => \instance_block_v1|acq_cnt_write|Add1~42\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~45_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~46\);

-- Location: FF_X30_Y7_N5
\instance_block_v1|acq_cnt_write|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~45_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(1));

-- Location: LABCELL_X30_Y7_N6
\instance_block_v1|acq_cnt_write|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~49_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(2) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~46\ ))
-- \instance_block_v1|acq_cnt_write|Add1~50\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(2) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(2),
	cin => \instance_block_v1|acq_cnt_write|Add1~46\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~49_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~50\);

-- Location: FF_X30_Y7_N7
\instance_block_v1|acq_cnt_write|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~49_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(2));

-- Location: LABCELL_X30_Y7_N9
\instance_block_v1|acq_cnt_write|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~53_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(3) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~50\ ))
-- \instance_block_v1|acq_cnt_write|Add1~54\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(3) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(3),
	cin => \instance_block_v1|acq_cnt_write|Add1~50\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~53_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~54\);

-- Location: FF_X30_Y7_N10
\instance_block_v1|acq_cnt_write|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~53_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(3));

-- Location: LABCELL_X30_Y7_N12
\instance_block_v1|acq_cnt_write|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~57_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(4) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~54\ ))
-- \instance_block_v1|acq_cnt_write|Add1~58\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(4) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count\(4),
	cin => \instance_block_v1|acq_cnt_write|Add1~54\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~57_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~58\);

-- Location: FF_X30_Y7_N13
\instance_block_v1|acq_cnt_write|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~57_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(4));

-- Location: LABCELL_X30_Y7_N15
\instance_block_v1|acq_cnt_write|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~61_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(5) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~58\ ))
-- \instance_block_v1|acq_cnt_write|Add1~62\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(5) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(5),
	cin => \instance_block_v1|acq_cnt_write|Add1~58\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~61_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~62\);

-- Location: FF_X30_Y7_N17
\instance_block_v1|acq_cnt_write|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~61_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(5));

-- Location: LABCELL_X30_Y7_N18
\instance_block_v1|acq_cnt_write|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~29_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(6) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~62\ ))
-- \instance_block_v1|acq_cnt_write|Add1~30\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(6) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(6),
	cin => \instance_block_v1|acq_cnt_write|Add1~62\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~29_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~30\);

-- Location: FF_X30_Y7_N20
\instance_block_v1|acq_cnt_write|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~29_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(6));

-- Location: LABCELL_X30_Y7_N21
\instance_block_v1|acq_cnt_write|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~33_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(7) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~30\ ))
-- \instance_block_v1|acq_cnt_write|Add1~34\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(7) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(7),
	cin => \instance_block_v1|acq_cnt_write|Add1~30\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~33_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~34\);

-- Location: FF_X30_Y7_N22
\instance_block_v1|acq_cnt_write|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~33_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(7));

-- Location: LABCELL_X30_Y7_N24
\instance_block_v1|acq_cnt_write|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~37_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(8) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~34\ ))
-- \instance_block_v1|acq_cnt_write|Add1~38\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(8) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(8),
	cin => \instance_block_v1|acq_cnt_write|Add1~34\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~37_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~38\);

-- Location: FF_X30_Y7_N26
\instance_block_v1|acq_cnt_write|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~37_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(8));

-- Location: LABCELL_X30_Y7_N27
\instance_block_v1|acq_cnt_write|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~17_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(9) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~38\ ))
-- \instance_block_v1|acq_cnt_write|Add1~18\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(9) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_count\(9),
	cin => \instance_block_v1|acq_cnt_write|Add1~38\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~17_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~18\);

-- Location: FF_X30_Y7_N29
\instance_block_v1|acq_cnt_write|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~17_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(9));

-- Location: LABCELL_X30_Y7_N30
\instance_block_v1|acq_cnt_write|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~21_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(10) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~18\ ))
-- \instance_block_v1|acq_cnt_write|Add1~22\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(10) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(10),
	cin => \instance_block_v1|acq_cnt_write|Add1~18\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~21_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~22\);

-- Location: FF_X30_Y7_N31
\instance_block_v1|acq_cnt_write|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~21_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(10));

-- Location: LABCELL_X30_Y7_N33
\instance_block_v1|acq_cnt_write|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_cnt_write|Add1~25_sumout\ = SUM(( \instance_block_v1|acq_cnt_write|count\(11) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~22\ ))
-- \instance_block_v1|acq_cnt_write|Add1~26\ = CARRY(( \instance_block_v1|acq_cnt_write|count\(11) ) + ( GND ) + ( \instance_block_v1|acq_cnt_write|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_count\(11),
	cin => \instance_block_v1|acq_cnt_write|Add1~22\,
	sumout => \instance_block_v1|acq_cnt_write|Add1~25_sumout\,
	cout => \instance_block_v1|acq_cnt_write|Add1~26\);

-- Location: FF_X30_Y7_N35
\instance_block_v1|acq_cnt_write|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~25_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(11));

-- Location: FF_X30_Y7_N37
\instance_block_v1|acq_cnt_write|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|acq_cnt_write|Add1~5_sumout\,
	sclr => \instance_block_v1|acq_cnt_write|count[11]~0_combout\,
	ena => \instance_block_v1|acq_cnt_write|count[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_cnt_write|count\(12));

-- Location: FF_X31_Y8_N35
\instance_block_v1|ctr_unit|s_sample_stop[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_write|count\(12),
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_block_v1|ctr_unit|s_sample_stop[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|s_sample_stop\(12));

-- Location: LABCELL_X30_Y9_N0
\instance_block_v1|out_cnt_read|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~41_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(0) ) + ( VCC ) + ( !VCC ))
-- \instance_block_v1|out_cnt_read|Add1~42\ = CARRY(( \instance_block_v1|out_cnt_read|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_count\(0),
	cin => GND,
	sumout => \instance_block_v1|out_cnt_read|Add1~41_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~42\);

-- Location: MLABCELL_X32_Y8_N9
\instance_block_v1|ctr_unit|state.async_rst~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|state.async_rst~2_combout\ = ( \instance_block_v1|ctr_unit|state.rst~q\ ) # ( !\instance_block_v1|ctr_unit|state.rst~q\ & ( (!\instance_block_v1|ctr_unit|state.async_rst~q\) # (\instance_block_v1|ctr_unit|state.res~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111111111111111111110101111101011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\,
	datac => \instance_block_v1|ctr_unit|ALT_INV_state.res~q\,
	datae => \instance_block_v1|ctr_unit|ALT_INV_state.rst~q\,
	combout => \instance_block_v1|ctr_unit|state.async_rst~2_combout\);

-- Location: FF_X35_Y8_N34
\instance_block_v1|out_cnt_read|cycles[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add0~41_sumout\,
	sclr => \instance_block_v1|out_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|ctr_unit|state.async_rst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|cycles\(11));

-- Location: LABCELL_X35_Y8_N0
\instance_block_v1|out_cnt_read|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add0~45_sumout\ = SUM(( \instance_block_v1|out_cnt_read|cycles\(0) ) + ( VCC ) + ( !VCC ))
-- \instance_block_v1|out_cnt_read|Add0~46\ = CARRY(( \instance_block_v1|out_cnt_read|cycles\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_cycles\(0),
	cin => GND,
	sumout => \instance_block_v1|out_cnt_read|Add0~45_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add0~46\);

-- Location: FF_X35_Y8_N1
\instance_block_v1|out_cnt_read|cycles[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add0~45_sumout\,
	sclr => \instance_block_v1|out_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|ctr_unit|state.async_rst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|cycles\(0));

-- Location: LABCELL_X35_Y8_N3
\instance_block_v1|out_cnt_read|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add0~49_sumout\ = SUM(( \instance_block_v1|out_cnt_read|cycles\(1) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~46\ ))
-- \instance_block_v1|out_cnt_read|Add0~50\ = CARRY(( \instance_block_v1|out_cnt_read|cycles\(1) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_cycles\(1),
	cin => \instance_block_v1|out_cnt_read|Add0~46\,
	sumout => \instance_block_v1|out_cnt_read|Add0~49_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add0~50\);

-- Location: FF_X35_Y8_N4
\instance_block_v1|out_cnt_read|cycles[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add0~49_sumout\,
	sclr => \instance_block_v1|out_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|ctr_unit|state.async_rst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|cycles\(1));

-- Location: LABCELL_X35_Y8_N6
\instance_block_v1|out_cnt_read|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add0~25_sumout\ = SUM(( \instance_block_v1|out_cnt_read|cycles\(2) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~50\ ))
-- \instance_block_v1|out_cnt_read|Add0~26\ = CARRY(( \instance_block_v1|out_cnt_read|cycles\(2) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|out_cnt_read|ALT_INV_cycles\(2),
	cin => \instance_block_v1|out_cnt_read|Add0~50\,
	sumout => \instance_block_v1|out_cnt_read|Add0~25_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add0~26\);

-- Location: FF_X35_Y8_N8
\instance_block_v1|out_cnt_read|cycles[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add0~25_sumout\,
	sclr => \instance_block_v1|out_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|ctr_unit|state.async_rst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|cycles\(2));

-- Location: LABCELL_X35_Y8_N9
\instance_block_v1|out_cnt_read|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add0~29_sumout\ = SUM(( \instance_block_v1|out_cnt_read|cycles\(3) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~26\ ))
-- \instance_block_v1|out_cnt_read|Add0~30\ = CARRY(( \instance_block_v1|out_cnt_read|cycles\(3) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_cycles\(3),
	cin => \instance_block_v1|out_cnt_read|Add0~26\,
	sumout => \instance_block_v1|out_cnt_read|Add0~29_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add0~30\);

-- Location: FF_X35_Y8_N10
\instance_block_v1|out_cnt_read|cycles[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add0~29_sumout\,
	sclr => \instance_block_v1|out_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|ctr_unit|state.async_rst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|cycles\(3));

-- Location: LABCELL_X35_Y8_N12
\instance_block_v1|out_cnt_read|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add0~33_sumout\ = SUM(( \instance_block_v1|out_cnt_read|cycles\(4) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~30\ ))
-- \instance_block_v1|out_cnt_read|Add0~34\ = CARRY(( \instance_block_v1|out_cnt_read|cycles\(4) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|out_cnt_read|ALT_INV_cycles\(4),
	cin => \instance_block_v1|out_cnt_read|Add0~30\,
	sumout => \instance_block_v1|out_cnt_read|Add0~33_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add0~34\);

-- Location: FF_X35_Y8_N13
\instance_block_v1|out_cnt_read|cycles[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add0~33_sumout\,
	sclr => \instance_block_v1|out_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|ctr_unit|state.async_rst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|cycles\(4));

-- Location: LABCELL_X35_Y8_N15
\instance_block_v1|out_cnt_read|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add0~37_sumout\ = SUM(( \instance_block_v1|out_cnt_read|cycles\(5) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~34\ ))
-- \instance_block_v1|out_cnt_read|Add0~38\ = CARRY(( \instance_block_v1|out_cnt_read|cycles\(5) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_cycles\(5),
	cin => \instance_block_v1|out_cnt_read|Add0~34\,
	sumout => \instance_block_v1|out_cnt_read|Add0~37_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add0~38\);

-- Location: FF_X35_Y8_N17
\instance_block_v1|out_cnt_read|cycles[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add0~37_sumout\,
	sclr => \instance_block_v1|out_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|ctr_unit|state.async_rst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|cycles\(5));

-- Location: LABCELL_X35_Y8_N18
\instance_block_v1|out_cnt_read|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add0~5_sumout\ = SUM(( \instance_block_v1|out_cnt_read|cycles\(6) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~38\ ))
-- \instance_block_v1|out_cnt_read|Add0~6\ = CARRY(( \instance_block_v1|out_cnt_read|cycles\(6) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|out_cnt_read|ALT_INV_cycles\(6),
	cin => \instance_block_v1|out_cnt_read|Add0~38\,
	sumout => \instance_block_v1|out_cnt_read|Add0~5_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add0~6\);

-- Location: FF_X35_Y8_N19
\instance_block_v1|out_cnt_read|cycles[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add0~5_sumout\,
	sclr => \instance_block_v1|out_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|ctr_unit|state.async_rst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|cycles\(6));

-- Location: LABCELL_X35_Y8_N21
\instance_block_v1|out_cnt_read|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add0~9_sumout\ = SUM(( \instance_block_v1|out_cnt_read|cycles\(7) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~6\ ))
-- \instance_block_v1|out_cnt_read|Add0~10\ = CARRY(( \instance_block_v1|out_cnt_read|cycles\(7) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_cycles\(7),
	cin => \instance_block_v1|out_cnt_read|Add0~6\,
	sumout => \instance_block_v1|out_cnt_read|Add0~9_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add0~10\);

-- Location: FF_X35_Y8_N22
\instance_block_v1|out_cnt_read|cycles[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add0~9_sumout\,
	sclr => \instance_block_v1|out_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|ctr_unit|state.async_rst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|cycles\(7));

-- Location: LABCELL_X35_Y8_N24
\instance_block_v1|out_cnt_read|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add0~13_sumout\ = SUM(( \instance_block_v1|out_cnt_read|cycles\(8) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~10\ ))
-- \instance_block_v1|out_cnt_read|Add0~14\ = CARRY(( \instance_block_v1|out_cnt_read|cycles\(8) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_cycles\(8),
	cin => \instance_block_v1|out_cnt_read|Add0~10\,
	sumout => \instance_block_v1|out_cnt_read|Add0~13_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add0~14\);

-- Location: FF_X35_Y8_N25
\instance_block_v1|out_cnt_read|cycles[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add0~13_sumout\,
	sclr => \instance_block_v1|out_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|ctr_unit|state.async_rst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|cycles\(8));

-- Location: LABCELL_X35_Y8_N27
\instance_block_v1|out_cnt_read|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add0~17_sumout\ = SUM(( \instance_block_v1|out_cnt_read|cycles\(9) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~14\ ))
-- \instance_block_v1|out_cnt_read|Add0~18\ = CARRY(( \instance_block_v1|out_cnt_read|cycles\(9) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_cycles\(9),
	cin => \instance_block_v1|out_cnt_read|Add0~14\,
	sumout => \instance_block_v1|out_cnt_read|Add0~17_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add0~18\);

-- Location: FF_X35_Y8_N28
\instance_block_v1|out_cnt_read|cycles[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add0~17_sumout\,
	sclr => \instance_block_v1|out_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|ctr_unit|state.async_rst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|cycles\(9));

-- Location: LABCELL_X35_Y8_N30
\instance_block_v1|out_cnt_read|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add0~21_sumout\ = SUM(( \instance_block_v1|out_cnt_read|cycles\(10) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~18\ ))
-- \instance_block_v1|out_cnt_read|Add0~22\ = CARRY(( \instance_block_v1|out_cnt_read|cycles\(10) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_cycles\(10),
	cin => \instance_block_v1|out_cnt_read|Add0~18\,
	sumout => \instance_block_v1|out_cnt_read|Add0~21_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add0~22\);

-- Location: FF_X35_Y8_N31
\instance_block_v1|out_cnt_read|cycles[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add0~21_sumout\,
	sclr => \instance_block_v1|out_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|ctr_unit|state.async_rst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|cycles\(10));

-- Location: LABCELL_X35_Y8_N33
\instance_block_v1|out_cnt_read|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add0~41_sumout\ = SUM(( \instance_block_v1|out_cnt_read|cycles\(11) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~22\ ))
-- \instance_block_v1|out_cnt_read|Add0~42\ = CARRY(( \instance_block_v1|out_cnt_read|cycles\(11) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_cycles\(11),
	cin => \instance_block_v1|out_cnt_read|Add0~22\,
	sumout => \instance_block_v1|out_cnt_read|Add0~41_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add0~42\);

-- Location: LABCELL_X35_Y8_N54
\instance_block_v1|out_cnt_read|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Equal0~3_combout\ = ( !\instance_block_v1|out_cnt_read|Add0~45_sumout\ & ( !\instance_block_v1|out_cnt_read|Add0~37_sumout\ & ( (!\instance_block_v1|out_cnt_read|Add0~25_sumout\ & 
-- (\instance_block_v1|out_cnt_read|Add0~29_sumout\ & (!\instance_block_v1|out_cnt_read|Add0~49_sumout\ & !\instance_block_v1|out_cnt_read|Add0~33_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_Add0~25_sumout\,
	datab => \instance_block_v1|out_cnt_read|ALT_INV_Add0~29_sumout\,
	datac => \instance_block_v1|out_cnt_read|ALT_INV_Add0~49_sumout\,
	datad => \instance_block_v1|out_cnt_read|ALT_INV_Add0~33_sumout\,
	datae => \instance_block_v1|out_cnt_read|ALT_INV_Add0~45_sumout\,
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_Add0~37_sumout\,
	combout => \instance_block_v1|out_cnt_read|Equal0~3_combout\);

-- Location: LABCELL_X35_Y8_N42
\instance_block_v1|out_cnt_read|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Equal0~0_combout\ = ( \instance_block_v1|out_cnt_read|Add0~13_sumout\ & ( (!\instance_block_v1|out_cnt_read|Add0~5_sumout\ & (!\instance_block_v1|out_cnt_read|Add0~21_sumout\ & 
-- (\instance_block_v1|out_cnt_read|Add0~9_sumout\ & \instance_block_v1|out_cnt_read|Add0~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_Add0~5_sumout\,
	datab => \instance_block_v1|out_cnt_read|ALT_INV_Add0~21_sumout\,
	datac => \instance_block_v1|out_cnt_read|ALT_INV_Add0~9_sumout\,
	datad => \instance_block_v1|out_cnt_read|ALT_INV_Add0~17_sumout\,
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_Add0~13_sumout\,
	combout => \instance_block_v1|out_cnt_read|Equal0~0_combout\);

-- Location: LABCELL_X33_Y8_N18
\instance_block_v1|out_cnt_read|cycles[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|cycles[0]~0_combout\ = ( \instance_block_v1|out_cnt_read|Equal0~3_combout\ & ( \instance_block_v1|out_cnt_read|Equal0~0_combout\ & ( (!\instance_block_v1|ctr_unit|state.async_rst~q\) # 
-- (((\instance_block_v1|out_cnt_read|Add0~1_sumout\ & !\instance_block_v1|out_cnt_read|Add0~41_sumout\)) # (\instance_block_v1|ctr_unit|state.rst~q\)) ) ) ) # ( !\instance_block_v1|out_cnt_read|Equal0~3_combout\ & ( 
-- \instance_block_v1|out_cnt_read|Equal0~0_combout\ & ( (!\instance_block_v1|ctr_unit|state.async_rst~q\) # (\instance_block_v1|ctr_unit|state.rst~q\) ) ) ) # ( \instance_block_v1|out_cnt_read|Equal0~3_combout\ & ( 
-- !\instance_block_v1|out_cnt_read|Equal0~0_combout\ & ( (!\instance_block_v1|ctr_unit|state.async_rst~q\) # (\instance_block_v1|ctr_unit|state.rst~q\) ) ) ) # ( !\instance_block_v1|out_cnt_read|Equal0~3_combout\ & ( 
-- !\instance_block_v1|out_cnt_read|Equal0~0_combout\ & ( (!\instance_block_v1|ctr_unit|state.async_rst~q\) # (\instance_block_v1|ctr_unit|state.rst~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111111001100111111111101110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_Add0~1_sumout\,
	datab => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\,
	datac => \instance_block_v1|out_cnt_read|ALT_INV_Add0~41_sumout\,
	datad => \instance_block_v1|ctr_unit|ALT_INV_state.rst~q\,
	datae => \instance_block_v1|out_cnt_read|ALT_INV_Equal0~3_combout\,
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_Equal0~0_combout\,
	combout => \instance_block_v1|out_cnt_read|cycles[0]~0_combout\);

-- Location: FF_X35_Y8_N38
\instance_block_v1|out_cnt_read|cycles[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add0~1_sumout\,
	sclr => \instance_block_v1|out_cnt_read|cycles[0]~0_combout\,
	ena => \instance_block_v1|ctr_unit|state.async_rst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|cycles\(12));

-- Location: LABCELL_X35_Y8_N36
\instance_block_v1|out_cnt_read|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add0~1_sumout\ = SUM(( \instance_block_v1|out_cnt_read|cycles\(12) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_cycles\(12),
	cin => \instance_block_v1|out_cnt_read|Add0~42\,
	sumout => \instance_block_v1|out_cnt_read|Add0~1_sumout\);

-- Location: LABCELL_X35_Y8_N45
\instance_block_v1|out_cnt_read|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Equal0~1_combout\ = ( !\instance_block_v1|out_cnt_read|Add0~49_sumout\ & ( !\instance_block_v1|out_cnt_read|Add0~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \instance_block_v1|out_cnt_read|ALT_INV_Add0~45_sumout\,
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_Add0~49_sumout\,
	combout => \instance_block_v1|out_cnt_read|Equal0~1_combout\);

-- Location: LABCELL_X35_Y8_N48
\instance_block_v1|out_cnt_read|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Equal0~2_combout\ = ( \instance_block_v1|out_cnt_read|Equal0~1_combout\ & ( !\instance_block_v1|out_cnt_read|Add0~41_sumout\ & ( (!\instance_block_v1|out_cnt_read|Add0~37_sumout\ & 
-- (\instance_block_v1|out_cnt_read|Add0~29_sumout\ & (!\instance_block_v1|out_cnt_read|Add0~25_sumout\ & !\instance_block_v1|out_cnt_read|Add0~33_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_Add0~37_sumout\,
	datab => \instance_block_v1|out_cnt_read|ALT_INV_Add0~29_sumout\,
	datac => \instance_block_v1|out_cnt_read|ALT_INV_Add0~25_sumout\,
	datad => \instance_block_v1|out_cnt_read|ALT_INV_Add0~33_sumout\,
	datae => \instance_block_v1|out_cnt_read|ALT_INV_Equal0~1_combout\,
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_Add0~41_sumout\,
	combout => \instance_block_v1|out_cnt_read|Equal0~2_combout\);

-- Location: LABCELL_X33_Y8_N42
\instance_block_v1|out_cnt_read|count[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|count[9]~1_combout\ = ( \instance_block_v1|out_cnt_read|Equal0~0_combout\ & ( \instance_block_v1|out_cnt_read|Equal0~2_combout\ & ( ((!\instance_block_v1|ctr_unit|state.async_rst~q\) # 
-- ((\instance_block_v1|out_cnt_read|Add0~1_sumout\ & \instance_block_v1|ctr_unit|state.res~q\))) # (\instance_block_v1|ctr_unit|state.rst~q\) ) ) ) # ( !\instance_block_v1|out_cnt_read|Equal0~0_combout\ & ( \instance_block_v1|out_cnt_read|Equal0~2_combout\ 
-- & ( (!\instance_block_v1|ctr_unit|state.async_rst~q\) # (\instance_block_v1|ctr_unit|state.rst~q\) ) ) ) # ( \instance_block_v1|out_cnt_read|Equal0~0_combout\ & ( !\instance_block_v1|out_cnt_read|Equal0~2_combout\ & ( 
-- (!\instance_block_v1|ctr_unit|state.async_rst~q\) # (\instance_block_v1|ctr_unit|state.rst~q\) ) ) ) # ( !\instance_block_v1|out_cnt_read|Equal0~0_combout\ & ( !\instance_block_v1|out_cnt_read|Equal0~2_combout\ & ( 
-- (!\instance_block_v1|ctr_unit|state.async_rst~q\) # (\instance_block_v1|ctr_unit|state.rst~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111011101110111011101110111011101110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_state.rst~q\,
	datab => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\,
	datac => \instance_block_v1|out_cnt_read|ALT_INV_Add0~1_sumout\,
	datad => \instance_block_v1|ctr_unit|ALT_INV_state.res~q\,
	datae => \instance_block_v1|out_cnt_read|ALT_INV_Equal0~0_combout\,
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_Equal0~2_combout\,
	combout => \instance_block_v1|out_cnt_read|count[9]~1_combout\);

-- Location: FF_X30_Y9_N1
\instance_block_v1|out_cnt_read|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~41_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(0));

-- Location: LABCELL_X30_Y9_N3
\instance_block_v1|out_cnt_read|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~45_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(1) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~42\ ))
-- \instance_block_v1|out_cnt_read|Add1~46\ = CARRY(( \instance_block_v1|out_cnt_read|count\(1) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_count\(1),
	cin => \instance_block_v1|out_cnt_read|Add1~42\,
	sumout => \instance_block_v1|out_cnt_read|Add1~45_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~46\);

-- Location: FF_X30_Y9_N5
\instance_block_v1|out_cnt_read|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~45_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(1));

-- Location: LABCELL_X30_Y9_N6
\instance_block_v1|out_cnt_read|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~49_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(2) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~46\ ))
-- \instance_block_v1|out_cnt_read|Add1~50\ = CARRY(( \instance_block_v1|out_cnt_read|count\(2) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|out_cnt_read|ALT_INV_count\(2),
	cin => \instance_block_v1|out_cnt_read|Add1~46\,
	sumout => \instance_block_v1|out_cnt_read|Add1~49_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~50\);

-- Location: FF_X30_Y9_N8
\instance_block_v1|out_cnt_read|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~49_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(2));

-- Location: LABCELL_X30_Y9_N9
\instance_block_v1|out_cnt_read|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~53_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(3) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~50\ ))
-- \instance_block_v1|out_cnt_read|Add1~54\ = CARRY(( \instance_block_v1|out_cnt_read|count\(3) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_count\(3),
	cin => \instance_block_v1|out_cnt_read|Add1~50\,
	sumout => \instance_block_v1|out_cnt_read|Add1~53_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~54\);

-- Location: FF_X30_Y9_N11
\instance_block_v1|out_cnt_read|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~53_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(3));

-- Location: LABCELL_X30_Y9_N12
\instance_block_v1|out_cnt_read|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~57_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(4) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~54\ ))
-- \instance_block_v1|out_cnt_read|Add1~58\ = CARRY(( \instance_block_v1|out_cnt_read|count\(4) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|out_cnt_read|ALT_INV_count\(4),
	cin => \instance_block_v1|out_cnt_read|Add1~54\,
	sumout => \instance_block_v1|out_cnt_read|Add1~57_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~58\);

-- Location: FF_X30_Y9_N14
\instance_block_v1|out_cnt_read|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~57_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(4));

-- Location: LABCELL_X30_Y9_N15
\instance_block_v1|out_cnt_read|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~61_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(5) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~58\ ))
-- \instance_block_v1|out_cnt_read|Add1~62\ = CARRY(( \instance_block_v1|out_cnt_read|count\(5) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_count\(5),
	cin => \instance_block_v1|out_cnt_read|Add1~58\,
	sumout => \instance_block_v1|out_cnt_read|Add1~61_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~62\);

-- Location: FF_X30_Y9_N17
\instance_block_v1|out_cnt_read|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~61_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(5));

-- Location: LABCELL_X30_Y9_N18
\instance_block_v1|out_cnt_read|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~29_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(6) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~62\ ))
-- \instance_block_v1|out_cnt_read|Add1~30\ = CARRY(( \instance_block_v1|out_cnt_read|count\(6) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_count\(6),
	cin => \instance_block_v1|out_cnt_read|Add1~62\,
	sumout => \instance_block_v1|out_cnt_read|Add1~29_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~30\);

-- Location: FF_X30_Y9_N20
\instance_block_v1|out_cnt_read|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~29_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(6));

-- Location: LABCELL_X30_Y9_N21
\instance_block_v1|out_cnt_read|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~33_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(7) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~30\ ))
-- \instance_block_v1|out_cnt_read|Add1~34\ = CARRY(( \instance_block_v1|out_cnt_read|count\(7) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_count\(7),
	cin => \instance_block_v1|out_cnt_read|Add1~30\,
	sumout => \instance_block_v1|out_cnt_read|Add1~33_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~34\);

-- Location: FF_X30_Y9_N23
\instance_block_v1|out_cnt_read|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~33_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(7));

-- Location: LABCELL_X30_Y9_N24
\instance_block_v1|out_cnt_read|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~37_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(8) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~34\ ))
-- \instance_block_v1|out_cnt_read|Add1~38\ = CARRY(( \instance_block_v1|out_cnt_read|count\(8) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|out_cnt_read|ALT_INV_count\(8),
	cin => \instance_block_v1|out_cnt_read|Add1~34\,
	sumout => \instance_block_v1|out_cnt_read|Add1~37_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~38\);

-- Location: FF_X30_Y9_N25
\instance_block_v1|out_cnt_read|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~37_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(8));

-- Location: LABCELL_X30_Y9_N27
\instance_block_v1|out_cnt_read|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~17_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(9) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~38\ ))
-- \instance_block_v1|out_cnt_read|Add1~18\ = CARRY(( \instance_block_v1|out_cnt_read|count\(9) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_count\(9),
	cin => \instance_block_v1|out_cnt_read|Add1~38\,
	sumout => \instance_block_v1|out_cnt_read|Add1~17_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~18\);

-- Location: FF_X30_Y9_N28
\instance_block_v1|out_cnt_read|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~17_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(9));

-- Location: LABCELL_X30_Y9_N30
\instance_block_v1|out_cnt_read|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~21_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(10) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~18\ ))
-- \instance_block_v1|out_cnt_read|Add1~22\ = CARRY(( \instance_block_v1|out_cnt_read|count\(10) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|out_cnt_read|ALT_INV_count\(10),
	cin => \instance_block_v1|out_cnt_read|Add1~18\,
	sumout => \instance_block_v1|out_cnt_read|Add1~21_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~22\);

-- Location: FF_X30_Y9_N32
\instance_block_v1|out_cnt_read|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~21_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(10));

-- Location: LABCELL_X30_Y9_N33
\instance_block_v1|out_cnt_read|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~25_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(11) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~22\ ))
-- \instance_block_v1|out_cnt_read|Add1~26\ = CARRY(( \instance_block_v1|out_cnt_read|count\(11) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_count\(11),
	cin => \instance_block_v1|out_cnt_read|Add1~22\,
	sumout => \instance_block_v1|out_cnt_read|Add1~25_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~26\);

-- Location: FF_X30_Y9_N35
\instance_block_v1|out_cnt_read|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~25_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(11));

-- Location: LABCELL_X30_Y9_N36
\instance_block_v1|out_cnt_read|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~5_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(12) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~26\ ))
-- \instance_block_v1|out_cnt_read|Add1~6\ = CARRY(( \instance_block_v1|out_cnt_read|count\(12) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|out_cnt_read|ALT_INV_count\(12),
	cin => \instance_block_v1|out_cnt_read|Add1~26\,
	sumout => \instance_block_v1|out_cnt_read|Add1~5_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~6\);

-- Location: FF_X30_Y9_N37
\instance_block_v1|out_cnt_read|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~5_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(12));

-- Location: LABCELL_X30_Y9_N39
\instance_block_v1|out_cnt_read|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~9_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(13) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~6\ ))
-- \instance_block_v1|out_cnt_read|Add1~10\ = CARRY(( \instance_block_v1|out_cnt_read|count\(13) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_count\(13),
	cin => \instance_block_v1|out_cnt_read|Add1~6\,
	sumout => \instance_block_v1|out_cnt_read|Add1~9_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~10\);

-- Location: FF_X30_Y9_N41
\instance_block_v1|out_cnt_read|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~9_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(13));

-- Location: LABCELL_X30_Y9_N42
\instance_block_v1|out_cnt_read|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~13_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(14) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~10\ ))
-- \instance_block_v1|out_cnt_read|Add1~14\ = CARRY(( \instance_block_v1|out_cnt_read|count\(14) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|out_cnt_read|ALT_INV_count\(14),
	cin => \instance_block_v1|out_cnt_read|Add1~10\,
	sumout => \instance_block_v1|out_cnt_read|Add1~13_sumout\,
	cout => \instance_block_v1|out_cnt_read|Add1~14\);

-- Location: FF_X30_Y9_N44
\instance_block_v1|out_cnt_read|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~13_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(14));

-- Location: LABCELL_X31_Y8_N6
\instance_block_v1|ctr_unit|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|Equal1~1_combout\ = ( \instance_block_v1|ctr_unit|s_sample_stop\(13) & ( \instance_block_v1|out_cnt_read|count\(14) & ( (\instance_block_v1|out_cnt_read|count\(13) & (\instance_block_v1|ctr_unit|s_sample_stop\(14) & 
-- (!\instance_block_v1|ctr_unit|s_sample_stop\(12) $ (\instance_block_v1|out_cnt_read|count\(12))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(13) & ( \instance_block_v1|out_cnt_read|count\(14) & ( (!\instance_block_v1|out_cnt_read|count\(13) & 
-- (\instance_block_v1|ctr_unit|s_sample_stop\(14) & (!\instance_block_v1|ctr_unit|s_sample_stop\(12) $ (\instance_block_v1|out_cnt_read|count\(12))))) ) ) ) # ( \instance_block_v1|ctr_unit|s_sample_stop\(13) & ( !\instance_block_v1|out_cnt_read|count\(14) & 
-- ( (\instance_block_v1|out_cnt_read|count\(13) & (!\instance_block_v1|ctr_unit|s_sample_stop\(14) & (!\instance_block_v1|ctr_unit|s_sample_stop\(12) $ (\instance_block_v1|out_cnt_read|count\(12))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(13) 
-- & ( !\instance_block_v1|out_cnt_read|count\(14) & ( (!\instance_block_v1|out_cnt_read|count\(13) & (!\instance_block_v1|ctr_unit|s_sample_stop\(14) & (!\instance_block_v1|ctr_unit|s_sample_stop\(12) $ (\instance_block_v1|out_cnt_read|count\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000010010000000000000000100100000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(12),
	datab => \instance_block_v1|out_cnt_read|ALT_INV_count\(12),
	datac => \instance_block_v1|out_cnt_read|ALT_INV_count\(13),
	datad => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(14),
	datae => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(13),
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_count\(14),
	combout => \instance_block_v1|ctr_unit|Equal1~1_combout\);

-- Location: LABCELL_X30_Y8_N9
\instance_block_v1|ctr_unit|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|Equal1~4_combout\ = ( \instance_block_v1|ctr_unit|s_sample_stop\(2) & ( \instance_block_v1|out_cnt_read|count\(2) & ( (!\instance_block_v1|out_cnt_read|count\(0) & (!\instance_block_v1|ctr_unit|s_sample_stop\(0) & 
-- (!\instance_block_v1|out_cnt_read|count\(1) $ (\instance_block_v1|ctr_unit|s_sample_stop\(1))))) # (\instance_block_v1|out_cnt_read|count\(0) & (\instance_block_v1|ctr_unit|s_sample_stop\(0) & (!\instance_block_v1|out_cnt_read|count\(1) $ 
-- (\instance_block_v1|ctr_unit|s_sample_stop\(1))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(2) & ( !\instance_block_v1|out_cnt_read|count\(2) & ( (!\instance_block_v1|out_cnt_read|count\(0) & (!\instance_block_v1|ctr_unit|s_sample_stop\(0) & 
-- (!\instance_block_v1|out_cnt_read|count\(1) $ (\instance_block_v1|ctr_unit|s_sample_stop\(1))))) # (\instance_block_v1|out_cnt_read|count\(0) & (\instance_block_v1|ctr_unit|s_sample_stop\(0) & (!\instance_block_v1|out_cnt_read|count\(1) $ 
-- (\instance_block_v1|ctr_unit|s_sample_stop\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001000000000000000000000000000000001001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_count\(0),
	datab => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(0),
	datac => \instance_block_v1|out_cnt_read|ALT_INV_count\(1),
	datad => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(1),
	datae => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(2),
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_count\(2),
	combout => \instance_block_v1|ctr_unit|Equal1~4_combout\);

-- Location: LABCELL_X33_Y8_N9
\instance_block_v1|ctr_unit|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|Equal1~0_combout\ = ( \instance_block_v1|out_cnt_read|count[15]~DUPLICATE_q\ & ( !\instance_block_v1|ctr_unit|s_sample_stop\(15) ) ) # ( !\instance_block_v1|out_cnt_read|count[15]~DUPLICATE_q\ & ( 
-- \instance_block_v1|ctr_unit|s_sample_stop\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(15),
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_count[15]~DUPLICATE_q\,
	combout => \instance_block_v1|ctr_unit|Equal1~0_combout\);

-- Location: LABCELL_X31_Y8_N12
\instance_block_v1|ctr_unit|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|Equal1~2_combout\ = ( \instance_block_v1|ctr_unit|s_sample_stop\(11) & ( \instance_block_v1|ctr_unit|s_sample_stop\(9) & ( (\instance_block_v1|out_cnt_read|count\(11) & (\instance_block_v1|out_cnt_read|count\(9) & 
-- (!\instance_block_v1|out_cnt_read|count\(10) $ (\instance_block_v1|ctr_unit|s_sample_stop\(10))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(11) & ( \instance_block_v1|ctr_unit|s_sample_stop\(9) & ( (!\instance_block_v1|out_cnt_read|count\(11) 
-- & (\instance_block_v1|out_cnt_read|count\(9) & (!\instance_block_v1|out_cnt_read|count\(10) $ (\instance_block_v1|ctr_unit|s_sample_stop\(10))))) ) ) ) # ( \instance_block_v1|ctr_unit|s_sample_stop\(11) & ( !\instance_block_v1|ctr_unit|s_sample_stop\(9) & 
-- ( (\instance_block_v1|out_cnt_read|count\(11) & (!\instance_block_v1|out_cnt_read|count\(9) & (!\instance_block_v1|out_cnt_read|count\(10) $ (\instance_block_v1|ctr_unit|s_sample_stop\(10))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(11) & ( 
-- !\instance_block_v1|ctr_unit|s_sample_stop\(9) & ( (!\instance_block_v1|out_cnt_read|count\(11) & (!\instance_block_v1|out_cnt_read|count\(9) & (!\instance_block_v1|out_cnt_read|count\(10) $ (\instance_block_v1|ctr_unit|s_sample_stop\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000000001000010000000000000000100001000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_count\(10),
	datab => \instance_block_v1|out_cnt_read|ALT_INV_count\(11),
	datac => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(10),
	datad => \instance_block_v1|out_cnt_read|ALT_INV_count\(9),
	datae => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(11),
	dataf => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(9),
	combout => \instance_block_v1|ctr_unit|Equal1~2_combout\);

-- Location: FF_X30_Y9_N19
\instance_block_v1|out_cnt_read|count[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~29_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y8_N0
\instance_block_v1|ctr_unit|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|Equal1~3_combout\ = ( \instance_block_v1|ctr_unit|s_sample_stop\(8) & ( \instance_block_v1|out_cnt_read|count\(8) & ( (!\instance_block_v1|ctr_unit|s_sample_stop\(7) & (!\instance_block_v1|out_cnt_read|count\(7) & 
-- (!\instance_block_v1|ctr_unit|s_sample_stop\(6) $ (\instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\)))) # (\instance_block_v1|ctr_unit|s_sample_stop\(7) & (\instance_block_v1|out_cnt_read|count\(7) & (!\instance_block_v1|ctr_unit|s_sample_stop\(6) $ 
-- (\instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\)))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(8) & ( !\instance_block_v1|out_cnt_read|count\(8) & ( (!\instance_block_v1|ctr_unit|s_sample_stop\(7) & 
-- (!\instance_block_v1|out_cnt_read|count\(7) & (!\instance_block_v1|ctr_unit|s_sample_stop\(6) $ (\instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\)))) # (\instance_block_v1|ctr_unit|s_sample_stop\(7) & (\instance_block_v1|out_cnt_read|count\(7) & 
-- (!\instance_block_v1|ctr_unit|s_sample_stop\(6) $ (\instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001000000000000000000000000000000001001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(7),
	datab => \instance_block_v1|out_cnt_read|ALT_INV_count\(7),
	datac => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(6),
	datad => \instance_block_v1|out_cnt_read|ALT_INV_count[6]~DUPLICATE_q\,
	datae => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(8),
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_count\(8),
	combout => \instance_block_v1|ctr_unit|Equal1~3_combout\);

-- Location: FF_X30_Y9_N13
\instance_block_v1|out_cnt_read|count[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~57_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y8_N18
\instance_block_v1|ctr_unit|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|Equal1~5_combout\ = ( \instance_block_v1|ctr_unit|s_sample_stop\(4) & ( \instance_block_v1|ctr_unit|s_sample_stop\(5) & ( (\instance_block_v1|out_cnt_read|count\(5) & (\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & 
-- (!\instance_block_v1|out_cnt_read|count\(3) $ (\instance_block_v1|ctr_unit|s_sample_stop\(3))))) ) ) ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(4) & ( \instance_block_v1|ctr_unit|s_sample_stop\(5) & ( (\instance_block_v1|out_cnt_read|count\(5) & 
-- (!\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & (!\instance_block_v1|out_cnt_read|count\(3) $ (\instance_block_v1|ctr_unit|s_sample_stop\(3))))) ) ) ) # ( \instance_block_v1|ctr_unit|s_sample_stop\(4) & ( 
-- !\instance_block_v1|ctr_unit|s_sample_stop\(5) & ( (!\instance_block_v1|out_cnt_read|count\(5) & (\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & (!\instance_block_v1|out_cnt_read|count\(3) $ (\instance_block_v1|ctr_unit|s_sample_stop\(3))))) ) ) 
-- ) # ( !\instance_block_v1|ctr_unit|s_sample_stop\(4) & ( !\instance_block_v1|ctr_unit|s_sample_stop\(5) & ( (!\instance_block_v1|out_cnt_read|count\(5) & (!\instance_block_v1|out_cnt_read|count[4]~DUPLICATE_q\ & (!\instance_block_v1|out_cnt_read|count\(3) 
-- $ (\instance_block_v1|ctr_unit|s_sample_stop\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000000010000000001001000000000100000000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_count\(5),
	datab => \instance_block_v1|out_cnt_read|ALT_INV_count\(3),
	datac => \instance_block_v1|out_cnt_read|ALT_INV_count[4]~DUPLICATE_q\,
	datad => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(3),
	datae => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(4),
	dataf => \instance_block_v1|ctr_unit|ALT_INV_s_sample_stop\(5),
	combout => \instance_block_v1|ctr_unit|Equal1~5_combout\);

-- Location: LABCELL_X30_Y8_N36
\instance_block_v1|ctr_unit|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|Equal1~6_combout\ = ( \instance_block_v1|ctr_unit|Equal1~3_combout\ & ( \instance_block_v1|ctr_unit|Equal1~5_combout\ & ( (\instance_block_v1|ctr_unit|Equal1~1_combout\ & (\instance_block_v1|ctr_unit|Equal1~4_combout\ & 
-- (!\instance_block_v1|ctr_unit|Equal1~0_combout\ & \instance_block_v1|ctr_unit|Equal1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_Equal1~1_combout\,
	datab => \instance_block_v1|ctr_unit|ALT_INV_Equal1~4_combout\,
	datac => \instance_block_v1|ctr_unit|ALT_INV_Equal1~0_combout\,
	datad => \instance_block_v1|ctr_unit|ALT_INV_Equal1~2_combout\,
	datae => \instance_block_v1|ctr_unit|ALT_INV_Equal1~3_combout\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_Equal1~5_combout\,
	combout => \instance_block_v1|ctr_unit|Equal1~6_combout\);

-- Location: LABCELL_X33_Y8_N15
\instance_block_v1|ctr_unit|state~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|state~12_combout\ = ( \instance_block_v1|ctr_unit|state.rdy~q\ & ( (!\button_res~input_o\ & (\button_trt~input_o\ & \button_acq~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_button_res~input_o\,
	datac => \ALT_INV_button_trt~input_o\,
	datad => \ALT_INV_button_acq~input_o\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.rdy~q\,
	combout => \instance_block_v1|ctr_unit|state~12_combout\);

-- Location: LABCELL_X33_Y8_N12
\instance_block_v1|ctr_unit|state~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|state~13_combout\ = ( \instance_block_v1|ctr_unit|state~12_combout\ & ( \instance_block_v1|ctr_unit|state.async_rst~0_combout\ ) ) # ( !\instance_block_v1|ctr_unit|state~12_combout\ & ( 
-- (!\instance_block_v1|ctr_unit|Equal1~6_combout\ & (\instance_block_v1|ctr_unit|state.async_rst~0_combout\ & \instance_block_v1|ctr_unit|state.res~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|ctr_unit|ALT_INV_Equal1~6_combout\,
	datac => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~0_combout\,
	datad => \instance_block_v1|ctr_unit|ALT_INV_state.res~q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state~12_combout\,
	combout => \instance_block_v1|ctr_unit|state~13_combout\);

-- Location: FF_X33_Y8_N14
\instance_block_v1|ctr_unit|state.res\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|ctr_unit|state~13_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|state.res~q\);

-- Location: LABCELL_X33_Y8_N33
\instance_block_v1|ctr_unit|state.async_rst~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|ctr_unit|state.async_rst~0_combout\ = ( !\instance_block_v1|ctr_unit|state.rst~q\ & ( \instance_block_v1|ctr_unit|state.rdy~q\ & ( (\instance_block_v1|ctr_unit|state.async_rst~q\ & (!\instance_block_v1|ctr_unit|state.res~q\ & 
-- (!\instance_block_v1|ctr_unit|state.acq~q\ & !\instance_block_v1|ctr_unit|state.trt~q\))) ) ) ) # ( \instance_block_v1|ctr_unit|state.rst~q\ & ( !\instance_block_v1|ctr_unit|state.rdy~q\ & ( (\instance_block_v1|ctr_unit|state.async_rst~q\ & 
-- (!\instance_block_v1|ctr_unit|state.res~q\ & (!\instance_block_v1|ctr_unit|state.acq~q\ & !\instance_block_v1|ctr_unit|state.trt~q\))) ) ) ) # ( !\instance_block_v1|ctr_unit|state.rst~q\ & ( !\instance_block_v1|ctr_unit|state.rdy~q\ & ( 
-- (!\instance_block_v1|ctr_unit|state.async_rst~q\ & (!\instance_block_v1|ctr_unit|state.res~q\ & (!\instance_block_v1|ctr_unit|state.acq~q\ & !\instance_block_v1|ctr_unit|state.trt~q\))) # (\instance_block_v1|ctr_unit|state.async_rst~q\ & 
-- ((!\instance_block_v1|ctr_unit|state.res~q\ & (!\instance_block_v1|ctr_unit|state.acq~q\ $ (!\instance_block_v1|ctr_unit|state.trt~q\))) # (\instance_block_v1|ctr_unit|state.res~q\ & (!\instance_block_v1|ctr_unit|state.acq~q\ & 
-- !\instance_block_v1|ctr_unit|state.trt~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001010001000000010000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\,
	datab => \instance_block_v1|ctr_unit|ALT_INV_state.res~q\,
	datac => \instance_block_v1|ctr_unit|ALT_INV_state.acq~q\,
	datad => \instance_block_v1|ctr_unit|ALT_INV_state.trt~q\,
	datae => \instance_block_v1|ctr_unit|ALT_INV_state.rst~q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.rdy~q\,
	combout => \instance_block_v1|ctr_unit|state.async_rst~0_combout\);

-- Location: FF_X33_Y8_N32
\instance_block_v1|ctr_unit|state.async_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|ctr_unit|state.async_rst~0_combout\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|ctr_unit|state.async_rst~q\);

-- Location: LABCELL_X31_Y8_N48
\instance_block_v1|out_cnt_read|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Equal1~1_combout\ = ( \instance_block_v1|out_cnt_read|count\(11) & ( \instance_block_v1|acq_cnt_write|count\(10) & ( (\instance_block_v1|out_cnt_read|count\(10) & (\instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & 
-- (!\instance_block_v1|acq_cnt_write|count\(9) $ (\instance_block_v1|out_cnt_read|count\(9))))) ) ) ) # ( !\instance_block_v1|out_cnt_read|count\(11) & ( \instance_block_v1|acq_cnt_write|count\(10) & ( (\instance_block_v1|out_cnt_read|count\(10) & 
-- (!\instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & (!\instance_block_v1|acq_cnt_write|count\(9) $ (\instance_block_v1|out_cnt_read|count\(9))))) ) ) ) # ( \instance_block_v1|out_cnt_read|count\(11) & ( !\instance_block_v1|acq_cnt_write|count\(10) 
-- & ( (!\instance_block_v1|out_cnt_read|count\(10) & (\instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & (!\instance_block_v1|acq_cnt_write|count\(9) $ (\instance_block_v1|out_cnt_read|count\(9))))) ) ) ) # ( 
-- !\instance_block_v1|out_cnt_read|count\(11) & ( !\instance_block_v1|acq_cnt_write|count\(10) & ( (!\instance_block_v1|out_cnt_read|count\(10) & (!\instance_block_v1|acq_cnt_write|count[11]~DUPLICATE_q\ & (!\instance_block_v1|acq_cnt_write|count\(9) $ 
-- (\instance_block_v1|out_cnt_read|count\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000001000000000001001000000000001000001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_count\(10),
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count[11]~DUPLICATE_q\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(9),
	datad => \instance_block_v1|out_cnt_read|ALT_INV_count\(9),
	datae => \instance_block_v1|out_cnt_read|ALT_INV_count\(11),
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_count\(10),
	combout => \instance_block_v1|out_cnt_read|Equal1~1_combout\);

-- Location: LABCELL_X31_Y8_N42
\instance_block_v1|out_cnt_read|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Equal1~0_combout\ = ( \instance_block_v1|out_cnt_read|count\(13) & ( \instance_block_v1|out_cnt_read|count\(14) & ( (\instance_block_v1|acq_cnt_write|count\(14) & (\instance_block_v1|acq_cnt_write|count\(13) & 
-- (!\instance_block_v1|acq_cnt_write|count\(12) $ (\instance_block_v1|out_cnt_read|count\(12))))) ) ) ) # ( !\instance_block_v1|out_cnt_read|count\(13) & ( \instance_block_v1|out_cnt_read|count\(14) & ( (\instance_block_v1|acq_cnt_write|count\(14) & 
-- (!\instance_block_v1|acq_cnt_write|count\(13) & (!\instance_block_v1|acq_cnt_write|count\(12) $ (\instance_block_v1|out_cnt_read|count\(12))))) ) ) ) # ( \instance_block_v1|out_cnt_read|count\(13) & ( !\instance_block_v1|out_cnt_read|count\(14) & ( 
-- (!\instance_block_v1|acq_cnt_write|count\(14) & (\instance_block_v1|acq_cnt_write|count\(13) & (!\instance_block_v1|acq_cnt_write|count\(12) $ (\instance_block_v1|out_cnt_read|count\(12))))) ) ) ) # ( !\instance_block_v1|out_cnt_read|count\(13) & ( 
-- !\instance_block_v1|out_cnt_read|count\(14) & ( (!\instance_block_v1|acq_cnt_write|count\(14) & (!\instance_block_v1|acq_cnt_write|count\(13) & (!\instance_block_v1|acq_cnt_write|count\(12) $ (\instance_block_v1|out_cnt_read|count\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000000010000000001001000000000100000000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_count\(14),
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count\(12),
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(13),
	datad => \instance_block_v1|out_cnt_read|ALT_INV_count\(12),
	datae => \instance_block_v1|out_cnt_read|ALT_INV_count\(13),
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_count\(14),
	combout => \instance_block_v1|out_cnt_read|Equal1~0_combout\);

-- Location: LABCELL_X31_Y8_N54
\instance_block_v1|out_cnt_read|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Equal1~2_combout\ = ( \instance_block_v1|acq_cnt_write|count\(7) & ( \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & ( (\instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & 
-- (\instance_block_v1|out_cnt_read|count\(7) & (!\instance_block_v1|out_cnt_read|count\(8) $ (\instance_block_v1|acq_cnt_write|count\(8))))) ) ) ) # ( !\instance_block_v1|acq_cnt_write|count\(7) & ( \instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & ( 
-- (\instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & (!\instance_block_v1|out_cnt_read|count\(7) & (!\instance_block_v1|out_cnt_read|count\(8) $ (\instance_block_v1|acq_cnt_write|count\(8))))) ) ) ) # ( \instance_block_v1|acq_cnt_write|count\(7) & ( 
-- !\instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & ( (!\instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & (\instance_block_v1|out_cnt_read|count\(7) & (!\instance_block_v1|out_cnt_read|count\(8) $ 
-- (\instance_block_v1|acq_cnt_write|count\(8))))) ) ) ) # ( !\instance_block_v1|acq_cnt_write|count\(7) & ( !\instance_block_v1|acq_cnt_write|count[6]~DUPLICATE_q\ & ( (!\instance_block_v1|out_cnt_read|count[6]~DUPLICATE_q\ & 
-- (!\instance_block_v1|out_cnt_read|count\(7) & (!\instance_block_v1|out_cnt_read|count\(8) $ (\instance_block_v1|acq_cnt_write|count\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000000000000001000010000100001000000000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_count\(8),
	datab => \instance_block_v1|out_cnt_read|ALT_INV_count[6]~DUPLICATE_q\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(8),
	datad => \instance_block_v1|out_cnt_read|ALT_INV_count\(7),
	datae => \instance_block_v1|acq_cnt_write|ALT_INV_count\(7),
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_count[6]~DUPLICATE_q\,
	combout => \instance_block_v1|out_cnt_read|Equal1~2_combout\);

-- Location: LABCELL_X30_Y8_N15
\instance_block_v1|out_cnt_read|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Equal1~3_combout\ = ( \instance_block_v1|acq_cnt_write|count\(0) & ( \instance_block_v1|out_cnt_read|count\(2) & ( (\instance_block_v1|acq_cnt_write|count\(2) & (\instance_block_v1|out_cnt_read|count\(0) & 
-- (!\instance_block_v1|out_cnt_read|count\(1) $ (\instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\)))) ) ) ) # ( !\instance_block_v1|acq_cnt_write|count\(0) & ( \instance_block_v1|out_cnt_read|count\(2) & ( (\instance_block_v1|acq_cnt_write|count\(2) & 
-- (!\instance_block_v1|out_cnt_read|count\(0) & (!\instance_block_v1|out_cnt_read|count\(1) $ (\instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\)))) ) ) ) # ( \instance_block_v1|acq_cnt_write|count\(0) & ( !\instance_block_v1|out_cnt_read|count\(2) & ( 
-- (!\instance_block_v1|acq_cnt_write|count\(2) & (\instance_block_v1|out_cnt_read|count\(0) & (!\instance_block_v1|out_cnt_read|count\(1) $ (\instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\)))) ) ) ) # ( !\instance_block_v1|acq_cnt_write|count\(0) & ( 
-- !\instance_block_v1|out_cnt_read|count\(2) & ( (!\instance_block_v1|acq_cnt_write|count\(2) & (!\instance_block_v1|out_cnt_read|count\(0) & (!\instance_block_v1|out_cnt_read|count\(1) $ (\instance_block_v1|acq_cnt_write|count[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000000000001000001001000001000000000000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_count\(2),
	datab => \instance_block_v1|out_cnt_read|ALT_INV_count\(1),
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \instance_block_v1|out_cnt_read|ALT_INV_count\(0),
	datae => \instance_block_v1|acq_cnt_write|ALT_INV_count\(0),
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_count\(2),
	combout => \instance_block_v1|out_cnt_read|Equal1~3_combout\);

-- Location: MLABCELL_X32_Y8_N30
\instance_block_v1|out_cnt_read|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Equal1~4_combout\ = ( \instance_block_v1|out_cnt_read|count\(5) & ( \instance_block_v1|out_cnt_read|count\(4) & ( (\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & (\instance_block_v1|acq_cnt_write|count\(4) & 
-- (!\instance_block_v1|acq_cnt_write|count\(3) $ (\instance_block_v1|out_cnt_read|count\(3))))) ) ) ) # ( !\instance_block_v1|out_cnt_read|count\(5) & ( \instance_block_v1|out_cnt_read|count\(4) & ( (!\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & 
-- (\instance_block_v1|acq_cnt_write|count\(4) & (!\instance_block_v1|acq_cnt_write|count\(3) $ (\instance_block_v1|out_cnt_read|count\(3))))) ) ) ) # ( \instance_block_v1|out_cnt_read|count\(5) & ( !\instance_block_v1|out_cnt_read|count\(4) & ( 
-- (\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & (!\instance_block_v1|acq_cnt_write|count\(4) & (!\instance_block_v1|acq_cnt_write|count\(3) $ (\instance_block_v1|out_cnt_read|count\(3))))) ) ) ) # ( !\instance_block_v1|out_cnt_read|count\(5) & ( 
-- !\instance_block_v1|out_cnt_read|count\(4) & ( (!\instance_block_v1|acq_cnt_write|count[5]~DUPLICATE_q\ & (!\instance_block_v1|acq_cnt_write|count\(4) & (!\instance_block_v1|acq_cnt_write|count\(3) $ (\instance_block_v1|out_cnt_read|count\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000001000000001000000001000000001000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_count\(3),
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count[5]~DUPLICATE_q\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(4),
	datad => \instance_block_v1|out_cnt_read|ALT_INV_count\(3),
	datae => \instance_block_v1|out_cnt_read|ALT_INV_count\(5),
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_count\(4),
	combout => \instance_block_v1|out_cnt_read|Equal1~4_combout\);

-- Location: LABCELL_X31_Y8_N36
\instance_block_v1|out_cnt_read|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Equal1~5_combout\ = ( \instance_block_v1|out_cnt_read|Equal1~4_combout\ & ( (\instance_block_v1|out_cnt_read|Equal1~1_combout\ & (\instance_block_v1|out_cnt_read|Equal1~0_combout\ & 
-- (\instance_block_v1|out_cnt_read|Equal1~2_combout\ & \instance_block_v1|out_cnt_read|Equal1~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_cnt_read|ALT_INV_Equal1~1_combout\,
	datab => \instance_block_v1|out_cnt_read|ALT_INV_Equal1~0_combout\,
	datac => \instance_block_v1|out_cnt_read|ALT_INV_Equal1~2_combout\,
	datad => \instance_block_v1|out_cnt_read|ALT_INV_Equal1~3_combout\,
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_Equal1~4_combout\,
	combout => \instance_block_v1|out_cnt_read|Equal1~5_combout\);

-- Location: LABCELL_X33_Y9_N15
\instance_block_v1|out_cnt_read|count[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|count[9]~0_combout\ = ( \instance_block_v1|out_cnt_read|count[15]~DUPLICATE_q\ & ( \instance_block_v1|ctr_unit|state.rst~q\ ) ) # ( !\instance_block_v1|out_cnt_read|count[15]~DUPLICATE_q\ & ( 
-- \instance_block_v1|ctr_unit|state.rst~q\ ) ) # ( \instance_block_v1|out_cnt_read|count[15]~DUPLICATE_q\ & ( !\instance_block_v1|ctr_unit|state.rst~q\ & ( (!\instance_block_v1|ctr_unit|state.async_rst~q\) # 
-- ((\instance_block_v1|out_cnt_read|Equal1~5_combout\ & \instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\)) ) ) ) # ( !\instance_block_v1|out_cnt_read|count[15]~DUPLICATE_q\ & ( !\instance_block_v1|ctr_unit|state.rst~q\ & ( 
-- (!\instance_block_v1|ctr_unit|state.async_rst~q\) # ((\instance_block_v1|out_cnt_read|Equal1~5_combout\ & !\instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101010111010101010111010101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_state.async_rst~q\,
	datab => \instance_block_v1|out_cnt_read|ALT_INV_Equal1~5_combout\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count[15]~DUPLICATE_q\,
	datae => \instance_block_v1|out_cnt_read|ALT_INV_count[15]~DUPLICATE_q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.rst~q\,
	combout => \instance_block_v1|out_cnt_read|count[9]~0_combout\);

-- Location: FF_X30_Y9_N47
\instance_block_v1|out_cnt_read|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~1_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count\(15));

-- Location: LABCELL_X30_Y9_N45
\instance_block_v1|out_cnt_read|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_cnt_read|Add1~1_sumout\ = SUM(( \instance_block_v1|out_cnt_read|count\(15) ) + ( GND ) + ( \instance_block_v1|out_cnt_read|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_cnt_read|ALT_INV_count\(15),
	cin => \instance_block_v1|out_cnt_read|Add1~14\,
	sumout => \instance_block_v1|out_cnt_read|Add1~1_sumout\);

-- Location: FF_X30_Y9_N46
\instance_block_v1|out_cnt_read|count[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_cnt_read|Add1~1_sumout\,
	sclr => \instance_block_v1|out_cnt_read|count[9]~0_combout\,
	ena => \instance_block_v1|out_cnt_read|count[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_cnt_read|count[15]~DUPLICATE_q\);

-- Location: MLABCELL_X32_Y10_N30
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\ = ( \instance_block_v1|out_cnt_read|count[15]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_count[15]~DUPLICATE_q\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\);

-- Location: FF_X32_Y10_N31
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2));

-- Location: FF_X22_Y24_N20
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|out_cnt_read|count\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0));

-- Location: LABCELL_X27_Y13_N3
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\ = ( \instance_block_v1|ctr_unit|state.trt~q\ & ( (!\instance_block_v1|acq_cnt_read|count\(13) & (!\instance_block_v1|acq_cnt_read|count\(14) & 
-- \instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count\(13),
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_count\(14),
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count[15]~DUPLICATE_q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.trt~q\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\);

-- Location: LABCELL_X33_Y9_N21
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\ = ( \instance_block_v1|ctr_unit|state.acq~q\ & ( (\instance_block_v1|acq_cnt_write|count\(13) & (!\instance_block_v1|acq_cnt_write|count\(14) & 
-- !\instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_count\(13),
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count\(14),
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count[15]~DUPLICATE_q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.acq~q\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\);

-- Location: IOIBUF_X6_Y0_N52
\ADC_SDO~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADC_SDO,
	o => \ADC_SDO~input_o\);

-- Location: LABCELL_X38_Y8_N51
\instance_ADC2|reg_data[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|reg_data[0]~feeder_combout\ = ( \ADC_SDO~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ADC_SDO~input_o\,
	combout => \instance_ADC2|reg_data[0]~feeder_combout\);

-- Location: LABCELL_X40_Y4_N0
\instance_ADC2|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Add0~41_sumout\ = SUM(( \instance_ADC2|cpt[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \instance_ADC2|Add0~42\ = CARRY(( \instance_ADC2|cpt[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_ADC2|ALT_INV_cpt[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \instance_ADC2|Add0~41_sumout\,
	cout => \instance_ADC2|Add0~42\);

-- Location: FF_X40_Y4_N2
\instance_ADC2|cpt[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~41_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt[0]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y4_N3
\instance_ADC2|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Add0~45_sumout\ = SUM(( \instance_ADC2|cpt[1]~DUPLICATE_q\ ) + ( GND ) + ( \instance_ADC2|Add0~42\ ))
-- \instance_ADC2|Add0~46\ = CARRY(( \instance_ADC2|cpt[1]~DUPLICATE_q\ ) + ( GND ) + ( \instance_ADC2|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_cpt[1]~DUPLICATE_q\,
	cin => \instance_ADC2|Add0~42\,
	sumout => \instance_ADC2|Add0~45_sumout\,
	cout => \instance_ADC2|Add0~46\);

-- Location: FF_X40_Y4_N5
\instance_ADC2|cpt[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~45_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt[1]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y4_N6
\instance_ADC2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Add0~9_sumout\ = SUM(( \instance_ADC2|cpt[2]~DUPLICATE_q\ ) + ( GND ) + ( \instance_ADC2|Add0~46\ ))
-- \instance_ADC2|Add0~10\ = CARRY(( \instance_ADC2|cpt[2]~DUPLICATE_q\ ) + ( GND ) + ( \instance_ADC2|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_ADC2|ALT_INV_cpt[2]~DUPLICATE_q\,
	cin => \instance_ADC2|Add0~46\,
	sumout => \instance_ADC2|Add0~9_sumout\,
	cout => \instance_ADC2|Add0~10\);

-- Location: FF_X40_Y4_N8
\instance_ADC2|cpt[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~9_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt[2]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y4_N9
\instance_ADC2|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Add0~49_sumout\ = SUM(( \instance_ADC2|cpt[3]~DUPLICATE_q\ ) + ( GND ) + ( \instance_ADC2|Add0~10\ ))
-- \instance_ADC2|Add0~50\ = CARRY(( \instance_ADC2|cpt[3]~DUPLICATE_q\ ) + ( GND ) + ( \instance_ADC2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_ADC2|ALT_INV_cpt[3]~DUPLICATE_q\,
	cin => \instance_ADC2|Add0~10\,
	sumout => \instance_ADC2|Add0~49_sumout\,
	cout => \instance_ADC2|Add0~50\);

-- Location: FF_X40_Y4_N11
\instance_ADC2|cpt[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~49_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt[3]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y4_N12
\instance_ADC2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Add0~1_sumout\ = SUM(( \instance_ADC2|cpt[4]~DUPLICATE_q\ ) + ( GND ) + ( \instance_ADC2|Add0~50\ ))
-- \instance_ADC2|Add0~2\ = CARRY(( \instance_ADC2|cpt[4]~DUPLICATE_q\ ) + ( GND ) + ( \instance_ADC2|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_ADC2|ALT_INV_cpt[4]~DUPLICATE_q\,
	cin => \instance_ADC2|Add0~50\,
	sumout => \instance_ADC2|Add0~1_sumout\,
	cout => \instance_ADC2|Add0~2\);

-- Location: FF_X40_Y4_N14
\instance_ADC2|cpt[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~1_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt[4]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y4_N15
\instance_ADC2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Add0~13_sumout\ = SUM(( \instance_ADC2|cpt[5]~DUPLICATE_q\ ) + ( GND ) + ( \instance_ADC2|Add0~2\ ))
-- \instance_ADC2|Add0~14\ = CARRY(( \instance_ADC2|cpt[5]~DUPLICATE_q\ ) + ( GND ) + ( \instance_ADC2|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_ADC2|ALT_INV_cpt[5]~DUPLICATE_q\,
	cin => \instance_ADC2|Add0~2\,
	sumout => \instance_ADC2|Add0~13_sumout\,
	cout => \instance_ADC2|Add0~14\);

-- Location: LABCELL_X40_Y4_N18
\instance_ADC2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Add0~5_sumout\ = SUM(( \instance_ADC2|cpt\(6) ) + ( GND ) + ( \instance_ADC2|Add0~14\ ))
-- \instance_ADC2|Add0~6\ = CARRY(( \instance_ADC2|cpt\(6) ) + ( GND ) + ( \instance_ADC2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_ADC2|ALT_INV_cpt\(6),
	cin => \instance_ADC2|Add0~14\,
	sumout => \instance_ADC2|Add0~5_sumout\,
	cout => \instance_ADC2|Add0~6\);

-- Location: FF_X40_Y4_N20
\instance_ADC2|cpt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~5_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt\(6));

-- Location: LABCELL_X40_Y4_N21
\instance_ADC2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Add0~29_sumout\ = SUM(( \instance_ADC2|cpt[7]~DUPLICATE_q\ ) + ( GND ) + ( \instance_ADC2|Add0~6\ ))
-- \instance_ADC2|Add0~30\ = CARRY(( \instance_ADC2|cpt[7]~DUPLICATE_q\ ) + ( GND ) + ( \instance_ADC2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_cpt[7]~DUPLICATE_q\,
	cin => \instance_ADC2|Add0~6\,
	sumout => \instance_ADC2|Add0~29_sumout\,
	cout => \instance_ADC2|Add0~30\);

-- Location: FF_X40_Y4_N23
\instance_ADC2|cpt[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~29_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt[7]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y4_N24
\instance_ADC2|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Add0~33_sumout\ = SUM(( \instance_ADC2|cpt\(8) ) + ( GND ) + ( \instance_ADC2|Add0~30\ ))
-- \instance_ADC2|Add0~34\ = CARRY(( \instance_ADC2|cpt\(8) ) + ( GND ) + ( \instance_ADC2|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_ADC2|ALT_INV_cpt\(8),
	cin => \instance_ADC2|Add0~30\,
	sumout => \instance_ADC2|Add0~33_sumout\,
	cout => \instance_ADC2|Add0~34\);

-- Location: FF_X40_Y4_N26
\instance_ADC2|cpt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~33_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt\(8));

-- Location: LABCELL_X40_Y4_N27
\instance_ADC2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Add0~25_sumout\ = SUM(( \instance_ADC2|cpt\(9) ) + ( GND ) + ( \instance_ADC2|Add0~34\ ))
-- \instance_ADC2|Add0~26\ = CARRY(( \instance_ADC2|cpt\(9) ) + ( GND ) + ( \instance_ADC2|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_cpt\(9),
	cin => \instance_ADC2|Add0~34\,
	sumout => \instance_ADC2|Add0~25_sumout\,
	cout => \instance_ADC2|Add0~26\);

-- Location: FF_X40_Y4_N29
\instance_ADC2|cpt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~25_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt\(9));

-- Location: LABCELL_X40_Y4_N30
\instance_ADC2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Add0~21_sumout\ = SUM(( \instance_ADC2|cpt[10]~DUPLICATE_q\ ) + ( GND ) + ( \instance_ADC2|Add0~26\ ))
-- \instance_ADC2|Add0~22\ = CARRY(( \instance_ADC2|cpt[10]~DUPLICATE_q\ ) + ( GND ) + ( \instance_ADC2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_ADC2|ALT_INV_cpt[10]~DUPLICATE_q\,
	cin => \instance_ADC2|Add0~26\,
	sumout => \instance_ADC2|Add0~21_sumout\,
	cout => \instance_ADC2|Add0~22\);

-- Location: FF_X40_Y4_N32
\instance_ADC2|cpt[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~21_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt[10]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y4_N33
\instance_ADC2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Add0~17_sumout\ = SUM(( \instance_ADC2|cpt\(11) ) + ( GND ) + ( \instance_ADC2|Add0~22\ ))
-- \instance_ADC2|Add0~18\ = CARRY(( \instance_ADC2|cpt\(11) ) + ( GND ) + ( \instance_ADC2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_cpt\(11),
	cin => \instance_ADC2|Add0~22\,
	sumout => \instance_ADC2|Add0~17_sumout\,
	cout => \instance_ADC2|Add0~18\);

-- Location: FF_X40_Y4_N34
\instance_ADC2|cpt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~17_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt\(11));

-- Location: LABCELL_X40_Y4_N36
\instance_ADC2|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Add0~37_sumout\ = SUM(( \instance_ADC2|cpt\(12) ) + ( GND ) + ( \instance_ADC2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_ADC2|ALT_INV_cpt\(12),
	cin => \instance_ADC2|Add0~18\,
	sumout => \instance_ADC2|Add0~37_sumout\);

-- Location: FF_X40_Y4_N38
\instance_ADC2|cpt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~37_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt\(12));

-- Location: LABCELL_X40_Y4_N42
\instance_ADC2|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Equal0~1_combout\ = ( !\instance_ADC2|cpt[4]~DUPLICATE_q\ & ( (\instance_ADC2|cpt[1]~DUPLICATE_q\ & (!\instance_ADC2|cpt[3]~DUPLICATE_q\ & (!\instance_ADC2|cpt\(6) & \instance_ADC2|cpt[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_cpt[1]~DUPLICATE_q\,
	datab => \instance_ADC2|ALT_INV_cpt[3]~DUPLICATE_q\,
	datac => \instance_ADC2|ALT_INV_cpt\(6),
	datad => \instance_ADC2|ALT_INV_cpt[0]~DUPLICATE_q\,
	dataf => \instance_ADC2|ALT_INV_cpt[4]~DUPLICATE_q\,
	combout => \instance_ADC2|Equal0~1_combout\);

-- Location: FF_X40_Y4_N22
\instance_ADC2|cpt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~29_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt\(7));

-- Location: LABCELL_X40_Y4_N51
\instance_ADC2|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Equal0~2_combout\ = ( \instance_ADC2|cpt[2]~DUPLICATE_q\ & ( (\instance_ADC2|cpt\(8) & (\instance_ADC2|cpt\(7) & \instance_ADC2|cpt\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_cpt\(8),
	datab => \instance_ADC2|ALT_INV_cpt\(7),
	datad => \instance_ADC2|ALT_INV_cpt\(9),
	dataf => \instance_ADC2|ALT_INV_cpt[2]~DUPLICATE_q\,
	combout => \instance_ADC2|Equal0~2_combout\);

-- Location: LABCELL_X40_Y4_N54
\instance_ADC2|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Equal0~3_combout\ = (\instance_ADC2|cpt\(12) & (\instance_ADC2|Equal0~1_combout\ & (\instance_ADC2|Equal0~2_combout\ & \instance_ADC2|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_cpt\(12),
	datab => \instance_ADC2|ALT_INV_Equal0~1_combout\,
	datac => \instance_ADC2|ALT_INV_Equal0~2_combout\,
	datad => \instance_ADC2|ALT_INV_Equal0~0_combout\,
	combout => \instance_ADC2|Equal0~3_combout\);

-- Location: FF_X40_Y4_N16
\instance_ADC2|cpt[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~13_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt[5]~DUPLICATE_q\);

-- Location: FF_X40_Y4_N17
\instance_ADC2|cpt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~13_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt\(5));

-- Location: FF_X40_Y4_N31
\instance_ADC2|cpt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~21_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt\(10));

-- Location: LABCELL_X40_Y4_N45
\instance_ADC2|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Equal0~0_combout\ = ( !\instance_ADC2|cpt\(11) & ( (!\instance_ADC2|cpt\(5) & !\instance_ADC2|cpt\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_ADC2|ALT_INV_cpt\(5),
	datad => \instance_ADC2|ALT_INV_cpt\(10),
	dataf => \instance_ADC2|ALT_INV_cpt\(11),
	combout => \instance_ADC2|Equal0~0_combout\);

-- Location: FF_X40_Y4_N10
\instance_ADC2|cpt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~49_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt\(3));

-- Location: FF_X40_Y4_N4
\instance_ADC2|cpt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~45_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt\(1));

-- Location: FF_X40_Y4_N1
\instance_ADC2|cpt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~41_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt\(0));

-- Location: LABCELL_X41_Y4_N57
\instance_ADC2|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Equal1~1_combout\ = ( !\instance_ADC2|cpt\(0) & ( !\instance_ADC2|cpt\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_ADC2|ALT_INV_cpt\(1),
	dataf => \instance_ADC2|ALT_INV_cpt\(0),
	combout => \instance_ADC2|Equal1~1_combout\);

-- Location: FF_X40_Y4_N7
\instance_ADC2|cpt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~9_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt\(2));

-- Location: LABCELL_X40_Y4_N48
\instance_ADC2|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Equal1~0_combout\ = (!\instance_ADC2|cpt\(8) & (!\instance_ADC2|cpt\(7) & (!\instance_ADC2|cpt\(12) & !\instance_ADC2|cpt\(9))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_cpt\(8),
	datab => \instance_ADC2|ALT_INV_cpt\(7),
	datac => \instance_ADC2|ALT_INV_cpt\(12),
	datad => \instance_ADC2|ALT_INV_cpt\(9),
	combout => \instance_ADC2|Equal1~0_combout\);

-- Location: LABCELL_X41_Y4_N3
\instance_ADC2|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Equal1~2_combout\ = ( !\instance_ADC2|cpt\(2) & ( \instance_ADC2|Equal1~0_combout\ & ( (\instance_ADC2|Equal0~0_combout\ & (!\instance_ADC2|cpt\(3) & \instance_ADC2|Equal1~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_Equal0~0_combout\,
	datab => \instance_ADC2|ALT_INV_cpt\(3),
	datad => \instance_ADC2|ALT_INV_Equal1~1_combout\,
	datae => \instance_ADC2|ALT_INV_cpt\(2),
	dataf => \instance_ADC2|ALT_INV_Equal1~0_combout\,
	combout => \instance_ADC2|Equal1~2_combout\);

-- Location: LABCELL_X40_Y4_N57
\instance_ADC2|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Equal3~0_combout\ = ( \instance_ADC2|cpt\(6) & ( \instance_ADC2|cpt[4]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_ADC2|ALT_INV_cpt[4]~DUPLICATE_q\,
	dataf => \instance_ADC2|ALT_INV_cpt\(6),
	combout => \instance_ADC2|Equal3~0_combout\);

-- Location: LABCELL_X41_Y4_N51
\instance_ADC2|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Equal2~0_combout\ = ( \instance_ADC2|Equal1~0_combout\ & ( (\instance_ADC2|Equal0~0_combout\ & (\instance_ADC2|Equal0~1_combout\ & !\instance_ADC2|cpt\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_Equal0~0_combout\,
	datac => \instance_ADC2|ALT_INV_Equal0~1_combout\,
	datad => \instance_ADC2|ALT_INV_cpt\(2),
	dataf => \instance_ADC2|ALT_INV_Equal1~0_combout\,
	combout => \instance_ADC2|Equal2~0_combout\);

-- Location: FF_X40_Y4_N13
\instance_ADC2|cpt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~1_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt\(4));

-- Location: FF_X40_Y4_N19
\instance_ADC2|cpt[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Add0~5_sumout\,
	clrn => \button_rst~input_o\,
	sclr => \instance_ADC2|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|cpt[6]~DUPLICATE_q\);

-- Location: LABCELL_X41_Y4_N39
\instance_ADC2|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Equal4~0_combout\ = ( \instance_ADC2|cpt\(3) & ( (\instance_ADC2|cpt[6]~DUPLICATE_q\ & (\instance_ADC2|cpt\(4) & \instance_ADC2|cpt\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_ADC2|ALT_INV_cpt[6]~DUPLICATE_q\,
	datac => \instance_ADC2|ALT_INV_cpt\(4),
	datad => \instance_ADC2|ALT_INV_cpt\(2),
	dataf => \instance_ADC2|ALT_INV_cpt\(3),
	combout => \instance_ADC2|Equal4~0_combout\);

-- Location: LABCELL_X41_Y4_N48
\instance_ADC2|NextState.mesure_faite~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|NextState.mesure_faite~0_combout\ = ( \instance_ADC2|Equal1~0_combout\ & ( (\instance_ADC2|Equal0~0_combout\ & (\instance_ADC2|CurrentState.trame~q\ & (\instance_ADC2|Equal1~1_combout\ & \instance_ADC2|Equal4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_Equal0~0_combout\,
	datab => \instance_ADC2|ALT_INV_CurrentState.trame~q\,
	datac => \instance_ADC2|ALT_INV_Equal1~1_combout\,
	datad => \instance_ADC2|ALT_INV_Equal4~0_combout\,
	dataf => \instance_ADC2|ALT_INV_Equal1~0_combout\,
	combout => \instance_ADC2|NextState.mesure_faite~0_combout\);

-- Location: FF_X41_Y4_N50
\instance_ADC2|CurrentState.mesure_faite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|NextState.mesure_faite~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|CurrentState.mesure_faite~q\);

-- Location: LABCELL_X41_Y4_N36
\instance_ADC2|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Selector0~0_combout\ = ( !\instance_ADC2|CurrentState.mesure_faite~q\ & ( ((\instance_ADC2|Equal1~2_combout\ & (!\instance_ADC2|cpt[6]~DUPLICATE_q\ & !\instance_ADC2|cpt\(4)))) # (\instance_ADC2|CurrentState.attenteFE~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011111111010000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_Equal1~2_combout\,
	datab => \instance_ADC2|ALT_INV_cpt[6]~DUPLICATE_q\,
	datac => \instance_ADC2|ALT_INV_cpt\(4),
	datad => \instance_ADC2|ALT_INV_CurrentState.attenteFE~q\,
	dataf => \instance_ADC2|ALT_INV_CurrentState.mesure_faite~q\,
	combout => \instance_ADC2|Selector0~0_combout\);

-- Location: FF_X41_Y4_N37
\instance_ADC2|CurrentState.attenteFE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Selector0~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|CurrentState.attenteFE~q\);

-- Location: LABCELL_X41_Y4_N30
\instance_ADC2|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Selector1~0_combout\ = ( \instance_ADC2|CurrentState.CONVST~q\ & ( \instance_ADC2|cpt[6]~DUPLICATE_q\ & ( !\instance_ADC2|Equal2~0_combout\ ) ) ) # ( \instance_ADC2|CurrentState.CONVST~q\ & ( !\instance_ADC2|cpt[6]~DUPLICATE_q\ & ( 
-- (!\instance_ADC2|Equal2~0_combout\) # ((!\instance_ADC2|cpt\(4) & (\instance_ADC2|Equal1~2_combout\ & !\instance_ADC2|CurrentState.attenteFE~q\))) ) ) ) # ( !\instance_ADC2|CurrentState.CONVST~q\ & ( !\instance_ADC2|cpt[6]~DUPLICATE_q\ & ( 
-- (!\instance_ADC2|cpt\(4) & (\instance_ADC2|Equal1~2_combout\ & !\instance_ADC2|CurrentState.attenteFE~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000101011101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_Equal2~0_combout\,
	datab => \instance_ADC2|ALT_INV_cpt\(4),
	datac => \instance_ADC2|ALT_INV_Equal1~2_combout\,
	datad => \instance_ADC2|ALT_INV_CurrentState.attenteFE~q\,
	datae => \instance_ADC2|ALT_INV_CurrentState.CONVST~q\,
	dataf => \instance_ADC2|ALT_INV_cpt[6]~DUPLICATE_q\,
	combout => \instance_ADC2|Selector1~0_combout\);

-- Location: FF_X41_Y4_N32
\instance_ADC2|CurrentState.CONVST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Selector1~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|CurrentState.CONVST~q\);

-- Location: LABCELL_X41_Y4_N9
\instance_ADC2|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Selector2~0_combout\ = ( \instance_ADC2|Equal2~0_combout\ & ( ((\instance_ADC2|CurrentState.TCONV~q\ & ((!\instance_ADC2|Equal1~2_combout\) # (!\instance_ADC2|Equal3~0_combout\)))) # (\instance_ADC2|CurrentState.CONVST~q\) ) ) # ( 
-- !\instance_ADC2|Equal2~0_combout\ & ( (\instance_ADC2|CurrentState.TCONV~q\ & ((!\instance_ADC2|Equal1~2_combout\) # (!\instance_ADC2|Equal3~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000001111111011110000111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_Equal1~2_combout\,
	datab => \instance_ADC2|ALT_INV_Equal3~0_combout\,
	datac => \instance_ADC2|ALT_INV_CurrentState.CONVST~q\,
	datad => \instance_ADC2|ALT_INV_CurrentState.TCONV~q\,
	dataf => \instance_ADC2|ALT_INV_Equal2~0_combout\,
	combout => \instance_ADC2|Selector2~0_combout\);

-- Location: FF_X41_Y4_N10
\instance_ADC2|CurrentState.TCONV\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Selector2~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|CurrentState.TCONV~q\);

-- Location: LABCELL_X41_Y4_N15
\instance_ADC2|Equal4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Equal4~1_combout\ = ( \instance_ADC2|Equal0~0_combout\ & ( (\instance_ADC2|Equal4~0_combout\ & (\instance_ADC2|Equal1~0_combout\ & \instance_ADC2|Equal1~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_ADC2|ALT_INV_Equal4~0_combout\,
	datac => \instance_ADC2|ALT_INV_Equal1~0_combout\,
	datad => \instance_ADC2|ALT_INV_Equal1~1_combout\,
	dataf => \instance_ADC2|ALT_INV_Equal0~0_combout\,
	combout => \instance_ADC2|Equal4~1_combout\);

-- Location: LABCELL_X41_Y4_N6
\instance_ADC2|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|Selector3~0_combout\ = ( \instance_ADC2|Equal4~1_combout\ & ( (\instance_ADC2|Equal1~2_combout\ & (\instance_ADC2|Equal3~0_combout\ & \instance_ADC2|CurrentState.TCONV~q\)) ) ) # ( !\instance_ADC2|Equal4~1_combout\ & ( 
-- ((\instance_ADC2|Equal1~2_combout\ & (\instance_ADC2|Equal3~0_combout\ & \instance_ADC2|CurrentState.TCONV~q\))) # (\instance_ADC2|CurrentState.trame~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000011111111100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_Equal1~2_combout\,
	datab => \instance_ADC2|ALT_INV_Equal3~0_combout\,
	datac => \instance_ADC2|ALT_INV_CurrentState.TCONV~q\,
	datad => \instance_ADC2|ALT_INV_CurrentState.trame~q\,
	dataf => \instance_ADC2|ALT_INV_Equal4~1_combout\,
	combout => \instance_ADC2|Selector3~0_combout\);

-- Location: FF_X41_Y4_N8
\instance_ADC2|CurrentState.trame\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Selector3~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|CurrentState.trame~q\);

-- Location: FF_X38_Y8_N53
\instance_ADC2|reg_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|reg_data[0]~feeder_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_ADC2|CurrentState.trame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_data\(0));

-- Location: FF_X38_Y8_N17
\instance_ADC2|reg_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \instance_ADC2|reg_data\(0),
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_ADC2|CurrentState.trame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_data\(1));

-- Location: LABCELL_X38_Y8_N57
\instance_ADC2|reg_data[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|reg_data[2]~feeder_combout\ = \instance_ADC2|reg_data\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_ADC2|ALT_INV_reg_data\(1),
	combout => \instance_ADC2|reg_data[2]~feeder_combout\);

-- Location: FF_X38_Y8_N59
\instance_ADC2|reg_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|reg_data[2]~feeder_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_ADC2|CurrentState.trame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_data\(2));

-- Location: LABCELL_X38_Y8_N3
\instance_ADC2|reg_data[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|reg_data[3]~feeder_combout\ = \instance_ADC2|reg_data\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_ADC2|ALT_INV_reg_data\(2),
	combout => \instance_ADC2|reg_data[3]~feeder_combout\);

-- Location: FF_X38_Y8_N5
\instance_ADC2|reg_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|reg_data[3]~feeder_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_ADC2|CurrentState.trame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_data\(3));

-- Location: FF_X38_Y8_N41
\instance_ADC2|reg_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \instance_ADC2|reg_data\(3),
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_ADC2|CurrentState.trame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_data\(4));

-- Location: LABCELL_X38_Y8_N9
\instance_ADC2|reg_data[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|reg_data[5]~feeder_combout\ = \instance_ADC2|reg_data\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_ADC2|ALT_INV_reg_data\(4),
	combout => \instance_ADC2|reg_data[5]~feeder_combout\);

-- Location: FF_X38_Y8_N11
\instance_ADC2|reg_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|reg_data[5]~feeder_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_ADC2|CurrentState.trame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_data\(5));

-- Location: LABCELL_X38_Y8_N45
\instance_ADC2|reg_data[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|reg_data[6]~feeder_combout\ = \instance_ADC2|reg_data\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_ADC2|ALT_INV_reg_data\(5),
	combout => \instance_ADC2|reg_data[6]~feeder_combout\);

-- Location: FF_X38_Y8_N47
\instance_ADC2|reg_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|reg_data[6]~feeder_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_ADC2|CurrentState.trame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_data\(6));

-- Location: LABCELL_X38_Y8_N18
\instance_ADC2|reg_data[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|reg_data[7]~feeder_combout\ = \instance_ADC2|reg_data\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_ADC2|ALT_INV_reg_data\(6),
	combout => \instance_ADC2|reg_data[7]~feeder_combout\);

-- Location: FF_X38_Y8_N20
\instance_ADC2|reg_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|reg_data[7]~feeder_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_ADC2|CurrentState.trame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_data\(7));

-- Location: LABCELL_X38_Y8_N21
\instance_ADC2|reg_data[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|reg_data[8]~feeder_combout\ = \instance_ADC2|reg_data\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_reg_data\(7),
	combout => \instance_ADC2|reg_data[8]~feeder_combout\);

-- Location: FF_X38_Y8_N23
\instance_ADC2|reg_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|reg_data[8]~feeder_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_ADC2|CurrentState.trame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_data\(8));

-- Location: LABCELL_X38_Y8_N24
\instance_ADC2|reg_data[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|reg_data[9]~feeder_combout\ = \instance_ADC2|reg_data\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_reg_data\(8),
	combout => \instance_ADC2|reg_data[9]~feeder_combout\);

-- Location: FF_X38_Y8_N26
\instance_ADC2|reg_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|reg_data[9]~feeder_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_ADC2|CurrentState.trame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_data\(9));

-- Location: FF_X38_Y8_N29
\instance_ADC2|reg_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \instance_ADC2|reg_data\(9),
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_ADC2|CurrentState.trame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_data\(10));

-- Location: M10K_X39_Y7_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: FF_X27_Y13_N17
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_read|count\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1));

-- Location: FF_X27_Y10_N31
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_read|count\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0));

-- Location: LABCELL_X33_Y9_N30
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\ = ( !\instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\ & ( (!\instance_block_v1|acq_cnt_write|count\(13) & (!\instance_block_v1|acq_cnt_write|count\(14) & 
-- \instance_block_v1|ctr_unit|state.acq~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_count\(13),
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count\(14),
	datac => \instance_block_v1|ctr_unit|ALT_INV_state.acq~q\,
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_count[15]~DUPLICATE_q\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\);

-- Location: M10K_X44_Y6_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y9_N24
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\ = ( \instance_block_v1|ctr_unit|state.acq~q\ & ( (!\instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\ & (\instance_block_v1|acq_cnt_write|count\(13) & 
-- \instance_block_v1|acq_cnt_write|count\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count[15]~DUPLICATE_q\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(13),
	datad => \instance_block_v1|acq_cnt_write|ALT_INV_count\(14),
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.acq~q\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\);

-- Location: M10K_X39_Y3_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y9_N42
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\ = ( !\instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\ & ( (\instance_block_v1|ctr_unit|state.acq~q\ & (\instance_block_v1|acq_cnt_write|count\(14) & 
-- !\instance_block_v1|acq_cnt_write|count\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_state.acq~q\,
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count\(14),
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(13),
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_count[15]~DUPLICATE_q\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\);

-- Location: M10K_X57_Y6_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y10_N48
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ & ( ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a46~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a34~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout\);

-- Location: FF_X27_Y13_N37
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2));

-- Location: LABCELL_X33_Y9_N33
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\ = ( \instance_block_v1|ctr_unit|state.acq~q\ & ( (!\instance_block_v1|acq_cnt_write|count\(13) & (!\instance_block_v1|acq_cnt_write|count\(14) & 
-- \instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_write|ALT_INV_count\(13),
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count\(14),
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count[15]~DUPLICATE_q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.acq~q\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\);

-- Location: M10K_X39_Y6_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y9_N39
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\ = ( \instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\ & ( (\instance_block_v1|ctr_unit|state.acq~q\ & (\instance_block_v1|acq_cnt_write|count\(14) & 
-- !\instance_block_v1|acq_cnt_write|count\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_state.acq~q\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(14),
	datad => \instance_block_v1|acq_cnt_write|ALT_INV_count\(13),
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_count[15]~DUPLICATE_q\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\);

-- Location: M10K_X57_Y4_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y9_N45
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\ = ( \instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\ & ( (\instance_block_v1|ctr_unit|state.acq~q\ & (\instance_block_v1|acq_cnt_write|count\(14) & 
-- \instance_block_v1|acq_cnt_write|count\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_state.acq~q\,
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(14),
	datad => \instance_block_v1|acq_cnt_write|ALT_INV_count\(13),
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_count[15]~DUPLICATE_q\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\);

-- Location: M10K_X39_Y4_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y9_N36
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\ = ( \instance_block_v1|acq_cnt_write|count[15]~DUPLICATE_q\ & ( (\instance_block_v1|ctr_unit|state.acq~q\ & (!\instance_block_v1|acq_cnt_write|count\(14) & 
-- \instance_block_v1|acq_cnt_write|count\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|ctr_unit|ALT_INV_state.acq~q\,
	datab => \instance_block_v1|acq_cnt_write|ALT_INV_count\(14),
	datac => \instance_block_v1|acq_cnt_write|ALT_INV_count\(13),
	dataf => \instance_block_v1|acq_cnt_write|ALT_INV_count[15]~DUPLICATE_q\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\);

-- Location: M10K_X57_Y8_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y10_N15
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ & ( ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\))))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\))))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a58~portbdataout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a82~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a94~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a70~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X27_Y10_N57
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout\ & ( 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout\ & 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w10_n0_mux_dataout~0_combout\,
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w10_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\);

-- Location: M10K_X29_Y30_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y13_N12
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\ = ( \instance_block_v1|acq_cnt_read|count\(14) & ( (!\instance_block_v1|acq_cnt_read|count\(13) & (\instance_block_v1|ctr_unit|state.trt~q\ & 
-- \instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count\(13),
	datab => \instance_block_v1|ctr_unit|ALT_INV_state.trt~q\,
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count[15]~DUPLICATE_q\,
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_count\(14),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\);

-- Location: M10K_X29_Y18_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X25_Y16_N3
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\ = ( \instance_block_v1|out_cnt_read|count\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instance_block_v1|out_cnt_read|ALT_INV_count\(14),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\);

-- Location: FF_X25_Y16_N4
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1));

-- Location: LABCELL_X27_Y13_N48
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\ = ( \instance_block_v1|ctr_unit|state.trt~q\ & ( (!\instance_block_v1|acq_cnt_read|count\(14) & (\instance_block_v1|acq_cnt_read|count\(13) & 
-- \instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_count\(14),
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count\(13),
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_count[15]~DUPLICATE_q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.trt~q\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\);

-- Location: M10K_X20_Y23_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y13_N54
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\ = ( \instance_block_v1|ctr_unit|state.trt~q\ & ( (\instance_block_v1|acq_cnt_read|count\(14) & (\instance_block_v1|acq_cnt_read|count\(13) & 
-- \instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_count\(14),
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count\(13),
	datad => \instance_block_v1|acq_cnt_read|ALT_INV_count[15]~DUPLICATE_q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.trt~q\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\);

-- Location: M10K_X29_Y32_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: LABCELL_X22_Y24_N39
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ & ( ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\)) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\)))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\))))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\))))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a58~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a82~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a70~portbdataout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a94~portbdataout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X27_Y13_N33
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\ = ( !\instance_block_v1|acq_cnt_read|count\(13) & ( (!\instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\ & (\instance_block_v1|ctr_unit|state.trt~q\ & 
-- \instance_block_v1|acq_cnt_read|count\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count[15]~DUPLICATE_q\,
	datab => \instance_block_v1|ctr_unit|ALT_INV_state.trt~q\,
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count\(14),
	dataf => \instance_block_v1|acq_cnt_read|ALT_INV_count\(13),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\);

-- Location: M10K_X29_Y23_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y13_N57
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\ = ( \instance_block_v1|ctr_unit|state.trt~q\ & ( (\instance_block_v1|acq_cnt_read|count\(13) & (\instance_block_v1|acq_cnt_read|count\(14) & 
-- !\instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count\(13),
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_count\(14),
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count[15]~DUPLICATE_q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.trt~q\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\);

-- Location: M10K_X29_Y29_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y13_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\ = ( \instance_block_v1|ctr_unit|state.trt~q\ & ( (!\instance_block_v1|acq_cnt_read|count\(13) & (!\instance_block_v1|acq_cnt_read|count\(14) & 
-- !\instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count\(13),
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_count\(14),
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count[15]~DUPLICATE_q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.trt~q\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\);

-- Location: M10K_X20_Y31_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y13_N51
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\ = ( \instance_block_v1|ctr_unit|state.trt~q\ & ( (\instance_block_v1|acq_cnt_read|count\(13) & (!\instance_block_v1|acq_cnt_read|count\(14) & 
-- !\instance_block_v1|acq_cnt_read|count[15]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_cnt_read|ALT_INV_count\(13),
	datab => \instance_block_v1|acq_cnt_read|ALT_INV_count\(14),
	datac => \instance_block_v1|acq_cnt_read|ALT_INV_count[15]~DUPLICATE_q\,
	dataf => \instance_block_v1|ctr_unit|ALT_INV_state.trt~q\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\);

-- Location: M10K_X20_Y25_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LABCELL_X22_Y24_N15
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\)))) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\)))) ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ & ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1))) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ & 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ & ( 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\)) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a34~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a46~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y24_N45
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout\ ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) ) ) ) # ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w10_n1_mux_dataout~0_combout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w10_n0_mux_dataout~0_combout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\);

-- Location: FF_X22_Y24_N47
\instance_DAC|data_tx[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w10_n0_mux_dataout~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|data_tx\(10));

-- Location: M10K_X5_Y5_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y6_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y4_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M10K_X39_Y5_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: LABCELL_X17_Y9_N12
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a93~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a69~portbdataout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a81~portbdataout\,
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a57~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout\);

-- Location: M10K_X12_Y3_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y5_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y5_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y4_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: FF_X27_Y13_N16
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|acq_cnt_read|count\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y5_N30
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\)) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a33~portbdataout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a45~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X17_Y9_N57
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout\ & ( 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout\) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w9_n1_mux_dataout~0_combout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w9_n0_mux_dataout~0_combout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\);

-- Location: M10K_X12_Y29_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y26_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y27_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y34_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LABCELL_X21_Y24_N18
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a33~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a45~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout\);

-- Location: M10K_X12_Y34_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y34_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y28_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y33_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: LABCELL_X22_Y24_N30
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a69~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a81~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a93~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a57~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y24_N9
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout\ & ( 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout\) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w9_n0_mux_dataout~0_combout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w9_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\);

-- Location: FF_X22_Y24_N10
\instance_DAC|data_tx[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w9_n0_mux_dataout~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|data_tx\(9));

-- Location: LABCELL_X38_Y8_N48
\instance_ADC2|reg_data[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|reg_data[11]~feeder_combout\ = \instance_ADC2|reg_data\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_reg_data\(10),
	combout => \instance_ADC2|reg_data[11]~feeder_combout\);

-- Location: FF_X38_Y8_N50
\instance_ADC2|reg_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|reg_data[11]~feeder_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_ADC2|CurrentState.trame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_data\(11));

-- Location: M10K_X57_Y14_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M10K_X39_Y15_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: M10K_X44_Y12_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: M10K_X44_Y13_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y13_N18
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ & ( 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\))) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110001000100011101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a59~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a71~portbdataout\,
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a83~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a95~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout\);

-- Location: M10K_X39_Y12_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y13_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M10K_X39_Y13_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M10K_X44_Y11_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y13_N24
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ & ( 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\)) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ & \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a47~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a35~portbdataout\,
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X27_Y13_N30
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout\ & ( 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout\) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout\ & 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w11_n1_mux_dataout~0_combout\,
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w11_n0_mux_dataout~0_combout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\);

-- Location: M10K_X12_Y37_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y27_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y38_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y35_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LABCELL_X22_Y24_N48
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\)))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0))) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\))) ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\)))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0))) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\))) ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ & ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\)))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ & 
-- (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0)))) ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ & ( 
-- (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\)))) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ & (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a35~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a47~portbdataout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout\);

-- Location: M10K_X12_Y31_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y30_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y37_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y36_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LABCELL_X22_Y24_N21
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a59~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a95~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a71~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a83~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y24_N6
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout\ & ( 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout\) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w11_n0_mux_dataout~0_combout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w11_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\);

-- Location: FF_X22_Y24_N7
\instance_DAC|data_tx[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w11_n0_mux_dataout~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|data_tx\(11));

-- Location: M10K_X29_Y2_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y6_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y2_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y2_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y10_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ 
-- & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\)))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\)))) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\)))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a32~portbdataout\,
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a44~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout\);

-- Location: M10K_X29_Y1_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y4_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y2_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: M10K_X39_Y1_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y10_N24
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ & ( ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a80~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a56~portbdataout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a92~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a68~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X27_Y10_N39
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout\ ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout\ & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2) ) ) ) # ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w8_n0_mux_dataout~0_combout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w8_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\);

-- Location: M10K_X20_Y26_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y26_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y27_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y28_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LABCELL_X21_Y24_N12
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ & ( ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\))) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\)))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\)))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a44~portbdataout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a32~portbdataout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout\);

-- Location: M10K_X29_Y24_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y28_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: FF_X22_Y24_N19
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \instance_block_v1|out_cnt_read|count\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\);

-- Location: M10K_X12_Y10_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y9_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LABCELL_X38_Y8_N12
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\) # ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\)))) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\)))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\)))) ) ) ) # ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ & \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ & ( (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & 
-- ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a68~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a92~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a56~portbdataout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a80~portbdataout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout\);

-- Location: MLABCELL_X25_Y8_N36
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout\ & ( 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout\ & ( (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout\ & 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w8_n0_mux_dataout~0_combout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w8_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\);

-- Location: FF_X25_Y8_N37
\instance_DAC|data_tx[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w8_n0_mux_dataout~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|data_tx\(8));

-- Location: LABCELL_X28_Y8_N54
\instance_DAC|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Mux3~2_combout\ = ( \instance_DAC|bit_cnt\(1) & ( \instance_DAC|data_tx\(8) & ( (!\instance_DAC|bit_cnt\(0)) # (\instance_DAC|data_tx\(11)) ) ) ) # ( !\instance_DAC|bit_cnt\(1) & ( \instance_DAC|data_tx\(8) & ( (!\instance_DAC|bit_cnt\(0) & 
-- (\instance_DAC|data_tx\(10))) # (\instance_DAC|bit_cnt\(0) & ((\instance_DAC|data_tx\(9)))) ) ) ) # ( \instance_DAC|bit_cnt\(1) & ( !\instance_DAC|data_tx\(8) & ( (\instance_DAC|bit_cnt\(0) & \instance_DAC|data_tx\(11)) ) ) ) # ( 
-- !\instance_DAC|bit_cnt\(1) & ( !\instance_DAC|data_tx\(8) & ( (!\instance_DAC|bit_cnt\(0) & (\instance_DAC|data_tx\(10))) # (\instance_DAC|bit_cnt\(0) & ((\instance_DAC|data_tx\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_bit_cnt\(0),
	datab => \instance_DAC|ALT_INV_data_tx\(10),
	datac => \instance_DAC|ALT_INV_data_tx\(9),
	datad => \instance_DAC|ALT_INV_data_tx\(11),
	datae => \instance_DAC|ALT_INV_bit_cnt\(1),
	dataf => \instance_DAC|ALT_INV_data_tx\(8),
	combout => \instance_DAC|Mux3~2_combout\);

-- Location: MLABCELL_X25_Y8_N27
\instance_DAC|Selector15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector15~1_combout\ = ( \instance_DAC|Mux3~2_combout\ & ( ((!\instance_DAC|state.wr1~q\) # ((\instance_DAC|bit_cnt\(0) & \instance_DAC|bit_cnt\(1)))) # (\instance_DAC|bit_cnt\(2)) ) ) # ( !\instance_DAC|Mux3~2_combout\ & ( 
-- (!\instance_DAC|state.wr1~q\) # ((\instance_DAC|bit_cnt\(2) & (\instance_DAC|bit_cnt\(0) & \instance_DAC|bit_cnt\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110001111100001111000111110101111101111111010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_bit_cnt\(2),
	datab => \instance_DAC|ALT_INV_bit_cnt\(0),
	datac => \instance_DAC|ALT_INV_state.wr1~q\,
	datad => \instance_DAC|ALT_INV_bit_cnt\(1),
	dataf => \instance_DAC|ALT_INV_Mux3~2_combout\,
	combout => \instance_DAC|Selector15~1_combout\);

-- Location: LABCELL_X28_Y8_N0
\instance_DAC|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Mux2~4_combout\ = ( \instance_DAC|bit_cnt\(1) & ( \instance_DAC|bit_cnt\(0) & ( \instance_DAC|data_tx\(8) ) ) ) # ( !\instance_DAC|bit_cnt\(1) & ( \instance_DAC|bit_cnt\(0) & ( \instance_DAC|data_tx\(10) ) ) ) # ( \instance_DAC|bit_cnt\(1) & 
-- ( !\instance_DAC|bit_cnt\(0) & ( \instance_DAC|data_tx\(9) ) ) ) # ( !\instance_DAC|bit_cnt\(1) & ( !\instance_DAC|bit_cnt\(0) & ( \instance_DAC|data_tx\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_data_tx\(8),
	datab => \instance_DAC|ALT_INV_data_tx\(10),
	datac => \instance_DAC|ALT_INV_data_tx\(9),
	datad => \instance_DAC|ALT_INV_data_tx\(11),
	datae => \instance_DAC|ALT_INV_bit_cnt\(1),
	dataf => \instance_DAC|ALT_INV_bit_cnt\(0),
	combout => \instance_DAC|Mux2~4_combout\);

-- Location: MLABCELL_X25_Y8_N9
\instance_DAC|Selector15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector15~3_combout\ = ( \instance_DAC|bit_cnt\(0) & ( (!\instance_DAC|state.command~q\ & ((!\instance_DAC|state.start~q\) # ((!\instance_DAC|bit_cnt\(2) & !\instance_DAC|bit_cnt\(1))))) # (\instance_DAC|state.command~q\ & 
-- (!\instance_DAC|state.start~q\ & (\instance_DAC|bit_cnt\(2) & \instance_DAC|bit_cnt\(1)))) ) ) # ( !\instance_DAC|bit_cnt\(0) & ( (!\instance_DAC|state.command~q\ & ((!\instance_DAC|state.start~q\) # ((!\instance_DAC|bit_cnt\(2) & 
-- !\instance_DAC|bit_cnt\(1))))) # (\instance_DAC|state.command~q\ & (((!\instance_DAC|bit_cnt\(2) & !\instance_DAC|bit_cnt\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100010001000111110001000100010101000100011001010100010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_state.command~q\,
	datab => \instance_DAC|ALT_INV_state.start~q\,
	datac => \instance_DAC|ALT_INV_bit_cnt\(2),
	datad => \instance_DAC|ALT_INV_bit_cnt\(1),
	dataf => \instance_DAC|ALT_INV_bit_cnt\(0),
	combout => \instance_DAC|Selector15~3_combout\);

-- Location: MLABCELL_X25_Y8_N30
\instance_DAC|Selector15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector15~2_combout\ = ( \instance_DAC|state.ready~q\ & ( (\instance_DAC|sda_int~q\ & ((\instance_DAC|state.slv_ack3~q\) # (\instance_DAC|state.stop~q\))) ) ) # ( !\instance_DAC|state.ready~q\ & ( \instance_DAC|sda_int~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_state.stop~q\,
	datac => \instance_DAC|ALT_INV_sda_int~q\,
	datad => \instance_DAC|ALT_INV_state.slv_ack3~q\,
	dataf => \instance_DAC|ALT_INV_state.ready~q\,
	combout => \instance_DAC|Selector15~2_combout\);

-- Location: MLABCELL_X25_Y8_N42
\instance_DAC|Selector15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector15~4_combout\ = ( !\instance_DAC|Selector15~2_combout\ & ( (\instance_DAC|Selector15~3_combout\ & ((!\instance_DAC|state.slv_ack1~q\) # ((\instance_DAC|bit_cnt\(2) & \instance_DAC|Mux2~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101011000000001010101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_state.slv_ack1~q\,
	datab => \instance_DAC|ALT_INV_bit_cnt\(2),
	datac => \instance_DAC|ALT_INV_Mux2~4_combout\,
	datad => \instance_DAC|ALT_INV_Selector15~3_combout\,
	dataf => \instance_DAC|ALT_INV_Selector15~2_combout\,
	combout => \instance_DAC|Selector15~4_combout\);

-- Location: M10K_X62_Y2_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M10K_X62_Y4_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M10K_X57_Y3_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M10K_X62_Y5_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LABCELL_X36_Y7_N33
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ 
-- & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\) # ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\)))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0))))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\))))) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0))))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\))))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a41~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout\);

-- Location: M10K_X44_Y4_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M10K_X39_Y2_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M10K_X62_Y3_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M10K_X62_Y6_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y5_N30
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ & 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)))) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ & ( 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\)))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\))) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ & (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a77~portbdataout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a65~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a89~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a53~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X28_Y14_N36
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout\ & ( 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout\) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w5_n0_mux_dataout~0_combout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w5_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\);

-- Location: M10K_X29_Y16_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y18_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y18_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y17_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LABCELL_X22_Y17_N30
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\)))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & (((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1))) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\))) ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\)))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ & ( 
-- (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ & !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & (((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\))) ) ) ) # 
-- ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ 
-- & (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ & !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a41~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout\);

-- Location: M10K_X12_Y17_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y14_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y16_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y14_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: LABCELL_X22_Y17_N24
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ & 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\) ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ 
-- & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\)) ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ 
-- & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a65~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a77~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a53~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a89~portbdataout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y17_N3
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout\ & ( 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout\) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w5_n0_mux_dataout~0_combout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w5_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\);

-- Location: FF_X22_Y17_N4
\instance_DAC|data_tx[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|data_tx\(5));

-- Location: M10K_X57_Y9_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M10K_X39_Y9_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y11_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M10K_X62_Y11_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y13_N6
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\)))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ & 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ & ( 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\)))) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ & !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a76~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a64~portbdataout\,
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a88~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a52~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout\);

-- Location: M10K_X44_Y9_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y6_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y7_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M10K_X62_Y9_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y13_N42
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ & ( 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\))) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ & !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a40~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X27_Y13_N39
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout\ 
-- ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w4_n1_mux_dataout~0_combout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w4_n0_mux_dataout~0_combout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\);

-- Location: M10K_X20_Y17_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y25_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y25_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y19_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LABCELL_X22_Y17_N18
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a40~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout\);

-- Location: M10K_X12_Y19_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y15_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y16_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y20_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: LABCELL_X22_Y17_N42
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ & ( ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\)) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\)))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ & ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\)))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\)))) ) ) ) # ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ & !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & 
-- ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a52~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a76~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a64~portbdataout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a88~portbdataout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y17_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout\ & ( 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout\) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w4_n0_mux_dataout~0_combout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w4_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\);

-- Location: FF_X22_Y17_N1
\instance_DAC|data_tx[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|data_tx\(4));

-- Location: LABCELL_X28_Y8_N21
\instance_DAC|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Mux2~2_combout\ = ( \instance_DAC|data_tx\(4) & ( (\instance_DAC|data_tx\(5)) # (\instance_DAC|bit_cnt\(0)) ) ) # ( !\instance_DAC|data_tx\(4) & ( (!\instance_DAC|bit_cnt\(0) & \instance_DAC|data_tx\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_bit_cnt\(0),
	datac => \instance_DAC|ALT_INV_data_tx\(5),
	dataf => \instance_DAC|ALT_INV_data_tx\(4),
	combout => \instance_DAC|Mux2~2_combout\);

-- Location: M10K_X39_Y11_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M10K_X39_Y16_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M10K_X62_Y13_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M10K_X57_Y12_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LABCELL_X28_Y14_N6
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ & ( 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ & ( 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ & !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a36~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout\);

-- Location: M10K_X57_Y15_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M10K_X44_Y16_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M10K_X44_Y15_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M10K_X62_Y12_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LABCELL_X28_Y14_N30
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ & ( ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ & (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\)))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a48~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a60~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a72~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a84~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X28_Y14_N42
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout\ & ( 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout\ & 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w0_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\);

-- Location: M10K_X20_Y29_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y34_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y38_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y37_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LABCELL_X21_Y24_N48
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ 
-- & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) # ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\)) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\)))) ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) # 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\)))) ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) # 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\)))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\)))) ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ & ( (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a36~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout\);

-- Location: M10K_X20_Y38_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y35_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y32_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y30_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LABCELL_X21_Y24_N42
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ & ( 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\) ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\))) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\)) ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ & ( (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ & !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a60~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a72~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a48~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a84~portbdataout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X21_Y24_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout\ & ( 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout\) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w0_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X21_Y24_N1
\instance_DAC|data_tx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|data_tx\(0));

-- Location: M10K_X29_Y4_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y1_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y1_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y3_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LABCELL_X17_Y9_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\)))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ & 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\)))) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\)))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ & 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a37~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout\);

-- Location: M10K_X12_Y1_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y5_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y3_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y3_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: LABCELL_X28_Y5_N3
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\)) 
-- # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) # 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\)))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) # 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\)))) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\)) 
-- # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a85~portbdataout\,
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a49~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a61~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a73~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X17_Y9_N9
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout\ & ( 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout\) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w1_n0_mux_dataout~0_combout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w1_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\);

-- Location: M10K_X29_Y22_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y20_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y20_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y21_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LABCELL_X21_Y24_N30
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ & ( ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\)) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\)))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\))))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\))))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a37~portbdataout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout\);

-- Location: M10K_X12_Y22_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y21_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y21_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y9_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: LABCELL_X21_Y24_N24
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\) ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\) ) ) ) # ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\))) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a85~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a49~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a73~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a61~portbdataout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X21_Y24_N39
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout\ & ( 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout\) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w1_n0_mux_dataout~0_combout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w1_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\);

-- Location: FF_X21_Y24_N40
\instance_DAC|data_tx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|data_tx\(1));

-- Location: LABCELL_X28_Y8_N39
\instance_DAC|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Mux2~0_combout\ = ( \instance_DAC|data_tx\(1) & ( (!\instance_DAC|bit_cnt\(0)) # (\instance_DAC|data_tx\(0)) ) ) # ( !\instance_DAC|data_tx\(1) & ( (\instance_DAC|bit_cnt\(0) & \instance_DAC|data_tx\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_bit_cnt\(0),
	datac => \instance_DAC|ALT_INV_data_tx\(0),
	dataf => \instance_DAC|ALT_INV_data_tx\(1),
	combout => \instance_DAC|Mux2~0_combout\);

-- Location: M10K_X44_Y5_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M10K_X44_Y2_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M10K_X57_Y2_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M10K_X57_Y1_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LABCELL_X17_Y9_N18
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ & \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\))) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a38~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout\);

-- Location: M10K_X44_Y3_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M10K_X44_Y1_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M10K_X57_Y7_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: M10K_X57_Y5_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: LABCELL_X17_Y9_N42
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ & ( 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\)) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ & \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a86~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a62~portbdataout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a50~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a74~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X17_Y9_N54
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout\ & ( 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout\) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w2_n0_mux_dataout~0_combout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w2_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\);

-- Location: M10K_X5_Y31_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y32_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y33_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y32_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: LABCELL_X21_Y24_N6
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\) ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ & \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\)) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a74~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a86~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a50~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a62~portbdataout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout\);

-- Location: M10K_X12_Y24_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y24_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y23_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y12_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LABCELL_X22_Y24_N24
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a38~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y24_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout\ & ( 
-- (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout\) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout\ & ( (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w2_n1_mux_dataout~0_combout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w2_n0_mux_dataout~0_combout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\);

-- Location: FF_X22_Y24_N1
\instance_DAC|data_tx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|data_tx\(2));

-- Location: M10K_X39_Y14_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M10K_X57_Y13_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M10K_X44_Y10_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M10K_X62_Y15_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LABCELL_X28_Y14_N24
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ 
-- & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\)))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\)))) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\)))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a39~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout\);

-- Location: M10K_X44_Y14_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M10K_X62_Y14_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M10K_X39_Y10_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M10K_X62_Y16_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: LABCELL_X28_Y14_N18
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ & ( ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a75~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a51~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a63~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a87~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X28_Y14_N3
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout\ & ( 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout\ & 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w3_n0_mux_dataout~0_combout\,
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w3_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\);

-- Location: M10K_X29_Y10_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y12_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y11_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y12_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: LABCELL_X28_Y12_N30
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ & ( (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\))) ) ) ) # ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\) ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\)) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a39~portbdataout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout\);

-- Location: M10K_X29_Y8_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y14_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y9_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y10_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LABCELL_X38_Y8_N36
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\))) ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\))) ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a75~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a87~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a63~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a51~portbdataout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout\);

-- Location: MLABCELL_X25_Y22_N30
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout\ ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) ) ) ) # ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout\ & ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w3_n0_mux_dataout~0_combout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w3_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\);

-- Location: FF_X25_Y22_N31
\instance_DAC|data_tx[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|data_tx\(3));

-- Location: LABCELL_X28_Y8_N18
\instance_DAC|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Mux2~1_combout\ = ( \instance_DAC|data_tx\(3) & ( (!\instance_DAC|bit_cnt\(0)) # (\instance_DAC|data_tx\(2)) ) ) # ( !\instance_DAC|data_tx\(3) & ( (\instance_DAC|bit_cnt\(0) & \instance_DAC|data_tx\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_bit_cnt\(0),
	datac => \instance_DAC|ALT_INV_data_tx\(2),
	dataf => \instance_DAC|ALT_INV_data_tx\(3),
	combout => \instance_DAC|Mux2~1_combout\);

-- Location: M10K_X5_Y8_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y8_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y7_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y6_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: LABCELL_X17_Y9_N30
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ & ( 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\)) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ & ( 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\)) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a90~portbdataout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a78~portbdataout\,
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a66~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a54~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout\);

-- Location: M10K_X12_Y7_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y8_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y7_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y9_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: LABCELL_X17_Y9_N36
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ & ( 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\)) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a42~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X17_Y9_N6
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\ = (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w6_n1_mux_dataout~0_combout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w6_n0_mux_dataout~0_combout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\);

-- Location: M10K_X20_Y15_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y13_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y11_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y12_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LABCELL_X22_Y17_N12
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ & 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\) ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ 
-- & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\)) ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\))) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ 
-- & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a42~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout\);

-- Location: M10K_X5_Y10_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y11_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M10K_X12_Y15_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y13_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: LABCELL_X22_Y17_N36
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a54~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a78~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a90~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a66~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y17_N6
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\ = (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w6_n0_mux_dataout~0_combout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w6_n1_mux_dataout~0_combout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\);

-- Location: FF_X22_Y17_N7
\instance_DAC|data_tx[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|data_tx\(6));

-- Location: M10K_X44_Y8_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M10K_X57_Y10_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M10K_X39_Y8_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M10K_X62_Y7_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y10_N42
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ & ( ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ & (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0))))) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0))) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\)))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a43~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout\);

-- Location: M10K_X62_Y10_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M10K_X44_Y7_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M10K_X62_Y8_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M10K_X57_Y16_N0
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y10_N6
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ & ( 
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ & ( ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ & ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\)))) ) ) ) # ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ & ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ & ( (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ & 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0)))) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ & ( !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ & ( 
-- (!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(0) & ((!\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\)) # 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a55~portbdataout\,
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a79~portbdataout\,
	datae => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a91~portbdataout\,
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a67~portbdataout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X27_Y10_N18
\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\ = ( \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout\ & ( 
-- (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) # (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout\ & ( (\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout\ & 
-- !\instance_block_v1|acq_ram|ram_rtl_0|auto_generated|address_reg_b\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w7_n0_mux_dataout~0_combout\,
	datac => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w7_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|acq_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\);

-- Location: M10K_X29_Y35_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode830w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y22_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode803w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y13_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M10K_X20_Y33_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode820w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LABCELL_X22_Y17_N48
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ ) ) ) # ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a43~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout\);

-- Location: M10K_X29_Y31_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y36_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y19_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M10K_X29_Y33_N0
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LABCELL_X28_Y21_N3
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout\ = ( \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\)) # 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\))) ) ) ) # ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\) ) ) ) # ( 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ & ( (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\))) ) ) ) # ( 
-- !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ( !\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ & ( (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ & 
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a79~portbdataout\,
	datab => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a67~portbdataout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a91~portbdataout\,
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	dataf => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_ram_block1a55~portbdataout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y17_N9
\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\ = (!\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout\)) # (\instance_block_v1|out_ram|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w7_n0_mux_dataout~0_combout\,
	datac => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|ALT_INV_l2_w7_n1_mux_dataout~0_combout\,
	combout => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\);

-- Location: FF_X22_Y17_N10
\instance_DAC|data_tx[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_block_v1|out_ram|ram_rtl_0|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|data_tx\(7));

-- Location: LABCELL_X28_Y8_N24
\instance_DAC|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Mux2~3_combout\ = ( \instance_DAC|data_tx\(7) & ( \instance_DAC|bit_cnt\(0) & ( \instance_DAC|data_tx\(6) ) ) ) # ( !\instance_DAC|data_tx\(7) & ( \instance_DAC|bit_cnt\(0) & ( \instance_DAC|data_tx\(6) ) ) ) # ( \instance_DAC|data_tx\(7) & 
-- ( !\instance_DAC|bit_cnt\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_DAC|ALT_INV_data_tx\(6),
	datae => \instance_DAC|ALT_INV_data_tx\(7),
	dataf => \instance_DAC|ALT_INV_bit_cnt\(0),
	combout => \instance_DAC|Mux2~3_combout\);

-- Location: LABCELL_X28_Y8_N12
\instance_DAC|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Mux4~0_combout\ = ( \instance_DAC|bit_cnt\(1) & ( \instance_DAC|Mux2~3_combout\ & ( (!\instance_DAC|bit_cnt\(2) & (\instance_DAC|Mux2~2_combout\)) # (\instance_DAC|bit_cnt\(2) & ((\instance_DAC|Mux2~0_combout\))) ) ) ) # ( 
-- !\instance_DAC|bit_cnt\(1) & ( \instance_DAC|Mux2~3_combout\ & ( (!\instance_DAC|bit_cnt\(2)) # (\instance_DAC|Mux2~1_combout\) ) ) ) # ( \instance_DAC|bit_cnt\(1) & ( !\instance_DAC|Mux2~3_combout\ & ( (!\instance_DAC|bit_cnt\(2) & 
-- (\instance_DAC|Mux2~2_combout\)) # (\instance_DAC|bit_cnt\(2) & ((\instance_DAC|Mux2~0_combout\))) ) ) ) # ( !\instance_DAC|bit_cnt\(1) & ( !\instance_DAC|Mux2~3_combout\ & ( (\instance_DAC|Mux2~1_combout\ & \instance_DAC|bit_cnt\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_Mux2~2_combout\,
	datab => \instance_DAC|ALT_INV_Mux2~0_combout\,
	datac => \instance_DAC|ALT_INV_Mux2~1_combout\,
	datad => \instance_DAC|ALT_INV_bit_cnt\(2),
	datae => \instance_DAC|ALT_INV_bit_cnt\(1),
	dataf => \instance_DAC|ALT_INV_Mux2~3_combout\,
	combout => \instance_DAC|Mux4~0_combout\);

-- Location: LABCELL_X28_Y8_N6
\instance_DAC|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Mux3~0_combout\ = ( \instance_DAC|bit_cnt\(1) & ( \instance_DAC|bit_cnt\(0) & ( \instance_DAC|data_tx\(3) ) ) ) # ( !\instance_DAC|bit_cnt\(1) & ( \instance_DAC|bit_cnt\(0) & ( \instance_DAC|data_tx\(1) ) ) ) # ( \instance_DAC|bit_cnt\(1) & 
-- ( !\instance_DAC|bit_cnt\(0) & ( \instance_DAC|data_tx\(0) ) ) ) # ( !\instance_DAC|bit_cnt\(1) & ( !\instance_DAC|bit_cnt\(0) & ( \instance_DAC|data_tx\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_data_tx\(3),
	datab => \instance_DAC|ALT_INV_data_tx\(0),
	datac => \instance_DAC|ALT_INV_data_tx\(2),
	datad => \instance_DAC|ALT_INV_data_tx\(1),
	datae => \instance_DAC|ALT_INV_bit_cnt\(1),
	dataf => \instance_DAC|ALT_INV_bit_cnt\(0),
	combout => \instance_DAC|Mux3~0_combout\);

-- Location: LABCELL_X28_Y8_N48
\instance_DAC|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Mux3~1_combout\ = ( \instance_DAC|bit_cnt\(1) & ( \instance_DAC|bit_cnt\(0) & ( \instance_DAC|data_tx\(7) ) ) ) # ( !\instance_DAC|bit_cnt\(1) & ( \instance_DAC|bit_cnt\(0) & ( \instance_DAC|data_tx\(5) ) ) ) # ( \instance_DAC|bit_cnt\(1) & 
-- ( !\instance_DAC|bit_cnt\(0) & ( \instance_DAC|data_tx\(4) ) ) ) # ( !\instance_DAC|bit_cnt\(1) & ( !\instance_DAC|bit_cnt\(0) & ( \instance_DAC|data_tx\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_data_tx\(4),
	datab => \instance_DAC|ALT_INV_data_tx\(5),
	datac => \instance_DAC|ALT_INV_data_tx\(7),
	datad => \instance_DAC|ALT_INV_data_tx\(6),
	datae => \instance_DAC|ALT_INV_bit_cnt\(1),
	dataf => \instance_DAC|ALT_INV_bit_cnt\(0),
	combout => \instance_DAC|Mux3~1_combout\);

-- Location: MLABCELL_X25_Y8_N18
\instance_DAC|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector15~0_combout\ = ( \instance_DAC|bit_cnt\(1) & ( \instance_DAC|state.wr2~q\ & ( (!\instance_DAC|bit_cnt\(2) & ((!\instance_DAC|bit_cnt\(0) & ((\instance_DAC|Mux3~1_combout\))) # (\instance_DAC|bit_cnt\(0) & 
-- (\instance_DAC|Mux3~0_combout\)))) # (\instance_DAC|bit_cnt\(2) & (((\instance_DAC|bit_cnt\(0))) # (\instance_DAC|Mux3~0_combout\))) ) ) ) # ( !\instance_DAC|bit_cnt\(1) & ( \instance_DAC|state.wr2~q\ & ( (!\instance_DAC|bit_cnt\(2) & 
-- ((\instance_DAC|Mux3~1_combout\))) # (\instance_DAC|bit_cnt\(2) & (\instance_DAC|Mux3~0_combout\)) ) ) ) # ( \instance_DAC|bit_cnt\(1) & ( !\instance_DAC|state.wr2~q\ ) ) # ( !\instance_DAC|bit_cnt\(1) & ( !\instance_DAC|state.wr2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100011011000110110001101101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_bit_cnt\(2),
	datab => \instance_DAC|ALT_INV_Mux3~0_combout\,
	datac => \instance_DAC|ALT_INV_Mux3~1_combout\,
	datad => \instance_DAC|ALT_INV_bit_cnt\(0),
	datae => \instance_DAC|ALT_INV_bit_cnt\(1),
	dataf => \instance_DAC|ALT_INV_state.wr2~q\,
	combout => \instance_DAC|Selector15~0_combout\);

-- Location: MLABCELL_X25_Y8_N0
\instance_DAC|Selector15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector15~5_combout\ = ( !\instance_block_v1|LessThan0~0_combout\ & ( (\instance_DAC|Selector15~1_combout\ & (\instance_DAC|Selector15~4_combout\ & (\instance_DAC|Selector15~0_combout\ & ((!\instance_DAC|sda_int~q\) # 
-- (!\instance_DAC|state.slv_ack2~DUPLICATE_q\))))) ) ) # ( \instance_block_v1|LessThan0~0_combout\ & ( (\instance_DAC|Selector15~1_combout\ & (\instance_DAC|Selector15~4_combout\ & (\instance_DAC|Selector15~0_combout\ & 
-- ((!\instance_DAC|state.slv_ack2~DUPLICATE_q\) # (\instance_DAC|Mux4~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000010001000100000001000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_Selector15~1_combout\,
	datab => \instance_DAC|ALT_INV_Selector15~4_combout\,
	datac => \instance_DAC|ALT_INV_Mux4~0_combout\,
	datad => \instance_DAC|ALT_INV_state.slv_ack2~DUPLICATE_q\,
	datae => \instance_block_v1|ALT_INV_LessThan0~0_combout\,
	dataf => \instance_DAC|ALT_INV_Selector15~0_combout\,
	datag => \instance_DAC|ALT_INV_sda_int~q\,
	combout => \instance_DAC|Selector15~5_combout\);

-- Location: MLABCELL_X25_Y8_N24
\instance_DAC|sda_int~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|sda_int~0_combout\ = !\instance_DAC|Selector15~5_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instance_DAC|ALT_INV_Selector15~5_combout\,
	combout => \instance_DAC|sda_int~0_combout\);

-- Location: FF_X27_Y8_N53
\instance_DAC|sda_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \instance_DAC|data_clk~q\,
	asdata => \instance_DAC|sda_int~0_combout\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_DAC|sda_int~q\);

-- Location: MLABCELL_X25_Y8_N39
\instance_DAC|Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_DAC|Selector19~0_combout\ = ( \instance_DAC|state.stop~q\ & ( !\instance_DAC|state.start~q\ $ (\instance_DAC|data_clk~q\) ) ) # ( !\instance_DAC|state.stop~q\ & ( (!\instance_DAC|state.start~q\ & (!\instance_DAC|sda_int~q\)) # 
-- (\instance_DAC|state.start~q\ & ((\instance_DAC|data_clk~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010111011100010001011101111001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_DAC|ALT_INV_sda_int~q\,
	datab => \instance_DAC|ALT_INV_state.start~q\,
	datad => \instance_DAC|ALT_INV_data_clk~q\,
	dataf => \instance_DAC|ALT_INV_state.stop~q\,
	combout => \instance_DAC|Selector19~0_combout\);

-- Location: FF_X41_Y4_N31
\instance_ADC2|CurrentState.CONVST~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|Selector1~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|CurrentState.CONVST~DUPLICATE_q\);

-- Location: LABCELL_X38_Y8_N30
\instance_ADC2|ADC_SCK~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|ADC_SCK~0_combout\ = ( \instance_ADC2|CurrentState.trame~q\ & ( \clk~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_clk~input_o\,
	datae => \instance_ADC2|ALT_INV_CurrentState.trame~q\,
	combout => \instance_ADC2|ADC_SCK~0_combout\);

-- Location: LABCELL_X41_Y4_N18
\instance_ADC2|reg_cmd[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|reg_cmd[4]~2_combout\ = ( \instance_ADC2|CurrentState.trame~q\ ) # ( !\instance_ADC2|CurrentState.trame~q\ & ( \instance_ADC2|CurrentState.mesure_faite~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_CurrentState.mesure_faite~q\,
	dataf => \instance_ADC2|ALT_INV_CurrentState.trame~q\,
	combout => \instance_ADC2|reg_cmd[4]~2_combout\);

-- Location: FF_X41_Y4_N29
\instance_ADC2|reg_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \instance_ADC2|CurrentState.mesure_faite~q\,
	clrn => \button_rst~input_o\,
	sload => VCC,
	ena => \instance_ADC2|reg_cmd[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_cmd\(1));

-- Location: LABCELL_X41_Y4_N24
\instance_ADC2|reg_cmd~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|reg_cmd~4_combout\ = ( !\instance_ADC2|CurrentState.mesure_faite~q\ & ( \instance_ADC2|reg_cmd\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_reg_cmd\(1),
	dataf => \instance_ADC2|ALT_INV_CurrentState.mesure_faite~q\,
	combout => \instance_ADC2|reg_cmd~4_combout\);

-- Location: FF_X41_Y4_N25
\instance_ADC2|reg_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|reg_cmd~4_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_ADC2|reg_cmd[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_cmd\(2));

-- Location: LABCELL_X41_Y4_N21
\instance_ADC2|reg_cmd~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|reg_cmd~3_combout\ = ( \instance_ADC2|reg_cmd\(2) & ( !\instance_ADC2|CurrentState.mesure_faite~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_CurrentState.mesure_faite~q\,
	dataf => \instance_ADC2|ALT_INV_reg_cmd\(2),
	combout => \instance_ADC2|reg_cmd~3_combout\);

-- Location: FF_X41_Y4_N23
\instance_ADC2|reg_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|reg_cmd~3_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_ADC2|reg_cmd[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_cmd\(3));

-- Location: LABCELL_X41_Y4_N12
\instance_ADC2|reg_cmd~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|reg_cmd~1_combout\ = ( !\instance_ADC2|CurrentState.mesure_faite~q\ & ( \instance_ADC2|reg_cmd\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instance_ADC2|ALT_INV_reg_cmd\(3),
	dataf => \instance_ADC2|ALT_INV_CurrentState.mesure_faite~q\,
	combout => \instance_ADC2|reg_cmd~1_combout\);

-- Location: FF_X41_Y4_N13
\instance_ADC2|reg_cmd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|reg_cmd~1_combout\,
	clrn => \button_rst~input_o\,
	ena => \instance_ADC2|reg_cmd[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_cmd\(4));

-- Location: LABCELL_X41_Y4_N42
\instance_ADC2|reg_cmd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \instance_ADC2|reg_cmd~0_combout\ = ( \instance_ADC2|reg_cmd\(5) & ( \instance_ADC2|reg_cmd\(4) ) ) # ( !\instance_ADC2|reg_cmd\(5) & ( \instance_ADC2|reg_cmd\(4) & ( (\instance_ADC2|CurrentState.mesure_faite~q\) # (\instance_ADC2|CurrentState.trame~q\) ) 
-- ) ) # ( \instance_ADC2|reg_cmd\(5) & ( !\instance_ADC2|reg_cmd\(4) & ( (!\instance_ADC2|CurrentState.trame~q\) # (\instance_ADC2|CurrentState.mesure_faite~q\) ) ) ) # ( !\instance_ADC2|reg_cmd\(5) & ( !\instance_ADC2|reg_cmd\(4) & ( 
-- \instance_ADC2|CurrentState.mesure_faite~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111110011111100111100111111001111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instance_ADC2|ALT_INV_CurrentState.trame~q\,
	datac => \instance_ADC2|ALT_INV_CurrentState.mesure_faite~q\,
	datae => \instance_ADC2|ALT_INV_reg_cmd\(5),
	dataf => \instance_ADC2|ALT_INV_reg_cmd\(4),
	combout => \instance_ADC2|reg_cmd~0_combout\);

-- Location: FF_X41_Y4_N43
\instance_ADC2|reg_cmd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \instance_ADC2|reg_cmd~0_combout\,
	clrn => \button_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instance_ADC2|reg_cmd\(5));

-- Location: IOIBUF_X38_Y0_N35
\SCL~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SCL,
	o => \SCL~input_o\);

-- Location: IOIBUF_X36_Y0_N52
\SDA~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDA,
	o => \SDA~input_o\);

-- Location: LABCELL_X9_Y58_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


