# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Decoder_3x8.srcs/sources_1/new/Decoder_3x8.vhd" \
"../../../../Decoder_3x8.srcs/sim_1/new/Tb_Decoder_3x8.vhd" \

# Do not sort compile order
nosort
