#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov 23 21:14:02 2021
# Process ID: 15603
# Current directory: /home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.runs/myproject_kernel_bd_myproject_axi_0_0_synth_1
# Command line: vivado -log myproject_kernel_bd_myproject_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source myproject_kernel_bd_myproject_axi_0_0.tcl
# Log file: /home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.runs/myproject_kernel_bd_myproject_axi_0_0_synth_1/myproject_kernel_bd_myproject_axi_0_0.vds
# Journal file: /home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.runs/myproject_kernel_bd_myproject_axi_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source myproject_kernel_bd_myproject_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabri-bot/University/Git_hub/ALVEO_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top myproject_kernel_bd_myproject_axi_0_0 -part xcu50-fsvh2104-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15771
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3012.281 ; gain = 144.715 ; free physical = 3797 ; free virtual = 8072
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myproject_kernel_bd_myproject_axi_0_0' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ip/myproject_kernel_bd_myproject_axi_0_0/synth/myproject_kernel_bd_myproject_axi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc406' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/Loop_1_proc406.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_fpext_32ns_64_2_1' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/myproject_axi_fpext_32ns_64_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_ap_fpext_0_no_dsp_32' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_PART bound to: xcu50-fsvh2104-2L-e - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_ap_fpext_0_no_dsp_32' (11#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_fpext_32ns_64_2_1' (12#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/myproject_axi_fpext_32ns_64_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (13#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (14#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (15#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (15#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (15#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (15#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/Loop_1_proc406.v:487]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/Loop_1_proc406.v:489]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/Loop_1_proc406.v:491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/Loop_1_proc406.v:493]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/Loop_1_proc406.v:495]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/Loop_1_proc406.v:497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/Loop_1_proc406.v:515]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc406' (16#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/Loop_1_proc406.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_16u_config2_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_1u_config2_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_ufixed_1u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb_core' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb_core' (17#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb' (18#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_1u_config2_s' (19#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_ufixed_1u_config2_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config2_s.v:1009]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config2_s.v:1011]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_16u_config2_s' (20#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'linear_array_array_ap_fixed_16u_linear_config3_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/linear_array_array_ap_fixed_16u_linear_config3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'linear_array_array_ap_fixed_16u_linear_config3_s' (21#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/linear_array_array_ap_fixed_16u_linear_config3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_16u_relu_config4_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:1950]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_16u_relu_config4_s' (22#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16u_config5_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config5_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config5_s_line_buffedEe' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config5_s_line_buffedEe.v:49]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config5_s_line_buffedEe_core' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config5_s_line_buffedEe.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config5_s_line_buffedEe_core' (23#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config5_s_line_buffedEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config5_s_line_buffedEe' (24#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config5_s_line_buffedEe.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config5_s' (25#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config5_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1828]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1872]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16u_config5_s' (26#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_16u_config6_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config6_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde.v:49]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde_core' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde_core' (27#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde' (28#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config6_s' (29#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config6_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_16u_config6_s' (30#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'linear_array_array_ap_fixed_16u_linear_config7_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/linear_array_array_ap_fixed_16u_linear_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'linear_array_array_ap_fixed_16u_linear_config7_s' (31#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/linear_array_array_ap_fixed_16u_linear_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_16u_relu_config8_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_16u_relu_config8_s' (32#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16u_config9_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config9_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config9_s_line_buffeZio' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config9_s_line_buffeZio.v:49]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 11 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config9_s_line_buffeZio_core' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config9_s_line_buffeZio.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config9_s_line_buffeZio_core' (33#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config9_s_line_buffeZio.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config9_s_line_buffeZio' (34#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config9_s_line_buffeZio.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config9_s' (35#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config9_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16u_config9_s' (36#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_array_ap_fixed_12_6_5_3_0_10u_config11_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_array_array_ap_fixed_12_6_5_3_0_10u_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00010 
	Parameter ap_ST_fsm_state4 bound to: 5'b00100 
	Parameter ap_ST_fsm_state5 bound to: 5'b01000 
	Parameter ap_ST_fsm_state6 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V.v:39]
	Parameter DataWidth bound to: 9986 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V.v:6]
	Parameter DWIDTH bound to: 9986 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom.dat' is read successfully [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom' (37#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V' (38#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V.v:39]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s' (39#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_array_ap_fixed_12_6_5_3_0_10u_config11_s' (40#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_array_array_ap_fixed_12_6_5_3_0_10u_config11_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'linear_array_array_ap_fixed_10u_linear_config12_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/linear_array_array_ap_fixed_10u_linear_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'linear_array_array_ap_fixed_10u_linear_config12_s' (41#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/linear_array_array_ap_fixed_10u_linear_config12_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'softmax_array_array_ap_fixed_10u_softmax_config13_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_array_array_ap_fixed_10u_softmax_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_softmax_config13_s' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_softmax_config13_s_exp_table1' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:164]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_softmax_config13_s_exp_table1_rom' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_softmax_config13_s_exp_table1_rom.dat' is read successfully [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:52]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_softmax_config13_s_exp_table1_rom.dat' is read successfully [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:53]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_softmax_config13_s_exp_table1_rom.dat' is read successfully [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:54]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_softmax_config13_s_exp_table1_rom.dat' is read successfully [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:55]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_softmax_config13_s_exp_table1_rom.dat' is read successfully [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:56]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_softmax_config13_s_exp_table1_rom' (42#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_softmax_config13_s_exp_table1' (43#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:164]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_softmax_config13_s_invert_table2' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s_invert_table2.v:39]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_softmax_config13_s_invert_table2_rom' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s_invert_table2.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_softmax_config13_s_invert_table2_rom.dat' is read successfully [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s_invert_table2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_softmax_config13_s_invert_table2_rom' (44#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s_invert_table2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_softmax_config13_s_invert_table2' (45#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s_invert_table2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_softmax_config13_s' (46#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_stable_array_array_softmax_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'softmax_array_array_ap_fixed_10u_softmax_config13_s' (47#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/softmax_array_array_ap_fixed_10u_softmax_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d676_A' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w12_d676_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 676 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d676_A' (48#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w12_d676_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d676_A' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w3_d676_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 676 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d676_A' (49#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w3_d676_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d169_A' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w3_d169_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 9'b010101001 
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d169_A_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w3_d169_A.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 9'b010101001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d169_A_shiftReg' (50#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w3_d169_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d169_A' (51#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w3_d169_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d121_A' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w12_d121_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 121 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d121_A' (52#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w12_d121_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d121_A' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w3_d121_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b01111001 
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d121_A_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w3_d121_A.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b01111001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d121_A_shiftReg' (53#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w3_d121_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d121_A' (54#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w3_d121_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d25_A' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w3_d25_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011001 
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d25_A_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w3_d25_A.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d25_A_shiftReg' (55#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w3_d25_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d25_A' (56#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w3_d25_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d1_A' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w12_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d1_A_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w12_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d1_A_shiftReg' (57#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w12_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d1_A' (58#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w12_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config3_U0' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config3_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config3_U0_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config3_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config3_U0_shiftReg' (59#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config3_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config3_U0' (60#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config3_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config4_U0' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config4_U0_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config4_U0_shiftReg' (61#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config4_U0' (62#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0_shiftReg' (63#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0' (64#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0_shiftReg' (65#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0' (66#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config7_U0' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config7_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config7_U0_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config7_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config7_U0_shiftReg' (67#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config7_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config7_U0' (68#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config7_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config8_U0' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config8_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config8_U0_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config8_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config8_U0_shiftReg' (69#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config8_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config8_U0' (70#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config8_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0_shiftReg' (71#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0' (72#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk_shiftReg' (73#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk' (74#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_linear_array_array_ap_fixed_10u_linear_config12bgk' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_linear_array_array_ap_fixed_10u_linear_config12bgk.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_linear_array_array_ap_fixed_10u_linear_config12bgk_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_linear_array_array_ap_fixed_10u_linear_config12bgk.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_linear_array_array_ap_fixed_10u_linear_config12bgk_shiftReg' (75#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_linear_array_array_ap_fixed_10u_linear_config12bgk.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_linear_array_array_ap_fixed_10u_linear_config12bgk' (76#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_linear_array_array_ap_fixed_10u_linear_config12bgk.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl_shiftReg' (77#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl' (78#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (79#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_myproject_axi_exit36_proc' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/Block_myproject_axi_exit36_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Block_myproject_axi_exit36_proc' (80#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/Block_myproject_axi_exit36_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_2_proc' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/Loop_2_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_104_16_1_1' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/myproject_axi_mux_104_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_104_16_1_1' (81#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/myproject_axi_mux_104_16_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Loop_2_proc' (82#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/Loop_2_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d784_A' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w8_d784_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d784_A' (83#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w8_d784_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w1_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w1_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A_shiftReg' (84#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w1_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A' (85#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w1_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d10_A' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w16_d10_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d10_A_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w16_d10_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d10_A_shiftReg' (86#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w16_d10_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d10_A' (87#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w16_d10_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w16_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w16_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (88#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (89#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/fifo_w16_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_myproject_U0' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_myproject_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_myproject_U0_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_myproject_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_myproject_U0_shiftReg' (90#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_myproject_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_myproject_U0' (91#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_myproject_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_myproject_axi_exit36_proc_U0' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_Block_myproject_axi_exit36_proc_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_myproject_axi_exit36_proc_U0_shiftReg' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_Block_myproject_axi_exit36_proc_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_myproject_axi_exit36_proc_U0_shiftReg' (92#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_Block_myproject_axi_exit36_proc_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_myproject_axi_exit36_proc_U0' (93#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/start_for_Block_myproject_axi_exit36_proc_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi' (94#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6155] done synthesizing module 'myproject_kernel_bd_myproject_axi_0_0' (95#1) [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ip/myproject_kernel_bd_myproject_axi_0_0/synth/myproject_kernel_bd_myproject_axi_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:34 ; elapsed = 00:02:40 . Memory (MB): peak = 4636.062 ; gain = 1768.496 ; free physical = 7166 ; free virtual = 11444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:37 ; elapsed = 00:02:43 . Memory (MB): peak = 4636.062 ; gain = 1768.496 ; free physical = 7220 ; free virtual = 11498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:37 ; elapsed = 00:02:43 . Memory (MB): peak = 4636.062 ; gain = 1768.496 ; free physical = 7220 ; free virtual = 11498
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.59 . Memory (MB): peak = 4636.062 ; gain = 0.000 ; free physical = 7136 ; free virtual = 11414
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ip/myproject_kernel_bd_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ip/myproject_kernel_bd_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.runs/myproject_kernel_bd_myproject_axi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.runs/myproject_kernel_bd_myproject_axi_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4700.094 ; gain = 0.000 ; free physical = 6955 ; free virtual = 11233
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4700.094 ; gain = 0.000 ; free physical = 6946 ; free virtual = 11225
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:53 ; elapsed = 00:02:58 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 7201 ; free virtual = 11479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:53 ; elapsed = 00:02:58 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 7200 ; free virtual = 11479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.runs/myproject_kernel_bd_myproject_axi_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:53 ; elapsed = 00:02:58 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 7199 ; free virtual = 11477
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w12_d676_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "fifo_w12_d676_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w3_d676_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "fifo_w3_d676_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w12_d121_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "fifo_w12_d121_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w8_d784_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "fifo_w8_d784_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:23 ; elapsed = 00:03:29 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 331 ; free virtual = 4573
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc406_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc406_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc406_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc406_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc406_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc406_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/in_local_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/in_local_V_data_0_V_U/mem_reg"
INFO: [Synth 8-4471] merging register 'select_ln76_33_reg_106058_reg[2:0]' into 'select_ln76_33_reg_106058_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29289]
INFO: [Synth 8-4471] merging register 'select_ln76_32_reg_106048_reg[2:0]' into 'select_ln76_32_reg_106048_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29288]
INFO: [Synth 8-4471] merging register 'sext_ln1116_99_reg_106313_reg[2:0]' into 'sext_ln1116_99_reg_106313_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29328]
INFO: [Synth 8-4471] merging register 'select_ln76_6_reg_105952_reg[2:0]' into 'select_ln76_6_reg_105952_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29294]
INFO: [Synth 8-4471] merging register 'sext_ln1116_99_reg_106313_reg[2:0]' into 'sext_ln1116_99_reg_106313_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29328]
INFO: [Synth 8-4471] merging register 'sext_ln1116_102_reg_106331_reg[2:0]' into 'sext_ln1116_102_reg_106331_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29296]
INFO: [Synth 8-4471] merging register 'sext_ln1116_93_reg_106277_reg[2:0]' into 'sext_ln1116_93_reg_106277_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29326]
INFO: [Synth 8-4471] merging register 'sext_ln1116_102_reg_106331_reg[2:0]' into 'sext_ln1116_102_reg_106331_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29296]
INFO: [Synth 8-4471] merging register 'sext_ln1116_99_reg_106313_reg[2:0]' into 'sext_ln1116_99_reg_106313_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29328]
INFO: [Synth 8-4471] merging register 'sext_ln1116_93_reg_106277_reg[2:0]' into 'sext_ln1116_93_reg_106277_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29326]
INFO: [Synth 8-4471] merging register 'sext_ln1116_90_reg_106259_reg[2:0]' into 'sext_ln1116_90_reg_106259_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29325]
INFO: [Synth 8-4471] merging register 'select_ln76_32_reg_106048_reg[2:0]' into 'select_ln76_32_reg_106048_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29288]
INFO: [Synth 8-4471] merging register 'select_ln76_31_reg_106038_reg[2:0]' into 'select_ln76_31_reg_106038_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29287]
INFO: [Synth 8-4471] merging register 'select_ln76_33_reg_106058_reg[2:0]' into 'select_ln76_33_reg_106058_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29289]
INFO: [Synth 8-4471] merging register 'select_ln76_35_reg_106078_reg[2:0]' into 'select_ln76_35_reg_106078_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29291]
INFO: [Synth 8-4471] merging register 'select_ln76_34_reg_106068_reg[2:0]' into 'select_ln76_34_reg_106068_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29290]
INFO: [Synth 8-4471] merging register 'select_ln76_36_reg_106088_reg[2:0]' into 'select_ln76_36_reg_106088_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29292]
INFO: [Synth 8-4471] merging register 'sext_ln1116_96_reg_106295_reg[2:0]' into 'sext_ln1116_96_reg_106295_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29327]
INFO: [Synth 8-4471] merging register 'sext_ln1116_99_reg_106313_reg[2:0]' into 'sext_ln1116_99_reg_106313_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29328]
INFO: [Synth 8-4471] merging register 'sext_ln1116_102_reg_106331_reg[2:0]' into 'sext_ln1116_102_reg_106331_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29296]
INFO: [Synth 8-4471] merging register 'sext_ln1116_93_reg_106277_reg[2:0]' into 'sext_ln1116_93_reg_106277_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29326]
INFO: [Synth 8-4471] merging register 'sext_ln1116_99_reg_106313_reg[2:0]' into 'sext_ln1116_99_reg_106313_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29328]
INFO: [Synth 8-4471] merging register 'sext_ln1116_102_reg_106331_reg[2:0]' into 'sext_ln1116_102_reg_106331_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29296]
INFO: [Synth 8-4471] merging register 'select_ln76_32_reg_106048_reg[2:0]' into 'select_ln76_32_reg_106048_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29288]
INFO: [Synth 8-4471] merging register 'select_ln76_33_reg_106058_reg[2:0]' into 'select_ln76_33_reg_106058_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29289]
INFO: [Synth 8-4471] merging register 'sext_ln1116_93_reg_106277_reg[2:0]' into 'sext_ln1116_93_reg_106277_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29326]
INFO: [Synth 8-4471] merging register 'sext_ln1116_90_reg_106259_reg[2:0]' into 'sext_ln1116_90_reg_106259_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29325]
INFO: [Synth 8-4471] merging register 'sext_ln1116_90_reg_106259_reg[2:0]' into 'sext_ln1116_90_reg_106259_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29325]
INFO: [Synth 8-4471] merging register 'sext_ln1116_96_reg_106295_reg[2:0]' into 'sext_ln1116_96_reg_106295_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29327]
INFO: [Synth 8-4471] merging register 'select_ln76_31_reg_106038_reg[2:0]' into 'select_ln76_31_reg_106038_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29287]
INFO: [Synth 8-4471] merging register 'select_ln76_33_reg_106058_reg[2:0]' into 'select_ln76_33_reg_106058_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29289]
INFO: [Synth 8-4471] merging register 'select_ln76_32_reg_106048_reg[2:0]' into 'select_ln76_32_reg_106048_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29288]
INFO: [Synth 8-4471] merging register 'sext_ln1116_37_reg_106025_reg[2:0]' into 'sext_ln1116_37_reg_106025_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29317]
INFO: [Synth 8-4471] merging register 'select_ln76_35_reg_106078_reg[2:0]' into 'select_ln76_35_reg_106078_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29291]
INFO: [Synth 8-4471] merging register 'select_ln76_36_reg_106088_reg[2:0]' into 'select_ln76_36_reg_106088_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29292]
INFO: [Synth 8-4471] merging register 'select_ln76_34_reg_106068_reg[2:0]' into 'select_ln76_34_reg_106068_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29290]
INFO: [Synth 8-4471] merging register 'select_ln76_12_reg_105972_reg[2:0]' into 'select_ln76_12_reg_105972_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29279]
INFO: [Synth 8-4471] merging register 'select_ln76_9_reg_105962_reg[2:0]' into 'select_ln76_9_reg_105962_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29295]
INFO: [Synth 8-4471] merging register 'sext_ln1116_37_reg_106025_reg[2:0]' into 'sext_ln1116_37_reg_106025_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29317]
INFO: [Synth 8-4471] merging register 'select_ln76_32_reg_106048_reg[2:0]' into 'select_ln76_32_reg_106048_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29288]
INFO: [Synth 8-4471] merging register 'sext_ln1116_149_reg_106543_reg[2:0]' into 'sext_ln1116_149_reg_106543_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29305]
INFO: [Synth 8-4471] merging register 'sext_ln1116_96_reg_106295_reg[2:0]' into 'sext_ln1116_96_reg_106295_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29327]
INFO: [Synth 8-4471] merging register 'sext_ln1116_34_reg_106007_reg[2:0]' into 'sext_ln1116_34_reg_106007_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29316]
INFO: [Synth 8-4471] merging register 'select_ln76_31_reg_106038_reg[2:0]' into 'select_ln76_31_reg_106038_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29287]
INFO: [Synth 8-4471] merging register 'select_ln76_33_reg_106058_reg[2:0]' into 'select_ln76_33_reg_106058_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29289]
INFO: [Synth 8-4471] merging register 'select_ln76_32_reg_106048_reg[2:0]' into 'select_ln76_32_reg_106048_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29288]
INFO: [Synth 8-4471] merging register 'sext_ln1116_37_reg_106025_reg[2:0]' into 'sext_ln1116_37_reg_106025_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29317]
INFO: [Synth 8-4471] merging register 'select_ln76_34_reg_106068_reg[2:0]' into 'select_ln76_34_reg_106068_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29290]
INFO: [Synth 8-4471] merging register 'select_ln76_36_reg_106088_reg[2:0]' into 'select_ln76_36_reg_106088_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29292]
INFO: [Synth 8-4471] merging register 'select_ln76_35_reg_106078_reg[2:0]' into 'select_ln76_35_reg_106078_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29291]
INFO: [Synth 8-4471] merging register 'sext_ln1116_96_reg_106295_reg[2:0]' into 'sext_ln1116_96_reg_106295_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29327]
INFO: [Synth 8-4471] merging register 'sext_ln1116_90_reg_106259_reg[2:0]' into 'sext_ln1116_90_reg_106259_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29325]
INFO: [Synth 8-4471] merging register 'sext_ln1116_93_reg_106277_reg[2:0]' into 'sext_ln1116_93_reg_106277_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29326]
INFO: [Synth 8-4471] merging register 'sext_ln1116_102_reg_106331_reg[2:0]' into 'sext_ln1116_102_reg_106331_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29296]
INFO: [Synth 8-4471] merging register 'sext_ln1116_99_reg_106313_reg[2:0]' into 'sext_ln1116_99_reg_106313_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29328]
INFO: [Synth 8-4471] merging register 'select_ln76_33_reg_106058_reg[2:0]' into 'select_ln76_33_reg_106058_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29289]
INFO: [Synth 8-4471] merging register 'select_ln76_31_reg_106038_reg[2:0]' into 'select_ln76_31_reg_106038_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29287]
INFO: [Synth 8-4471] merging register 'sext_ln1116_146_reg_106525_reg[2:0]' into 'sext_ln1116_146_reg_106525_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29304]
INFO: [Synth 8-4471] merging register 'select_ln76_32_reg_106048_reg[2:0]' into 'select_ln76_32_reg_106048_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29288]
INFO: [Synth 8-4471] merging register 'select_ln76_33_reg_106058_reg[2:0]' into 'select_ln76_33_reg_106058_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29289]
INFO: [Synth 8-4471] merging register 'select_ln76_143_reg_106556_reg[2:0]' into 'select_ln76_143_reg_106556_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29284]
INFO: [Synth 8-4471] merging register 'select_ln76_6_reg_105952_reg[2:0]' into 'select_ln76_6_reg_105952_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29294]
INFO: [Synth 8-4471] merging register 'sext_ln1116_34_reg_106007_reg[2:0]' into 'sext_ln1116_34_reg_106007_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29316]
INFO: [Synth 8-4471] merging register 'sext_ln1116_34_reg_106007_reg[2:0]' into 'sext_ln1116_34_reg_106007_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29316]
INFO: [Synth 8-4471] merging register 'sext_ln1116_99_reg_106313_reg[2:0]' into 'sext_ln1116_99_reg_106313_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29328]
INFO: [Synth 8-4471] merging register 'sext_ln1116_102_reg_106331_reg[2:0]' into 'sext_ln1116_102_reg_106331_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29296]
INFO: [Synth 8-4471] merging register 'sext_ln1116_93_reg_106277_reg[2:0]' into 'sext_ln1116_93_reg_106277_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29326]
INFO: [Synth 8-4471] merging register 'select_ln76_31_reg_106038_reg[2:0]' into 'select_ln76_31_reg_106038_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29287]
INFO: [Synth 8-4471] merging register 'sext_ln1116_34_reg_106007_reg[2:0]' into 'sext_ln1116_34_reg_106007_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29316]
INFO: [Synth 8-4471] merging register 'select_ln76_33_reg_106058_reg[2:0]' into 'select_ln76_33_reg_106058_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29289]
INFO: [Synth 8-4471] merging register 'select_ln76_32_reg_106048_reg[2:0]' into 'select_ln76_32_reg_106048_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29288]
INFO: [Synth 8-4471] merging register 'sext_ln1116_99_reg_106313_reg[2:0]' into 'sext_ln1116_99_reg_106313_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29328]
INFO: [Synth 8-4471] merging register 'sext_ln1116_90_reg_106259_reg[2:0]' into 'sext_ln1116_90_reg_106259_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29325]
INFO: [Synth 8-4471] merging register 'sext_ln1116_96_reg_106295_reg[2:0]' into 'sext_ln1116_96_reg_106295_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29327]
INFO: [Synth 8-4471] merging register 'sext_ln1116_37_reg_106025_reg[2:0]' into 'sext_ln1116_37_reg_106025_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29317]
INFO: [Synth 8-4471] merging register 'sext_ln1116_90_reg_106259_reg[2:0]' into 'sext_ln1116_90_reg_106259_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29325]
INFO: [Synth 8-4471] merging register 'select_ln76_34_reg_106068_reg[2:0]' into 'select_ln76_34_reg_106068_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29290]
INFO: [Synth 8-4471] merging register 'select_ln76_36_reg_106088_reg[2:0]' into 'select_ln76_36_reg_106088_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29292]
INFO: [Synth 8-4471] merging register 'select_ln76_35_reg_106078_reg[2:0]' into 'select_ln76_35_reg_106078_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29291]
INFO: [Synth 8-4471] merging register 'select_ln76_33_reg_106058_reg[2:0]' into 'select_ln76_33_reg_106058_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29289]
INFO: [Synth 8-4471] merging register 'select_ln76_32_reg_106048_reg[2:0]' into 'select_ln76_32_reg_106048_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29288]
INFO: [Synth 8-4471] merging register 'select_ln76_9_reg_105962_reg[2:0]' into 'select_ln76_9_reg_105962_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29295]
INFO: [Synth 8-4471] merging register 'select_ln76_35_reg_106078_reg[2:0]' into 'select_ln76_35_reg_106078_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29291]
INFO: [Synth 8-4471] merging register 'select_ln76_36_reg_106088_reg[2:0]' into 'select_ln76_36_reg_106088_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29292]
INFO: [Synth 8-4471] merging register 'select_ln76_34_reg_106068_reg[2:0]' into 'select_ln76_34_reg_106068_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29290]
INFO: [Synth 8-4471] merging register 'sext_ln1116_96_reg_106295_reg[2:0]' into 'sext_ln1116_96_reg_106295_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29327]
INFO: [Synth 8-4471] merging register 'sext_ln1116_96_reg_106295_reg[2:0]' into 'sext_ln1116_96_reg_106295_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29327]
INFO: [Synth 8-4471] merging register 'sext_ln1116_90_reg_106259_reg[2:0]' into 'sext_ln1116_90_reg_106259_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29325]
INFO: [Synth 8-4471] merging register 'sext_ln1116_93_reg_106277_reg[2:0]' into 'sext_ln1116_93_reg_106277_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29326]
INFO: [Synth 8-4471] merging register 'sext_ln1116_102_reg_106331_reg[2:0]' into 'sext_ln1116_102_reg_106331_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29296]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[454] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7451] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7452] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7453] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7454] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7455] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7457] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7458] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7459] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7460] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7461] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7462] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7463] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7490] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7492] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7493] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7494] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7495] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7498] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7499] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7487] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7377] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7378] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7379] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7380] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7381] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7382] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7388] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7389] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7435] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7436] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7437] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7438] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7439] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7445] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7446] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7449] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7405] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7407] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7411] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7412] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7413] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7414] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7415] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7417] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7390] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7391] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7392] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7393] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7394] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7395] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7396] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7397] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7398] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7399] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7401] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7402] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7403] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7404] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7420] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7421] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7422] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7423] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7424] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7425] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7426] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7427] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7428] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7429] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7432] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7433] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7434] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7465] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7466] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7467] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7468] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7469] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7470] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7471] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7473] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'add_ln703_1500_reg_111516_reg[4]' (FDE) to 'add_ln703_1500_reg_111516_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1500_reg_111516_reg[5]' (FDE) to 'add_ln703_1500_reg_111516_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1500_reg_111516_reg[6]' (FDE) to 'add_ln703_1500_reg_111516_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1500_reg_111516_reg[7]' (FDE) to 'add_ln703_1500_reg_111516_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1500_reg_111516_reg[8]' (FDE) to 'add_ln703_1500_reg_111516_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1492_reg_111496_reg[8]' (FDE) to 'add_ln703_1492_reg_111496_reg[9]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_84_reg_106244_reg[2]' (FDE) to 'mul_ln1118_84_reg_106244_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_84_reg_106244_reg[3]' (FDE) to 'mul_ln1118_84_reg_106244_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_84_reg_106244_reg[4]' (FDE) to 'mul_ln1118_84_reg_106244_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_84_reg_106244_reg[5]' (FDE) to 'mul_ln1118_84_reg_106244_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_84_reg_106244_reg[6]' (FDE) to 'mul_ln1118_84_reg_106244_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_81_reg_106891_reg[8]' (FDE) to 'add_ln703_81_reg_106891_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_686_reg_108866_reg[7]' (FDE) to 'add_ln703_686_reg_108866_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_686_reg_108866_reg[8]' (FDE) to 'add_ln703_686_reg_108866_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_683_reg_108861_reg[8]' (FDE) to 'add_ln703_683_reg_108861_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1507_reg_111521_reg[8]' (FDE) to 'add_ln703_1507_reg_111521_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1010_reg_110046_reg[8]' (FDE) to 'add_ln703_1010_reg_110046_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_507_reg_108246_reg[4]' (FDE) to 'add_ln703_507_reg_108246_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_507_reg_108246_reg[5]' (FDE) to 'add_ln703_507_reg_108246_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_507_reg_108246_reg[6]' (FDE) to 'add_ln703_507_reg_108246_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_507_reg_108246_reg[7]' (FDE) to 'add_ln703_507_reg_108246_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_507_reg_108246_reg[8]' (FDE) to 'add_ln703_507_reg_108246_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_900_reg_109551_reg[8]' (FDE) to 'add_ln703_900_reg_109551_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_899_reg_109546_reg[8]' (FDE) to 'add_ln703_899_reg_109546_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_881_reg_109511_reg[8]' (FDE) to 'add_ln703_881_reg_109511_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_886_reg_109521_reg[8]' (FDE) to 'add_ln703_886_reg_109521_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_897_reg_109541_reg[8]' (FDE) to 'add_ln703_897_reg_109541_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1738_reg_112231_reg[8]' (FDE) to 'add_ln703_1738_reg_112231_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_107_reg_106936_reg[5]' (FDE) to 'add_ln703_107_reg_106936_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_107_reg_106936_reg[6]' (FDE) to 'add_ln703_107_reg_106936_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_107_reg_106936_reg[7]' (FDE) to 'add_ln703_107_reg_106936_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_107_reg_106936_reg[8]' (FDE) to 'add_ln703_107_reg_106936_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_632_reg_108776_reg[8]' (FDE) to 'add_ln703_632_reg_108776_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_413_reg_108086_reg[7]' (FDE) to 'add_ln703_413_reg_108086_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_413_reg_108086_reg[8]' (FDE) to 'add_ln703_413_reg_108086_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1275_reg_110811_reg[8]' (FDE) to 'add_ln703_1275_reg_110811_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1107_reg_110211_reg[3]' (FDE) to 'add_ln703_1107_reg_110211_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1107_reg_110211_reg[4]' (FDE) to 'add_ln703_1107_reg_110211_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1107_reg_110211_reg[5]' (FDE) to 'add_ln703_1107_reg_110211_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1107_reg_110211_reg[6]' (FDE) to 'add_ln703_1107_reg_110211_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1107_reg_110211_reg[7]' (FDE) to 'add_ln703_1107_reg_110211_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1107_reg_110211_reg[8]' (FDE) to 'add_ln703_1107_reg_110211_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1342_reg_110926_reg[8]' (FDE) to 'add_ln703_1342_reg_110926_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1350_reg_110946_reg[8]' (FDE) to 'add_ln703_1350_reg_110946_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_475_reg_108191_reg[8]' (FDE) to 'add_ln703_475_reg_108191_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1683_reg_112136_reg[5]' (FDE) to 'add_ln703_1683_reg_112136_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1683_reg_112136_reg[6]' (FDE) to 'add_ln703_1683_reg_112136_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1683_reg_112136_reg[7]' (FDE) to 'add_ln703_1683_reg_112136_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1683_reg_112136_reg[8]' (FDE) to 'add_ln703_1683_reg_112136_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1686_reg_112141_reg[8]' (FDE) to 'add_ln703_1686_reg_112141_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1645_reg_112066_reg[8]' (FDE) to 'add_ln703_1645_reg_112066_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_138_reg_106991_reg[8]' (FDE) to 'add_ln703_138_reg_106991_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1676_reg_112126_reg[8]' (FDE) to 'add_ln703_1676_reg_112126_reg[9]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_309_reg_107271_reg[6]' (FDE) to 'mul_ln1118_309_reg_107271_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1281_reg_110821_reg[8]' (FDE) to 'add_ln703_1281_reg_110821_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_150_reg_107016_reg[8]' (FDE) to 'add_ln703_150_reg_107016_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_144_reg_107001_reg[7]' (FDE) to 'add_ln703_144_reg_107001_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_144_reg_107001_reg[8]' (FDE) to 'add_ln703_144_reg_107001_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_707_reg_108901_reg[8]' (FDE) to 'add_ln703_707_reg_108901_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_86_reg_106901_reg[8]' (FDE) to 'add_ln703_86_reg_106901_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_499_reg_108236_reg[8]' (FDE) to 'add_ln703_499_reg_108236_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_481_reg_108201_reg[8]' (FDE) to 'add_ln703_481_reg_108201_reg[9]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1287_reg_110516_reg[6]' (FDE) to 'mul_ln1118_1287_reg_110516_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_62_reg_106856_reg[8]' (FDE) to 'add_ln703_62_reg_106856_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1887_reg_112831_reg[8]' (FDE) to 'add_ln703_1887_reg_112831_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1882_reg_112821_reg[1]' (FDE) to 'add_ln703_1083_reg_110171_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1882_reg_112821_reg[8]' (FDE) to 'add_ln703_1882_reg_112821_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1081_reg_110166_reg[7]' (FDE) to 'add_ln703_1081_reg_110166_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1081_reg_110166_reg[8]' (FDE) to 'add_ln703_1081_reg_110166_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1850_reg_112766_reg[8]' (FDE) to 'add_ln703_1850_reg_112766_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1300_reg_110861_reg[8]' (FDE) to 'add_ln703_1300_reg_110861_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1086_reg_110176_reg[8]' (FDE) to 'add_ln703_1086_reg_110176_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1083_reg_110171_reg[8]' (FDE) to 'add_ln703_1083_reg_110171_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1088_reg_110181_reg[8]' (FDE) to 'add_ln703_1088_reg_110181_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_294_reg_107571_reg[4]' (FDE) to 'add_ln703_294_reg_107571_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_294_reg_107571_reg[5]' (FDE) to 'add_ln703_294_reg_107571_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_294_reg_107571_reg[6]' (FDE) to 'add_ln703_294_reg_107571_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_294_reg_107571_reg[7]' (FDE) to 'add_ln703_294_reg_107571_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_294_reg_107571_reg[8]' (FDE) to 'add_ln703_294_reg_107571_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1227_reg_110736_reg[8]' (FDE) to 'add_ln703_1227_reg_110736_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1906_reg_112861_reg[8]' (FDE) to 'add_ln703_1906_reg_112861_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1813_reg_112711_reg[8]' (FDE) to 'add_ln703_1813_reg_112711_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_32_reg_106811_reg[8]' (FDE) to 'add_ln703_32_reg_106811_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1338_reg_110921_reg[8]' (FDE) to 'add_ln703_1338_reg_110921_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_688_reg_108871_reg[8]' (FDE) to 'add_ln703_688_reg_108871_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_832_reg_109431_reg[8]' (FDE) to 'add_ln703_832_reg_109431_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_76_reg_106886_reg[8]' (FDE) to 'add_ln703_76_reg_106886_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_88_reg_106906_reg[8]' (FDE) to 'add_ln703_88_reg_106906_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_219_reg_107441_reg[6]' (FDE) to 'add_ln703_219_reg_107441_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_219_reg_107441_reg[7]' (FDE) to 'add_ln703_219_reg_107441_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1276_reg_110816_reg[8]' (FDE) to 'add_ln703_1276_reg_110816_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1645_reg_112066_reg[5]' (FDE) to 'add_ln703_1645_reg_112066_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1645_reg_112066_reg[6]' (FDE) to 'add_ln703_1645_reg_112066_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1645_reg_112066_reg[7]' (FDE) to 'add_ln703_1645_reg_112066_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_492_reg_108221_reg[8]' (FDE) to 'add_ln703_492_reg_108221_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1088_reg_110181_reg[7]' (FDE) to 'add_ln703_1088_reg_110181_reg[9]'
INFO: [Synth 8-4471] merging register 'sext_ln1116_121_reg_106395_reg[2:0]' into 'sext_ln1116_121_reg_106395_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29299]
INFO: [Synth 8-4471] merging register 'sext_ln1116_115_reg_106359_reg[2:0]' into 'sext_ln1116_115_reg_106359_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29297]
INFO: [Synth 8-4471] merging register 'sext_ln1116_118_reg_106377_reg[2:0]' into 'sext_ln1116_118_reg_106377_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29298]
INFO: [Synth 8-4471] merging register 'sext_ln1116_127_reg_106431_reg[2:0]' into 'sext_ln1116_127_reg_106431_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29301]
INFO: [Synth 8-4471] merging register 'sext_ln1116_124_reg_106413_reg[2:0]' into 'sext_ln1116_124_reg_106413_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29300]
INFO: [Synth 8-4471] merging register 'select_ln76_134_reg_106510_reg[2:0]' into 'select_ln76_134_reg_106510_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29283]
INFO: [Synth 8-4471] merging register 'sext_ln1116_137_reg_106467_reg[2:0]' into 'sext_ln1116_137_reg_106467_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29303]
INFO: [Synth 8-4471] merging register 'select_ln76_132_reg_106490_reg[2:0]' into 'select_ln76_132_reg_106490_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29281]
INFO: [Synth 8-4471] merging register 'select_ln76_133_reg_106500_reg[2:0]' into 'select_ln76_133_reg_106500_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29282]
INFO: [Synth 8-4471] merging register 'select_ln76_131_reg_106480_reg[2:0]' into 'select_ln76_131_reg_106480_reg[2:0]' [/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/9af8/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:29280]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'add_ln703_1997_reg_113016_reg[8]' (FDE) to 'add_ln703_1997_reg_113016_reg[9]'
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 8 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "layer2_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 2 bits of RAM "mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 10 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "layer2_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 12 bits of RAM "mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_4_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_4_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_5_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_5_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 12 bits of RAM "mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_7_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_7_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_8_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_8_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 3 bits of RAM "mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 9 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_9_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "layer2_out_V_data_9_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_10_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_10_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_11_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_11_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 2 bits of RAM "mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 10 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_12_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "layer2_out_V_data_12_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_13_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_13_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_14_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_14_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 12 bits of RAM "mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_4_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_4_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_5_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_5_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_6_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_6_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_7_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_7_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_8_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_8_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_9_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_9_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_10_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_10_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_11_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_11_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_12_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_12_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_13_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_13_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_14_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_14_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_15_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_15_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_4_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_4_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_5_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_5_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_6_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_6_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_7_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_7_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_8_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_8_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_9_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_9_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_10_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_10_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_11_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_11_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_12_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_12_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_13_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_13_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_14_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_14_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 3 bits, new ram width 2 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_15_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer4_out_V_data_15_V_U/mem_reg"
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config2_U0/sub_ln1118_reg_1114_reg[0]' (FD) to 'conv_2d_cl_array_array_ap_fixed_16u_config2_U0/sub_ln1118_reg_1114_reg[1]'
INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_15_V_U/q_tmp_reg[0]' (FDRE) to 'layer2_out_V_data_15_V_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_15_V_U/q_tmp_reg[1]' (FDRE) to 'layer2_out_V_data_15_V_U/q_tmp_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_fu_300_p2, operation Mode is: A2*B''.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_0_V_reg_2151_pp0_iter4_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_fu_300_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_0_V_reg_2151_pp0_iter5_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_fu_300_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2216_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_fu_300_p2.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_fu_300_p2 is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_fu_300_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_1_fu_307_p2, operation Mode is: A2*B''.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_1_V_reg_2157_pp0_iter4_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_1_fu_307_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_1_V_reg_2157_pp0_iter5_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_1_fu_307_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2216_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_1_fu_307_p2.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_1_fu_307_p2 is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_1_fu_307_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_2_fu_301_p2, operation Mode is: A2*B''.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_2_V_reg_2163_pp0_iter4_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_2_fu_301_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_2_V_reg_2163_pp0_iter5_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_2_fu_301_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2216_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_2_fu_301_p2.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_2_fu_301_p2 is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_2_fu_301_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_3_fu_304_p2, operation Mode is: A2*B''.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_3_V_reg_2169_pp0_iter4_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_3_fu_304_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_3_V_reg_2169_pp0_iter5_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_3_fu_304_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2216_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_3_fu_304_p2.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_3_fu_304_p2 is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_3_fu_304_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_4_fu_302_p2, operation Mode is: A2*B''.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_4_V_reg_2175_pp0_iter4_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_4_fu_302_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_4_V_reg_2175_pp0_iter5_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_4_fu_302_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2216_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_4_fu_302_p2.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_4_fu_302_p2 is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_4_fu_302_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_5_fu_306_p2, operation Mode is: A2*B''.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_5_V_reg_2181_pp0_iter4_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_5_fu_306_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_5_V_reg_2181_pp0_iter5_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_5_fu_306_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2216_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_5_fu_306_p2.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_5_fu_306_p2 is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_5_fu_306_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_6_fu_303_p2, operation Mode is: A2*B''.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_6_V_reg_2187_pp0_iter4_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_6_fu_303_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_6_V_reg_2187_pp0_iter5_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_6_fu_303_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2216_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_6_fu_303_p2.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_6_fu_303_p2 is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_6_fu_303_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_7_fu_305_p2, operation Mode is: A2*B''.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_7_V_reg_2193_pp0_iter4_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_7_fu_305_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_7_V_reg_2193_pp0_iter5_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_7_fu_305_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2216_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_7_fu_305_p2.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_7_fu_305_p2 is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_7_fu_305_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_8_fu_308_p2, operation Mode is: A2*B''.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_8_V_reg_2199_pp0_iter4_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_8_fu_308_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_8_V_reg_2199_pp0_iter5_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_8_fu_308_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2216_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_8_fu_308_p2.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_8_fu_308_p2 is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_8_fu_308_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_9_fu_309_p2, operation Mode is: A2*B''.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_9_V_reg_2205_pp0_iter4_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_9_fu_309_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_9_V_reg_2205_pp0_iter5_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_9_fu_309_p2.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2216_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_9_fu_309_p2.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_9_fu_309_p2 is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/mul_ln1118_9_fu_309_p2.
WARNING: [Synth 8-7129] Port data_V_data_6_V_dout[2] in module conv_2d_cl_array_array_ap_fixed_16u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_6_V_dout[1] in module conv_2d_cl_array_array_ap_fixed_16u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_6_V_dout[0] in module conv_2d_cl_array_array_ap_fixed_16u_config6_s is either unconnected or has no load
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject__GCB1/layer6_out_V_data_4_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "myproject__GCB1/layer6_out_V_data_4_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject__GCB1/layer6_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "myproject__GCB1/layer6_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject__GCB1/layer6_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "myproject__GCB1/layer6_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject__GCB1/layer6_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "myproject__GCB1/layer6_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject__GCB1/layer6_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "myproject__GCB1/layer6_out_V_data_0_V_U/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_14_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_14_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_15_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_15_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_4_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_4_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_5_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_5_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_6_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_6_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_7_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_7_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_8_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_8_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_9_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_9_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_10_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_10_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_11_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_11_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_12_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_12_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_13_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_13_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_14_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_14_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_15_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_15_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_13_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_13_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_12_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_12_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_11_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_11_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_10_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_10_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_9_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_9_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_8_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_8_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_7_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_7_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_6_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_6_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_5_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_5_V_U/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:33 ; elapsed = 00:04:39 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 1605 ; free virtual = 4279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:52 ; elapsed = 00:05:13 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 1005 ; free virtual = 3858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-4293.0/ToG.UNL 390.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:57 ; elapsed = 00:06:20 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 885 ; free virtual = 3741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_1_0/in_local_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer2_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer2_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer2_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer2_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer2_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer2_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer2_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer2_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer2_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer2_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer2_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer2_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer2_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer3_out_V_data_15_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_9/myproject_U0/layer4_out_V_data_15_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_10/myproject_U0/layer6_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_10/myproject_U0/layer6_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_10/myproject_U0/layer6_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_10/myproject_U0/layer6_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_10/myproject_U0/layer6_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_10/myproject_U0/grp_softmax_stable_array_array_softmax_config13_s_fu_58/invert_table2_U/softmax_stable_array_array_softmax_config13_s_invert_table2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer6_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer6_out_V_data_15_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer7_out_V_data_15_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer6_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer6_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer6_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer6_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer6_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer6_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer6_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer6_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer6_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:08 ; elapsed = 00:07:04 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 344 ; free virtual = 1559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer2_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer2_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer2_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer2_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer2_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer2_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer2_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer2_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer2_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer2_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer2_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer2_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer2_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer3_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer3_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer3_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer3_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer3_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer3_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer3_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer3_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer3_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0/layer3_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:19 ; elapsed = 00:07:15 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 264 ; free virtual = 1572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:19 ; elapsed = 00:07:15 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 263 ; free virtual = 1572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:24 ; elapsed = 00:07:20 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 263 ; free virtual = 1575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:24 ; elapsed = 00:07:20 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 263 ; free virtual = 1575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:25 ; elapsed = 00:07:21 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 263 ; free virtual = 1575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:25 ; elapsed = 00:07:22 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 263 ; free virtual = 1575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  2045|
|2     |DSP_ALU         |    10|
|3     |DSP_A_B_DATA    |    10|
|4     |DSP_C_DATA      |    10|
|5     |DSP_MULTIPLIER  |    10|
|6     |DSP_M_DATA      |    10|
|7     |DSP_OUTPUT      |    10|
|8     |DSP_PREADD      |    10|
|9     |DSP_PREADD_DATA |    10|
|10    |LUT1            |   891|
|11    |LUT2            |  5375|
|12    |LUT3            |  5583|
|13    |LUT4            |  5282|
|14    |LUT5            |  4234|
|15    |LUT6            |  7470|
|16    |MUXCY           |     4|
|17    |MUXF7           |   203|
|18    |MUXF8           |    67|
|19    |RAMB18E2        |    82|
|22    |SRL16E          |   254|
|23    |SRLC32E         |   406|
|24    |FDRE            | 16096|
|25    |FDSE            |   717|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:25 ; elapsed = 00:07:22 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 263 ; free virtual = 1575
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:16 ; elapsed = 00:07:13 . Memory (MB): peak = 4700.094 ; gain = 1768.496 ; free physical = 9452 ; free virtual = 10972
Synthesis Optimization Complete : Time (s): cpu = 00:06:29 ; elapsed = 00:07:24 . Memory (MB): peak = 4700.094 ; gain = 1832.527 ; free physical = 9461 ; free virtual = 10972
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4700.094 ; gain = 0.000 ; free physical = 9437 ; free virtual = 10954
INFO: [Netlist 29-17] Analyzing 2329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/myproject_U0/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/myproject_U0/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/myproject_U0/q4_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/myproject_U0/q6_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/myproject_U0/q8_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4724.105 ; gain = 0.000 ; free physical = 9347 ; free virtual = 10900
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  (CARRY4) => CARRY8: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
826 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:43 ; elapsed = 00:07:45 . Memory (MB): peak = 4724.105 ; gain = 2574.902 ; free physical = 9536 ; free virtual = 11090
INFO: [Common 17-1381] The checkpoint '/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.runs/myproject_kernel_bd_myproject_axi_0_0_synth_1/myproject_kernel_bd_myproject_axi_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP myproject_kernel_bd_myproject_axi_0_0, cache-ID = a2cac1d298904eff
INFO: [Coretcl 2-1174] Renamed 437 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gabri-bot/Vivado_projects/myproject_kernel_ex/myproject_kernel_ex.runs/myproject_kernel_bd_myproject_axi_0_0_synth_1/myproject_kernel_bd_myproject_axi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file myproject_kernel_bd_myproject_axi_0_0_utilization_synth.rpt -pb myproject_kernel_bd_myproject_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 23 21:22:12 2021...
