C51 COMPILER V9.60.0.0   MODDCS                                                            11/11/2025 13:52:36 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE MODDCS
OBJECT MODULE PLACED IN .\Objects\ModDCS.obj
COMPILER INVOKED BY: D:\DevTools\Keil_5\Keil_v5\C51\BIN\C51.EXE ..\User\L1_Module\ModDCS.c LARGE OBJECTADVANCED OPTIMIZE
                    -(11,SIZE) REGFILE(.\Objects\LT6911GXD_Pattern_MIPI_3D_NoBurst_4320x2160@90_25111103.ORC) BROWSE INCDIR(..\User\L0_App;..
                    -\User\L1_Module;..\User\L2_Drive;..\User\L3_Ocm) DEBUG PRINT(.\Listings\ModDCS.lst) OBJECT(.\Objects\ModDCS.obj)

line level    source

   1          /******************************************************************************
   2           *  Copyright (C), 2006-2022, Lontium Tech.
   3           *  Project       : LT2102
   4           *  File Name     : DrvDCS.c
   5           *  Version       : V1.0
   6           *  Author        : AndyWang
   7           *  Created       : 2022/10/22
   8           *  Description   : MIPI DSI LP Command
   9           *
  10           *  History:
  11           *  2022/10/22     AndyWang      Created File
  12           ******************************************************************************/
  13          
  14          #include "Include.h"
  15          
  16          #if ((CHIP_SEL == LT6911GXD_HD) || (CHIP_SEL == LT7911UXE_HD) || (CHIP_SEL == LT7911UXE_DP) || (CHIP_SEL =
             -= LT6911GXD_DP))
  17          
  18          #define LPK_DI 0x29
  19          #define SPK_DI 0x15
  20          #define LPT_DI 0x39
  21          #define SPT_DI 0x15
  22          
  23          code u8 Sleep_Out[] = {0x05, 0x11, 0x00};
  24          code u8 Display_On[] = {0x05, 0x29, 0x00};
  25          code u8 Sleep_In[] = {0x05, 0x10, 0x00};
  26          code u8 Display_Off[] = {0x05, 0x28, 0x00};
  27          code u8 Set_address_mode[] = {0x15, 0x36, 0xC6};
  28          
  29          code u8 DCS_S1[] = {0x15, 0xB0, 0x00};
  30          code u8 DCS_S2[] = {0x29, 0xB9, 0x13, 0x5F, 0x02, 0x64};
  31          code u8 DCS_S3[] = {0x29, 0xEC, 0x05, 0xD8};
  32          code u8 DCS_S4[] = {0x15, 0xD6, 0x00};
  33          code u8 DCS_S5[] = {0x15, 0xB0, 0x03};
  34          code u8 DCS_S6[] = {0x15, 0x35, 0x00};
  35          code u8 DCS_S7[] = {0x15, 0x36, 0x40};
  36          code u8 DCS_S8[] = {0x15, 0x26, 0x01};
  37          code u8 DCS_S9[] = {0x15, 0x03, 0x01};
  38          
  39          code u8 DCS_S10[] = {0x29, 0xBC,
  40          0x11, 0x00, 0x00, 0x89, 0x30, 0x80, 0x04, 0x38, 0x04, 0x38, 0x00, 0x10, 0x02, 0x1C, 0x02, 0x1C,
  41          0x02, 0x00, 0x02, 0x0E, 0x00, 0x20, 0x01, 0x84, 0x00, 0x07, 0x00, 0x0C, 0x06, 0x67, 0x06, 0x5C,
  42          0x18, 0x00, 0x10, 0xF0, 0x03, 0x0C, 0x20, 0x00, 0x06, 0x0B, 0x0B, 0x33, 0x0E, 0x1C, 0x2A, 0x38,
  43          0x46, 0x54, 0x62, 0x69, 0x70, 0x77, 0x79, 0x7B, 0x7D, 0x7E, 0x01, 0x02, 0x01, 0x00, 0x09, 0x40,
  44          0x09, 0xBE, 0x19, 0xFC, 0x19, 0xFA, 0x19, 0xF8, 0x1A, 0x38, 0x1A, 0x78, 0x1A, 0xB6, 0x2A, 0xF6,
  45          0x2B, 0x34, 0x2B, 0x74, 0x3B, 0x74, 0x6B, 0xF4, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x11, 0x00,
  46          0x00, 0x89, 0x30, 0x80, 0x08, 0x70, 0x08, 0x70, 0x00, 0x10, 0x02, 0x1C, 0x02, 0x1C, 0x03, 0x52,
  47          0x02, 0x0E, 0x00, 0x20, 0x00, 0x00, 0x00, 0x07, 0x00, 0x0C, 0x06, 0x67, 0x06, 0x5C, 0x18, 0x00,
  48          };  // PPS
  49          
  50          void Mod_DCS_Init(void)
  51          {
  52   1          Drv_MipiTx_Dsidcs_Init();
C51 COMPILER V9.60.0.0   MODDCS                                                            11/11/2025 13:52:36 PAGE 2   

  53   1          Ocm_Delay1ms(20);
  54   1      
  55   1          Drv_MipiTx_DcsPktWrite(DCS_S1[0], sizeof(DCS_S1) - 1, &DCS_S1[1]);
  56   1          Drv_MipiTx_DcsPktWrite(DCS_S2[0], sizeof(DCS_S2) - 1, &DCS_S2[1]);
  57   1          Drv_MipiTx_DcsPktWrite(DCS_S3[0], sizeof(DCS_S3) - 1, &DCS_S3[1]);
  58   1          Drv_MipiTx_DcsPktWrite(DCS_S4[0], sizeof(DCS_S4) - 1, &DCS_S4[1]);
  59   1          Drv_MipiTx_DcsPktWrite(DCS_S5[0], sizeof(DCS_S5) - 1, &DCS_S5[1]);
  60   1          Drv_MipiTx_DcsPktWrite(DCS_S6[0], sizeof(DCS_S6) - 1, &DCS_S6[1]);
  61   1          Drv_MipiTx_DcsPktWrite(DCS_S7[0], sizeof(DCS_S7) - 1, &DCS_S7[1]);
  62   1          Drv_MipiTx_DcsPktWrite(DCS_S8[0], sizeof(DCS_S8) - 1, &DCS_S8[1]);
  63   1          Drv_MipiTx_DcsPktWrite(DCS_S9[0], sizeof(DCS_S9) - 1, &DCS_S9[1]);
  64   1      
  65   1          Ocm_Delay1ms(150);
  66   1          Drv_MipiTx_DcsPktWrite(Display_On[0], (sizeof(Display_On) - 1), &Display_On[1]);
  67   1          Ocm_Delay1ms(150);
  68   1          Drv_MipiTx_DcsPktWrite(Sleep_Out[0], (sizeof(Sleep_Out) - 1), &Sleep_Out[1]);
  69   1          Ocm_Delay1ms(150);
  70   1      
  71   1          Drv_MipiTx_Dsidcs_End();
  72   1          LTLog(LOG_INFO, "Mipi DCS END");
  73   1      }
  74          
  75          #endif


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    232    ----
   CONSTANT SIZE    =    189    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
