Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec 11 21:31:39 2025
| Host         : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file CU_control_sets_placed.rpt
| Design       : CU
| Device       : xcu280
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             944 |          174 |
| No           | No                    | Yes                    |             494 |          120 |
| No           | Yes                   | No                     |             260 |           34 |
| Yes          | No                    | No                     |             384 |           57 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |             242 |           86 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal          |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+------------------------+------------------+------------------+----------------+--------------+
|  pe/mux_lat_sel_mu_reg_i_2_n_0 |                        |                  |                1 |              1 |         1.00 |
|  pe/mux_lat_sel_reg[2]_i_2_n_0 |                        |                  |                1 |              1 |         1.00 |
|  pe/mux_lat_sel_reg[4]_i_2_n_0 |                        |                  |                1 |              1 |         1.00 |
|  clk                           | wr_ptr[2]_i_1_n_0      | rstn             |                1 |              3 |         3.00 |
|  clk                           | Buffers[0][47]_i_1_n_0 |                  |               20 |             48 |         2.40 |
|  clk                           | Buffers[1][47]_i_1_n_0 |                  |               22 |             48 |         2.18 |
|  clk                           | Buffers[2][47]_i_1_n_0 |                  |               21 |             48 |         2.29 |
|  clk                           | Buffers[3][47]_i_1_n_0 |                  |               22 |             48 |         2.18 |
|  clk                           | Buffers[4][47]_i_1_n_0 |                  |               25 |             48 |         1.92 |
|  clk                           | Buffers[5][47]_i_1_n_0 |                  |               25 |             48 |         1.92 |
|  clk                           | Buffers[6][47]_i_1_n_0 |                  |               25 |             48 |         1.92 |
|  clk                           | Buffers[7][47]_i_1_n_0 |                  |               23 |             48 |         2.09 |
|  clk                           | en                     | r_mu/SR[0]       |               86 |            242 |         2.81 |
|  clk                           |                        | rstn             |              147 |            754 |         5.13 |
|  clk                           |                        |                  |              193 |           1279 |         6.63 |
+--------------------------------+------------------------+------------------+------------------+----------------+--------------+


