<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.07.15.14:17:35"
 outputDirectory="C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AS048H3F34E2SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_DDR4_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_DDR4_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_DDR4_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_HPS_DDR_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_HPS_DDR_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_HPS_DDR_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_HPS_I2C1_SCL_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_HPS_I2C1_SCL_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_HPS_I2C1_SCL_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="rx_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="rx_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rx_serial_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_serial_data_rx_serial_data"
       direction="input"
       role="rx_serial_data"
       width="4" />
  </interface>
  <interface name="rx_sync" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="sys_rstn" />
   <port name="rx_sync_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="rx_sysref" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="sys_rstn" />
   <port name="rx_sysref_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="sys_clk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sys_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="sys_ddr4_mem" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sys_ddr4_mem_mem_ck" direction="output" role="mem_ck" width="1" />
   <port
       name="sys_ddr4_mem_mem_ck_n"
       direction="output"
       role="mem_ck_n"
       width="1" />
   <port name="sys_ddr4_mem_mem_a" direction="output" role="mem_a" width="17" />
   <port
       name="sys_ddr4_mem_mem_act_n"
       direction="output"
       role="mem_act_n"
       width="1" />
   <port name="sys_ddr4_mem_mem_ba" direction="output" role="mem_ba" width="2" />
   <port name="sys_ddr4_mem_mem_bg" direction="output" role="mem_bg" width="1" />
   <port
       name="sys_ddr4_mem_mem_cke"
       direction="output"
       role="mem_cke"
       width="1" />
   <port
       name="sys_ddr4_mem_mem_cs_n"
       direction="output"
       role="mem_cs_n"
       width="1" />
   <port
       name="sys_ddr4_mem_mem_odt"
       direction="output"
       role="mem_odt"
       width="1" />
   <port
       name="sys_ddr4_mem_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port
       name="sys_ddr4_mem_mem_par"
       direction="output"
       role="mem_par"
       width="1" />
   <port
       name="sys_ddr4_mem_mem_alert_n"
       direction="input"
       role="mem_alert_n"
       width="1" />
   <port
       name="sys_ddr4_mem_mem_dqs"
       direction="bidir"
       role="mem_dqs"
       width="8" />
   <port
       name="sys_ddr4_mem_mem_dqs_n"
       direction="bidir"
       role="mem_dqs_n"
       width="8" />
   <port name="sys_ddr4_mem_mem_dq" direction="bidir" role="mem_dq" width="64" />
   <port
       name="sys_ddr4_mem_mem_dbi_n"
       direction="bidir"
       role="mem_dbi_n"
       width="8" />
  </interface>
  <interface name="sys_ddr4_oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sys_ddr4_oct_oct_rzqin"
       direction="input"
       role="oct_rzqin"
       width="1" />
  </interface>
  <interface name="sys_ddr4_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sys_ddr4_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="sys_ddr4_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sys_ddr4_status_local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="sys_ddr4_status_local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
  </interface>
  <interface name="sys_gpio_in" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sys_gpio_in_export" direction="input" role="export" width="32" />
  </interface>
  <interface name="sys_gpio_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sys_gpio_out_export"
       direction="output"
       role="export"
       width="32" />
  </interface>
  <interface name="sys_hps_ddr" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sys_hps_ddr_mem_ck" direction="output" role="mem_ck" width="1" />
   <port
       name="sys_hps_ddr_mem_ck_n"
       direction="output"
       role="mem_ck_n"
       width="1" />
   <port name="sys_hps_ddr_mem_a" direction="output" role="mem_a" width="17" />
   <port
       name="sys_hps_ddr_mem_act_n"
       direction="output"
       role="mem_act_n"
       width="1" />
   <port name="sys_hps_ddr_mem_ba" direction="output" role="mem_ba" width="2" />
   <port name="sys_hps_ddr_mem_bg" direction="output" role="mem_bg" width="1" />
   <port
       name="sys_hps_ddr_mem_cke"
       direction="output"
       role="mem_cke"
       width="1" />
   <port
       name="sys_hps_ddr_mem_cs_n"
       direction="output"
       role="mem_cs_n"
       width="1" />
   <port
       name="sys_hps_ddr_mem_odt"
       direction="output"
       role="mem_odt"
       width="1" />
   <port
       name="sys_hps_ddr_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port
       name="sys_hps_ddr_mem_par"
       direction="output"
       role="mem_par"
       width="1" />
   <port
       name="sys_hps_ddr_mem_alert_n"
       direction="input"
       role="mem_alert_n"
       width="1" />
   <port name="sys_hps_ddr_mem_dqs" direction="bidir" role="mem_dqs" width="5" />
   <port
       name="sys_hps_ddr_mem_dqs_n"
       direction="bidir"
       role="mem_dqs_n"
       width="5" />
   <port name="sys_hps_ddr_mem_dq" direction="bidir" role="mem_dq" width="40" />
   <port
       name="sys_hps_ddr_mem_dbi_n"
       direction="bidir"
       role="mem_dbi_n"
       width="5" />
  </interface>
  <interface name="sys_hps_ddr_oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sys_hps_ddr_oct_oct_rzqin"
       direction="input"
       role="oct_rzqin"
       width="1" />
  </interface>
  <interface name="sys_hps_ddr_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sys_hps_ddr_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="sys_hps_ddr_rstn" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="sys_hps_ddr_rstn_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="sys_hps_i2c1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sys_hps_i2c1_sda_i" direction="input" role="sda_i" width="1" />
   <port name="sys_hps_i2c1_sda_oe" direction="output" role="sda_oe" width="1" />
  </interface>
  <interface name="sys_hps_i2c1_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sys_hps_i2c1_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="sys_hps_i2c1_scl_in" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sys_hps_i2c1_scl_in_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="sys_hps_io" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sys_hps_io_hps_io_phery_emac1_TX_CLK"
       direction="output"
       role="hps_io_phery_emac1_TX_CLK"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_emac1_TXD0"
       direction="output"
       role="hps_io_phery_emac1_TXD0"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_emac1_TXD1"
       direction="output"
       role="hps_io_phery_emac1_TXD1"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_emac1_TXD2"
       direction="output"
       role="hps_io_phery_emac1_TXD2"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_emac1_TXD3"
       direction="output"
       role="hps_io_phery_emac1_TXD3"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_emac1_RX_CTL"
       direction="input"
       role="hps_io_phery_emac1_RX_CTL"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_emac1_TX_CTL"
       direction="output"
       role="hps_io_phery_emac1_TX_CTL"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_emac1_RX_CLK"
       direction="input"
       role="hps_io_phery_emac1_RX_CLK"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_emac1_RXD0"
       direction="input"
       role="hps_io_phery_emac1_RXD0"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_emac1_RXD1"
       direction="input"
       role="hps_io_phery_emac1_RXD1"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_emac1_RXD2"
       direction="input"
       role="hps_io_phery_emac1_RXD2"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_emac1_RXD3"
       direction="input"
       role="hps_io_phery_emac1_RXD3"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_emac1_MDIO"
       direction="bidir"
       role="hps_io_phery_emac1_MDIO"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_emac1_MDC"
       direction="output"
       role="hps_io_phery_emac1_MDC"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_sdmmc_CMD"
       direction="bidir"
       role="hps_io_phery_sdmmc_CMD"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_sdmmc_D0"
       direction="bidir"
       role="hps_io_phery_sdmmc_D0"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_sdmmc_D1"
       direction="bidir"
       role="hps_io_phery_sdmmc_D1"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_sdmmc_D2"
       direction="bidir"
       role="hps_io_phery_sdmmc_D2"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_sdmmc_D3"
       direction="bidir"
       role="hps_io_phery_sdmmc_D3"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_sdmmc_CCLK"
       direction="output"
       role="hps_io_phery_sdmmc_CCLK"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_usb1_DATA0"
       direction="bidir"
       role="hps_io_phery_usb1_DATA0"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_usb1_DATA1"
       direction="bidir"
       role="hps_io_phery_usb1_DATA1"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_usb1_DATA2"
       direction="bidir"
       role="hps_io_phery_usb1_DATA2"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_usb1_DATA3"
       direction="bidir"
       role="hps_io_phery_usb1_DATA3"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_usb1_DATA4"
       direction="bidir"
       role="hps_io_phery_usb1_DATA4"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_usb1_DATA5"
       direction="bidir"
       role="hps_io_phery_usb1_DATA5"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_usb1_DATA6"
       direction="bidir"
       role="hps_io_phery_usb1_DATA6"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_usb1_DATA7"
       direction="bidir"
       role="hps_io_phery_usb1_DATA7"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_usb1_CLK"
       direction="input"
       role="hps_io_phery_usb1_CLK"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_usb1_STP"
       direction="output"
       role="hps_io_phery_usb1_STP"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_usb1_DIR"
       direction="input"
       role="hps_io_phery_usb1_DIR"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_usb1_NXT"
       direction="input"
       role="hps_io_phery_usb1_NXT"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_uart0_RX"
       direction="input"
       role="hps_io_phery_uart0_RX"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_uart0_TX"
       direction="output"
       role="hps_io_phery_uart0_TX"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_uart1_RX"
       direction="input"
       role="hps_io_phery_uart1_RX"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_uart1_TX"
       direction="output"
       role="hps_io_phery_uart1_TX"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_uart1_CTS_N"
       direction="input"
       role="hps_io_phery_uart1_CTS_N"
       width="1" />
   <port
       name="sys_hps_io_hps_io_phery_uart1_RTS_N"
       direction="output"
       role="hps_io_phery_uart1_RTS_N"
       width="1" />
  </interface>
  <interface name="sys_hps_out_rstn" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="sys_hps_out_rstn_reset_n"
       direction="output"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="sys_hps_rstn" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="sys_hps_rstn_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="sys_rstn" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="sys_rstn_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sys_spi" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sys_spi_MISO" direction="input" role="MISO" width="1" />
   <port name="sys_spi_MOSI" direction="output" role="MOSI" width="1" />
   <port name="sys_spi_SCLK" direction="output" role="SCLK" width="1" />
   <port name="sys_spi_SS_n" direction="output" role="SS_n" width="8" />
  </interface>
  <interface name="tx_fifo_bypass" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_fifo_bypass_bypass"
       direction="input"
       role="bypass"
       width="1" />
  </interface>
  <interface name="tx_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="tx_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="tx_serial_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_serial_data_tx_serial_data"
       direction="output"
       role="tx_serial_data"
       width="4" />
  </interface>
  <interface name="tx_sync" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="sys_rstn" />
   <port name="tx_sync_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="tx_sysref" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="sys_rstn" />
   <port name="tx_sysref_export" direction="input" role="export" width="1" />
  </interface>
 </perimeter>
 <entity kind="system_bd" version="1.0" name="system_bd">
  <parameter name="AUTO_TX_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RX_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RX_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_TX_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_TX_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1563193013" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_SYS_DDR4_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_SYS_HPS_I2C1_SCL_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_SYS_DDR4_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="AUTO_RX_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_SYS_HPS_DDR_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_SYS_DDR4_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_SYS_HPS_DDR_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_SYS_HPS_DDR_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_SYS_HPS_I2C1_SCL_IN_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_SYS_HPS_I2C1_SCL_IN_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\synth\system_bd.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\synth\system_bd_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\synth\system_bd.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\synth\system_bd_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/avl_adxcfg/avl_adxcfg_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_hps/altera_hps_arria_10/hps/altera_hps_arria10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_hps/altera_hps_arria_10/hps_io/altera_hps_arria10_io_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/Git/AnalogDevice/library/util_adcfifo/util_adcfifo_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/avl_dacfifo/avl_dacfifo_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/hwtcl/altera_emif/altera_emif_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_cal_slave/ip_core_nf/altera_emif_cal_slave_nf_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
   <file path="C:/Git/AnalogDevice/library/axi_ad9144/axi_ad9144_hw.tcl" />
   <file path="C:/Git/AnalogDevice/library/axi_dmac/axi_dmac_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/adi_jesd204/adi_jesd204_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/axi_adxcvr/axi_adxcvr_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_tx/jesd204_tx_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/axi_jesd204_tx/axi_jesd204_tx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file path="C:/Git/AnalogDevice/library/util_upack/util_upack_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file path="C:/Git/AnalogDevice/library/axi_ad9680/axi_ad9680_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_spi/altera_avalon_spi_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/adi_jesd204/adi_jesd204_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/axi_adxcvr/axi_adxcvr_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/axi_jesd204_rx/axi_jesd204_rx_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_rx/jesd204_rx_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/hwtcl/altera_emif_a10_hps/altera_emif_a10_hps_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
   <file path="C:/Git/AnalogDevice/library/util_cpack/util_cpack_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd"</message>
   <message level="Warning" culprit="system_bd">"No matching role found for util_ad9144_upack:dac_ch_0:dac_valid_out_0 (data_valid)"</message>
   <message level="Warning" culprit="system_bd">"No matching role found for util_ad9144_upack:dac_ch_1:dac_valid_out_1 (data_valid)"</message>
   <message level="Info" culprit="system_bd">"Generating: avl_adxcfg"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_arria10_hps_181_xmqpmyi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_arria10_hps_io_181_sktkmzq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_arria10_interface_generator_140_as2bmya"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_arria10_interface_generator_140_3ckwcii"</message>
   <message level="Info" culprit="system_bd">"Generating: util_adcfifo"</message>
   <message level="Info" culprit="alt_mem_asym">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_vay5xwy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_tvjdyoy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_6jlituq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_timing_adapter_181_4ceyadi"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: avl_dacfifo"</message>
   <message level="Info" culprit="alt_mem_asym_wr">"Generating: alt_mem_asym_wr"</message>
   <message level="Info" culprit="alt_mem_asym_rd">"Generating: alt_mem_asym_rd"</message>
   <message level="Info" culprit="alt_mem_asym_bypass">"Generating: alt_mem_asym_bypass"</message>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym_wr"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_7c4hvii"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_yqcukcq"</message>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym_bypass"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_wryanuq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_sebxbea"</message>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym_rd"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_ommashy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_3tckbay"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_181_gw6i5oi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_cal_slave_nf_181_bp3yf6q"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_iih3una"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_onchip_memory2_181_76knrqa"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_76knrqa --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0061_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0061_ioaux_soft_ram_gen//system_bd_altera_avalon_onchip_memory2_181_76knrqa_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_arch_nf_181_s254kwy"</message>
   <message level="Info" culprit="system_bd">"Generating: axi_ad9144"</message>
   <message level="Info" culprit="system_bd">"Generating: axi_dmac"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_adi_jesd204_10_a5iqoiy"</message>
   <message level="Info" culprit="system_bd">"Generating: axi_adxcvr"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_tx"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_jesd204_phy_10_y3vze4y"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_tx"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_tw3fuoi"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_glue"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_atx_pll_a10_181_tugmjny"</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
   <message level="Info" culprit="system_bd">"Generating: axi_jesd204_tx"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_irq_mapper_181_wwa5frq"</message>
   <message level="Info" culprit="system_bd">"Generating: util_upack"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_sco5kda"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_nd37m2a"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_x755yui"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_zmkuk4q"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_fj5toyq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_csf2saa"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_b5cmpua"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_k33pe2y"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_thds5li"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_f6lxjaq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_6bjmpii"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_n4gpyna"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_vjsmska"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_slave_ni"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_eoohzri"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_agent"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_irq_mapper_181_acw3b6a"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_jfe3fkq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_a3opjsa"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_6j3q3si"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_m5jixwa"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_54dmmfa"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_slave_ni"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_se6h4cq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_xc6jyli"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_vd7rmzq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_u6yp66a"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_pio_181_wvvmw7a"</message>
   <message level="Info" culprit="sys_gpio_in">Starting RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'</message>
   <message level="Info" culprit="sys_gpio_in">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_wvvmw7a --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0008_sys_gpio_in_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0008_sys_gpio_in_gen//system_bd_altera_avalon_pio_181_wvvmw7a_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_gpio_in">Done RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'</message>
   <message level="Info" culprit="system_bd">"Generating: axi_ad9680"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_pio_181_o6mwuyy"</message>
   <message level="Info" culprit="sys_gpio_out">Starting RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'</message>
   <message level="Info" culprit="sys_gpio_out">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_o6mwuyy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0009_sys_gpio_out_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0009_sys_gpio_out_gen//system_bd_altera_avalon_pio_181_o6mwuyy_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_gpio_out">Done RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_spi_181_gh3z34i"</message>
   <message level="Info" culprit="sys_spi">Starting RTL generation for module 'system_bd_altera_avalon_spi_181_gh3z34i'</message>
   <message level="Info" culprit="sys_spi">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=system_bd_altera_avalon_spi_181_gh3z34i --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0010_sys_spi_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0010_sys_spi_gen//system_bd_altera_avalon_spi_181_gh3z34i_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_spi">Done RTL generation for module 'system_bd_altera_avalon_spi_181_gh3z34i'</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_adi_jesd204_10_wp44ijy"</message>
   <message level="Info" culprit="system_bd">"Generating: axi_adxcvr"</message>
   <message level="Info" culprit="system_bd">"Generating: axi_jesd204_rx"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_rx"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_jesd204_phy_10_yzziaaq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_jqrxabi"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_rx"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_glue"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_a10_hps_181_b26sami"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_arch_nf_181_5knmixi"</message>
   <message level="Info" culprit="system_bd">"Generating: util_cpack"</message>
  </messages>
 </entity>
 <entity
   kind="adi_jesd204"
   version="1.0"
   name="system_bd_adi_jesd204_10_a5iqoiy">
  <parameter name="LANE_RATE" value="10000.0" />
  <parameter name="LANE_INVERT" value="0" />
  <parameter name="SOFT_PCS" value="true" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="LANE_MAP" value="0 3 1 2" />
  <parameter name="REFCLK_FREQUENCY" value="333.333333" />
  <parameter name="ID" value="0" />
  <parameter name="SYSCLK_FREQUENCY" value="100.0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="TX_OR_RX_N" value="true" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_a5iqoiy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_a5iqoiy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_a5iqoiy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_a5iqoiy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/adi_jesd204/adi_jesd204_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/axi_adxcvr/axi_adxcvr_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_tx/jesd204_tx_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/axi_jesd204_tx/axi_jesd204_tx_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="ad9144_jesd204" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_adi_jesd204_10_a5iqoiy"</message>
   <message level="Info" culprit="system_bd">"Generating: axi_adxcvr"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_tx"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_jesd204_phy_10_y3vze4y"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_tx"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_tw3fuoi"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_glue"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_atx_pll_a10_181_tugmjny"</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
   <message level="Info" culprit="system_bd">"Generating: axi_jesd204_tx"</message>
  </messages>
 </entity>
 <entity kind="util_adcfifo" version="1.0" name="util_adcfifo">
  <parameter name="DEVICE_TYPE" value="1" />
  <parameter name="DMA_DATA_WIDTH" value="128" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="DMA_READY_ENABLE" value="1" />
  <parameter name="DMA_ADDRESS_WIDTH" value="16" />
  <parameter name="ADC_DATA_WIDTH" value="128" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_adcfifo_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_adcfifo_10\synth\ad_axis_inf_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_adcfifo_10\synth\util_adcfifo.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_adcfifo_10\synth\util_adcfifo_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_adcfifo_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_adcfifo_10\synth\ad_axis_inf_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_adcfifo_10\synth\util_adcfifo.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_adcfifo_10\synth\util_adcfifo_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/library/util_adcfifo/util_adcfifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="ad9680_adcfifo" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: util_adcfifo"</message>
   <message level="Info" culprit="alt_mem_asym">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_vay5xwy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_tvjdyoy"</message>
  </messages>
 </entity>
 <entity
   kind="adi_jesd204"
   version="1.0"
   name="system_bd_adi_jesd204_10_wp44ijy">
  <parameter name="LANE_RATE" value="10000.0" />
  <parameter name="LANE_INVERT" value="0" />
  <parameter name="SOFT_PCS" value="true" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="LANE_MAP" value="" />
  <parameter name="REFCLK_FREQUENCY" value="333.333333" />
  <parameter name="ID" value="1" />
  <parameter name="SYSCLK_FREQUENCY" value="100.0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="TX_OR_RX_N" value="false" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_wp44ijy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_wp44ijy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_wp44ijy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_wp44ijy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/adi_jesd204/adi_jesd204_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/axi_adxcvr/axi_adxcvr_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/axi_jesd204_rx/axi_jesd204_rx_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_rx/jesd204_rx_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="ad9680_jesd204" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_adi_jesd204_10_wp44ijy"</message>
   <message level="Info" culprit="system_bd">"Generating: axi_adxcvr"</message>
   <message level="Info" culprit="system_bd">"Generating: axi_jesd204_rx"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_rx"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_jesd204_phy_10_yzziaaq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_jqrxabi"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_rx"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_glue"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
  </messages>
 </entity>
 <entity kind="avl_dacfifo" version="1.0" name="avl_dacfifo">
  <parameter name="AVL_BURST_LENGTH" value="64" />
  <parameter name="DMA_DATA_WIDTH" value="128" />
  <parameter name="AVL_BASE_ADDRESS" value="0" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="DAC_DATA_WIDTH" value="128" />
  <parameter name="AVL_DATA_WIDTH" value="512" />
  <parameter name="AVL_ADDRESS_LIMIT" value="-1879048193" />
  <parameter name="DAC_MEM_ADDRESS_WIDTH" value="12" />
  <parameter name="AVL_ADDRESS_WIDTH" value="26" />
  <parameter name="DMA_MEM_ADDRESS_WIDTH" value="12" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\util_delay.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\ad_b2g.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\ad_g2b.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\ad_mem.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\util_dacfifo_bypass.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\avl_dacfifo_wr.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\avl_dacfifo_rd.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\avl_dacfifo.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\avl_dacfifo_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\util_delay.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\ad_b2g.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\ad_g2b.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\ad_mem.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\util_dacfifo_bypass.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\avl_dacfifo_wr.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\avl_dacfifo_rd.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\avl_dacfifo.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\avl_dacfifo_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/avl_dacfifo/avl_dacfifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="avl_ad9144_fifo" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: avl_dacfifo"</message>
   <message level="Info" culprit="alt_mem_asym_wr">"Generating: alt_mem_asym_wr"</message>
   <message level="Info" culprit="alt_mem_asym_rd">"Generating: alt_mem_asym_rd"</message>
   <message level="Info" culprit="alt_mem_asym_bypass">"Generating: alt_mem_asym_bypass"</message>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym_wr"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_7c4hvii"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_yqcukcq"</message>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym_bypass"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_wryanuq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_sebxbea"</message>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym_rd"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_ommashy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_3tckbay"</message>
  </messages>
 </entity>
 <entity kind="avl_adxcfg" version="1.0" name="avl_adxcfg">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_adxcfg_10\synth\avl_adxcfg.v"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_adxcfg_10\synth\avl_adxcfg.v"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/avl_adxcfg/avl_adxcfg_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd"
     as="avl_adxcfg_0,avl_adxcfg_1,avl_adxcfg_2,avl_adxcfg_3" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: avl_adxcfg"</message>
  </messages>
 </entity>
 <entity kind="axi_ad9144" version="1.0" name="axi_ad9144">
  <parameter name="QUAD_OR_DUAL_N" value="0" />
  <parameter name="ID" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_mul.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_dds_cordic_pipe.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_dds_sine_cordic.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_dds_sine.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_dds_2.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_dds_1.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_dds.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_perfect_shuffle.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_xfer_cntrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_xfer_status.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_dac_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_dac_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_core.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_framer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_pn.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_regmap.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\axi_ad9144.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_xfer_cntrl_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_xfer_status_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_rst_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_mul.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_dds_cordic_pipe.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_dds_sine_cordic.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_dds_sine.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_dds_2.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_dds_1.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_dds.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_perfect_shuffle.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_xfer_cntrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_xfer_status.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_dac_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_dac_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_core.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_framer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_pn.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_regmap.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\axi_ad9144.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_xfer_cntrl_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_xfer_status_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9144_10\synth\up_rst_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/library/axi_ad9144/axi_ad9144_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="axi_ad9144_core" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: axi_ad9144"</message>
  </messages>
 </entity>
 <entity kind="axi_dmac" version="1.0" name="axi_dmac">
  <parameter name="ASYNC_CLK_REQ_SRC" value="1" />
  <parameter name="DMA_LENGTH_WIDTH" value="24" />
  <parameter name="FIFO_SIZE" value="16" />
  <parameter name="CLK_DOMAIN_SRC_SAXI" value="0" />
  <parameter name="ASYNC_CLK_SRC_DEST" value="0" />
  <parameter name="CLK_DOMAIN_REQ" value="6" />
  <parameter name="CLK_DOMAIN_DEST_FIFO" value="0" />
  <parameter name="ASYNC_CLK_DEST_REQ_MANUAL" value="1" />
  <parameter name="ID" value="0" />
  <parameter name="AUTO_ASYNC_CLK" value="true" />
  <parameter name="ASYNC_CLK_SRC_DEST_MANUAL" value="1" />
  <parameter name="AXI_SLICE_SRC" value="0" />
  <parameter name="CLK_DOMAIN_DEST_AXI" value="0" />
  <parameter name="USE_TLAST_DEST" value="1" />
  <parameter name="CYCLIC" value="0" />
  <parameter name="USE_TLAST_SRC" value="0" />
  <parameter name="CLK_DOMAIN_DEST_SAXI" value="7" />
  <parameter name="DMA_TYPE_SRC" value="0" />
  <parameter name="DMA_DATA_WIDTH_DEST" value="128" />
  <parameter name="DISABLE_DEBUG_REGISTERS" value="0" />
  <parameter name="DMA_DATA_WIDTH_SRC" value="128" />
  <parameter name="AXI_SLICE_DEST" value="0" />
  <parameter name="DMA_2D_TRANSFER" value="0" />
  <parameter name="SYNC_TRANSFER_START" value="0" />
  <parameter name="ASYNC_CLK_REQ_SRC_MANUAL" value="1" />
  <parameter name="ASYNC_CLK_DEST_REQ" value="1" />
  <parameter name="CLK_DOMAIN_SRC_FIFO" value="0" />
  <parameter name="MAX_BYTES_PER_BURST" value="128" />
  <parameter name="DMA_TYPE_DEST" value="1" />
  <parameter name="DMA_AXI_PROTOCOL_DEST" value="1" />
  <parameter name="ENABLE_DIAGNOSTICS_IF" value="0" />
  <parameter name="DMA_AXI_PROTOCOL_SRC" value="1" />
  <parameter name="CLK_DOMAIN_SRC_AXI" value="7" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\util_axis_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\address_sync.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\ad_mem.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\inc_id.vh"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\resp.vh"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_burst_memory.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_regmap.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_regmap_request.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_reset_manager.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_resize_dest.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_resize_src.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_response_manager.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_transfer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\address_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\data_mover.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\request_arb.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\request_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\response_handler.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_register_slice.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\2d_transfer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\dest_axi_mm.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\dest_axi_stream.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\dest_fifo_inf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\src_axi_mm.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\src_axi_stream.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\src_fifo_inf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\splitter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\response_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\util_axis_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\address_sync.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\ad_mem.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\inc_id.vh"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\resp.vh"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_burst_memory.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_regmap.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_regmap_request.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_reset_manager.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_resize_dest.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_resize_src.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_response_manager.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_transfer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\address_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\data_mover.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\request_arb.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\request_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\response_handler.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_register_slice.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\2d_transfer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\dest_axi_mm.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\dest_axi_stream.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\dest_fifo_inf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\src_axi_mm.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\src_axi_stream.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\src_fifo_inf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\splitter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\response_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_dmac_10\synth\axi_dmac_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/library/axi_dmac/axi_dmac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="axi_ad9144_dma,axi_ad9680_dma" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: axi_dmac"</message>
  </messages>
 </entity>
 <entity kind="axi_ad9680" version="1.0" name="axi_ad9680">
  <parameter name="ID" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_pnmon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_datafmt.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_xfer_cntrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_xfer_status.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_adc_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_adc_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_xcvr_rx_if.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_pnmon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_core.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_deframer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_regmap.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\axi_ad9680.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_xfer_cntrl_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_xfer_status_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_rst_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_pnmon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_datafmt.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_xfer_cntrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_xfer_status.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_adc_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_adc_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_xcvr_rx_if.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_pnmon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_core.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_deframer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_regmap.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\axi_ad9680.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_xfer_cntrl_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_xfer_status_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_ad9680_10\synth\up_rst_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/library/axi_ad9680/axi_ad9680_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="axi_ad9680_core" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: axi_ad9680"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif"
   version="18.1"
   name="system_bd_altera_emif_181_gw6i5oi">
  <parameter name="BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC" value="11" />
  <parameter name="PHY_DDR4_DATA_IN_MODE_ENUM" value="IN_OCT_120_CAL" />
  <parameter name="DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR4_RTT_PARK" value="DDR4_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_QDR2_STARTING_VREFIN" value="70.0" />
  <parameter name="DIAG_DDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_QDR4_USE_ADDR_PARITY" value="false" />
  <parameter name="MEM_DDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
  <parameter name="PHY_RLD3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR2_RDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_VERBOSE_IOAUX" value="false" />
  <parameter name="PHY_DDR4_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_12" />
  <parameter name="MEM_LPDDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_RLD2_DK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
  <parameter name="CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
  <parameter
     name="CTRL_RLD3_ADDR_ORDER_ENUM"
     value="RLD3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="MEM_RLD2_TCKH_CYC" value="0.45" />
  <parameter name="MEM_DDR3_TIS_PS" value="60" />
  <parameter name="MEM_DDR3_TIH_PS" value="95" />
  <parameter name="MEM_READ_LATENCY" value="12.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TCCD_S_CYC" value="4" />
  <parameter name="PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_ADDR_WIDTH" value="1" />
  <parameter name="PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RLD2_DQ_PER_RD_GROUP" value="9" />
  <parameter name="PLL_DISALLOW_EXTRA_CLKS" value="false" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_AC_NS" value="0.18" />
  <parameter name="PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_FAST_SIM" value="true" />
  <parameter
     name="PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter
     name="MEM_DDR4_FINE_GRANULARITY_REFRESH"
     value="DDR4_FINE_REFRESH_FIXED_1X" />
  <parameter name="PHY_DDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_MR" value="0" />
  <parameter name="PLL_ADD_EXTRA_CLKS" value="0" />
  <parameter name="PHY_QDR4_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MPR_READ_FORMAT" value="DDR4_MPR_READ_FORMAT_SERIAL" />
  <parameter name="PHY_QDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_RLD3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_VREFDQ_TRAINING_VALUE" value="74.9" />
  <parameter name="PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS" />
  <parameter name="PHY_RLD3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_TIS_DERATING_PS" value="0" />
  <parameter name="DIAG_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TWTR_L_CYC" value="4" />
  <parameter name="MEM_DDR3_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="BOARD_DDR4_CK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PHY_RLD2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_WTCL" value="10" />
  <parameter name="BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR4_PER_DRAM_ADDR" value="false" />
  <parameter name="MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_QDR4_TCKQK_MAX_PS" value="225" />
  <parameter name="PHY_TARGET_IS_ES3" value="false" />
  <parameter name="MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
  <parameter name="PHY_TARGET_IS_ES2" value="false" />
  <parameter name="PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1067.0" />
  <parameter name="PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_COL_ADDR_WIDTH" value="10" />
  <parameter name="DIAG_QDR2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="BOARD_LPDDR3_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="DIAG_DDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="EX_DESIGN_GUI_RLD2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
  <parameter name="DIAG_LPDDR3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
  <parameter name="MEM_QDR2_DATA_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_LPDDR3_DATA_LATENCY" value="LPDDR3_DL_RL12_WL6" />
  <parameter name="BOARD_RLD3_RCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_AC_PAR_EN" value="false" />
  <parameter name="DIAG_DDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_PS" value="5500" />
  <parameter name="BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_QDR4_SPEEDBIN_ENUM" value="QDR4_SPEEDBIN_2133" />
  <parameter name="MEM_QDR4_AC_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="DIAG_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_DB_DQ_DRV_ENUM" value="DDR4_DB_DRV_STR_RZQ_7" />
  <parameter name="MEM_DDR3_TDSS_CYC" value="0.18" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="MEM_DDR3_TREFI_US" value="7.8" />
  <parameter name="DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TWLH_PS" value="108.0" />
  <parameter name="MEM_DDR3_TDSH_CYC" value="0.18" />
  <parameter name="BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="DIAG_DDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_QDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
  <parameter
     name="CTRL_DDR3_ADDR_ORDER_ENUM"
     value="DDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
  <parameter name="MEM_DDR4_TWLS_PS" value="108.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
  <parameter name="MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_QDR2_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR3_TFAW_CYC" value="27" />
  <parameter name="BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="CTRL_DDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR3_SPEEDBIN_ENUM" value="DDR3_SPEEDBIN_2133" />
  <parameter name="MEM_DDR4_TQSH_CYC" value="0.4" />
  <parameter name="DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE" value="false" />
  <parameter name="PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="CTRL_DDR3_MMR_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_TRRD_CYC" value="8" />
  <parameter name="PHY_DDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_QDR2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter
     name="DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TTL_DM_WIDTH" value="1" />
  <parameter name="PHY_RLD2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="PHY_TARGET_SPEEDGRADE" value="E2" />
  <parameter name="PHY_RLD3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="MEM_RLD2_DEVICE_DEPTH" value="1" />
  <parameter name="PHY_LPDDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="MEM_RLD2_DEVICE_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
  <parameter name="MEM_DDR3_CFG_GEN_SBE" value="false" />
  <parameter name="BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR3_TTL_CS_WIDTH" value="1" />
  <parameter name="PHY_CORE_CLKS_SHARING_ENUM" value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_HAS_SIM_SUPPORT" value="true" />
  <parameter name="MEM_QDR2_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR4_TTL_DQ_WIDTH" value="64" />
  <parameter name="MEM_DDR4_SPEEDBIN_ENUM" value="DDR4_SPEEDBIN_2400" />
  <parameter name="CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_TDSS_CYC" value="0.2" />
  <parameter name="EX_DESIGN_GUI_QDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="DIAG_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_DDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
  <parameter name="MEM_LPDDR3_TREFI_US" value="3.9" />
  <parameter name="MEM_RLD3_TIS_AC_MV" value="150" />
  <parameter name="MEM_DDR4_R_ODT0_2X2" value="off,off" />
  <parameter name="PHY_DDR3_CAL_ADDR1" value="8" />
  <parameter name="PHY_DDR3_CAL_ADDR0" value="0" />
  <parameter name="MEM_RLD2_TWL" value="9" />
  <parameter name="MEM_LPDDR3_TDH_DC_MV" value="100" />
  <parameter name="BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
  <parameter name="BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="EX_DESIGN_GUI_DDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT0_1X1" value="on" />
  <parameter name="MEM_LPDDR3_R_ODT0_1X1" value="off" />
  <parameter name="PHY_DDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
  <parameter name="PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
  <parameter
     name="MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
     value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="DIAG_RLD2_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="PHY_QDR2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_QDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TFAW_NS" value="25.0" />
  <parameter name="BOARD_LPDDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_DM_WIDTH" value="1" />
  <parameter name="PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_RLD3_QK_WIDTH" value="4" />
  <parameter name="PHY_QDR2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="FAMILY_ENUM" value="FAMILY_ARRIA10" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PHY_DDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_ADDR_WIDTH" value="21" />
  <parameter name="DIAG_BOARD_DELAY_CONFIG_STR" value="" />
  <parameter name="MEM_LPDDR3_TRP_NS" value="18.0" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="MEM_DDR3_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="INTERNAL_TESTING_MODE" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BL" value="2" />
  <parameter name="MEM_RLD3_TIS_PS" value="85" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="MEM_DDR4_TCL" value="12" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR4_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="PHY_RLD2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_PING_PONG_EN" value="false" />
  <parameter name="PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_IO_VOLTAGE" value="1.8" />
  <parameter name="MEM_LPDDR3_TQSH_CYC" value="0.38" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_MR3" value="0" />
  <parameter name="MEM_DDR3_MR2" value="0" />
  <parameter name="MEM_DDR3_MR1" value="0" />
  <parameter name="BOARD_RLD3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_MR0" value="0" />
  <parameter name="MEM_RLD3_TIH_PS" value="65" />
  <parameter name="BOARD_DDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TMRD_CK_CYC" value="4" />
  <parameter name="MEM_RLD2_TRL" value="8" />
  <parameter name="DIAG_QDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_QDR2_AVL_SYMBOL_WIDTH" value="9" />
  <parameter
     name="MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
     value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
  <parameter name="MEM_RLD2_TRC" value="8" />
  <parameter name="DIAG_QDR2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_TDS_PS" value="-30" />
  <parameter name="PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_TDH_PS" value="5" />
  <parameter name="DIAG_DDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_QDR2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter
     name="PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_LPDDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="BOARD_QDR2_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_RLD2_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="BOARD_RLD3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_RCD_CKE_IBT_ENUM" value="DDR4_RCD_CKE_IBT_100" />
  <parameter name="BOARD_DDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="MEM_QDR2_BWS_N_PER_DEVICE" value="4" />
  <parameter name="MEM_DDR4_READ_DBI" value="false" />
  <parameter name="MEM_DDR3_TTL_CK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
  <parameter name="MEM_DDR4_RM_WIDTH" value="0" />
  <parameter name="PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
  <parameter name="DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
  <parameter name="MEM_DDR4_TDQSCKDS" value="450" />
  <parameter name="MEM_QDR2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDQSCKDL" value="1200" />
  <parameter name="MEM_DDR4_TDQSCKDM" value="900" />
  <parameter name="BOARD_QDR4_CK_SLEW_RATE" value="4.0" />
  <parameter
     name="MEM_DDR4_DB_RTT_PARK_ENUM"
     value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_RLD3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PHY_QDR2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_INTERFACE_ID" value="0" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="PHY_DDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_QDR4_CK_IO_STD_ENUM" value="unset" />
  <parameter
     name="EX_DESIGN_GUI_DDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="BOARD_LPDDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DEVICE_DEPTH" value="1" />
  <parameter name="PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_QDR2_ADDR_WIDTH" value="19" />
  <parameter name="PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="EX_DESIGN_GUI_GEN_SYNTH" value="true" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="PHY_QDR2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_LPDDR3_TDH_DERATING_PS" value="0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_D_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3" value="50.0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1" value="50.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0" value="50.0" />
  <parameter name="DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_MAPPED_REFERENCE_CLOCK_FREQUENCY" value="266.75" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PHY_RLD2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="BOARD_DDR4_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_DDR3_CS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_TINIT_US" value="500" />
  <parameter name="PHY_RLD3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_DM_EN" value="true" />
  <parameter name="PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="PLL_MAPPED_VCO_FREQUENCY" value="1067.0 MHz" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
  <parameter name="DIAG_QDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TWR_NS" value="15.0" />
  <parameter name="PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TQH_UI" value="0.74" />
  <parameter name="MEM_QDR2_CQ_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_TRP_CYC" value="14" />
  <parameter name="PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_DDR4_TRRD_S_CYC" value="4" />
  <parameter
     name="DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PLL_VCO_CLK_FREQ_MHZ" value="1067.0" />
  <parameter name="DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_TCCD_L_CYC" value="4" />
  <parameter name="PHY_RLD3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_ENABLE_SOFT_M20K" value="true" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_LO" value="4" />
  <parameter name="MEM_RLD3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="MEM_LPDDR3_TDSH_CYC" value="0.2" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TWR_CYC" value="12" />
  <parameter name="DIAG_RLD2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_DDR4_ODT_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter
     name="CTRL_DDR4_ADDR_ORDER_ENUM"
     value="DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG" />
  <parameter name="MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="MEM_LPDDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="PHY_QDR4_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="CTRL_LPDDR3_REORDER_EN" value="true" />
  <parameter name="DIAG_DDR3_INTERFACE_ID" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
  <parameter name="MEM_DDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD3_TQH_CYC" value="0.38" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
  <parameter name="CTRL_LPDDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR3_TRCD_CYC" value="14" />
  <parameter name="MEM_DDR4_READ_PREAMBLE" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
  <parameter name="BOARD_QDR2_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
  <parameter
     name="PHY_FPGA_SPEEDGRADE_GUI"
     value="E2 (Production) - change device under &apos;View&apos;-&gt;&apos;Device Family&apos;" />
  <parameter name="DIAG_QDR2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter
     name="MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_DDR4_ALERT_N_AC_LANE" value="0" />
  <parameter name="PHY_DDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="266.75" />
  <parameter name="DIAG_RLD3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
  <parameter name="MEM_RLD3_DM_EN" value="true" />
  <parameter name="MEM_DDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR3_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_DDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_QDR4_ADDR_INV_ENA" value="false" />
  <parameter name="BOARD_DDR3_TDS_DERATING_PS" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="DIAG_DDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
  <parameter name="CTRL_DDR4_MMR_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_ADDR_WIDTH" value="17" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="MEM_DDR4_TIH_DC_MV" value="75" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="BOARD_RLD3_TIH_DERATING_PS" value="0" />
  <parameter name="DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_LPDDR3_TFAW_NS" value="50.0" />
  <parameter name="MEM_LPDDR3_TDH_PS" value="100" />
  <parameter name="MEM_QDR2_TCQD_NS" value="0.09" />
  <parameter name="PHY_QDR2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_AREF_PROTOCOL_ENUM" value="RLD3_AREF_BAC" />
  <parameter name="PHY_QDR2_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_DDR4_RANKS_PER_DIMM" value="1" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_TDS_PS" value="75" />
  <parameter name="PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD3_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_TCL" value="14" />
  <parameter name="BOARD_RLD3_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TDQSQ_PS" value="66" />
  <parameter name="MEM_LPDDR3_TWLH_PS" value="175.0" />
  <parameter name="BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_QDR2_K_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODTN" value=",," />
  <parameter name="MEM_DDR3_TIS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TRCD_NS" value="13.09" />
  <parameter name="MEM_DDR4_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_WRITE_CMD_LATENCY" value="5" />
  <parameter name="MEM_QDR2_TSA_NS" value="0.23" />
  <parameter name="PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_RLD3_DQ_PER_RD_GROUP" value="9" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_DDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0" value="117.15089034676663" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1" value="117.15089034676663" />
  <parameter name="MEM_QDR4_ADDR_WIDTH" value="21" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2" value="117.15089034676663" />
  <parameter name="PHY_RLD2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5" value="0.0" />
  <parameter name="MEM_DDR4_TRP_NS" value="13.32" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8" value="0.0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
  <parameter name="MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR2_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR4_RCD_ODT_IBT_ENUM" value="DDR4_RCD_ODT_IBT_100" />
  <parameter name="PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_DM_WIDTH" value="1" />
  <parameter name="MEM_DDR3_W_ODT0_1X1" value="on" />
  <parameter name="CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
  <parameter name="MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT0" value=",," />
  <parameter name="MEM_DDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT2" value=",," />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT1" value=",," />
  <parameter name="MEM_LPDDR3_TWLS_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT3" value=",," />
  <parameter name="PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_PING_PONG_EN" value="false" />
  <parameter
     name="EX_DESIGN_GUI_DDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
  <parameter name="BOARD_QDR4_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_REF_CLK_FREQ_MHZ" value="266.75" />
  <parameter name="MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="DIAG_DDR4_INTERFACE_ID" value="0" />
  <parameter name="PHY_QDR2_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_BANK_ADDR_WIDTH" value="3" />
  <parameter name="DIAG_RLD3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_RLD3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_DDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="PHY_RLD3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TDQSCKDS" value="450" />
  <parameter name="MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="MEM_DDR3_TDQSCKDM" value="900" />
  <parameter name="MEM_DDR3_TDQSCKDL" value="1200" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DATA_CALIBRATED_OCT" value="true" />
  <parameter name="PHY_QDR4_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="BOARD_DDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_LPDDR3_DQS_WIDTH" value="1" />
  <parameter name="PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="CTRL_DDR4_STARVE_LIMIT" value="10" />
  <parameter name="BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="0" />
  <parameter name="PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="0" />
  <parameter name="PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="0" />
  <parameter name="CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSQ_UI" value="0.17" />
  <parameter name="DIAG_DDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
  <parameter name="MEM_RLD3_DEVICE_DEPTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_REORDER_EN" value="true" />
  <parameter name="BOARD_DDR4_RDATA_ISI_NS" value="0.075" />
  <parameter name="CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_RLD3_DATA_LATENCY_MODE_ENUM" value="RLD3_DL_RL16_WL17" />
  <parameter name="MEM_DDR4_TDQSCK_DERV_PS" value="2" />
  <parameter name="MEM_DDR4_CKE_PER_DIMM" value="1" />
  <parameter name="PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_MEM_CLK_FREQ_MHZ" value="1067.0" />
  <parameter name="BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="MEM_QDR2_BWS_EN" value="true" />
  <parameter name="DIAG_QDR2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TQSH_CYC" value="0.4" />
  <parameter name="MEM_DDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="BOARD_DDR3_TIH_DERATING_PS" value="0" />
  <parameter name="CTRL_DDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_RLD3_TQKQ_MAX_PS" value="75" />
  <parameter
     name="PHY_RLD3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_QDR4_DATA_INV_ENA" value="true" />
  <parameter name="MEM_DDR4_RCD_CA_IBT_ENUM" value="DDR4_RCD_CA_IBT_100" />
  <parameter name="MEM_DDR4_R_ODT0_1X1" value="off" />
  <parameter name="DIAG_RLD3_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR4_TTL_BANK_ADDR_WIDTH" value="2" />
  <parameter name="DIAG_RLD2_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RLD2_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_CONFIG_ENUM" value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
  <parameter name="PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DINV_WIDTH" value="4" />
  <parameter name="MEM_LPDDR3_TMRR_CK_CYC" value="4" />
  <parameter name="PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_TRAS_CYC" value="35" />
  <parameter name="PHY_RLD2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="DIAG_BYPASS_USER_STAGE" value="true" />
  <parameter name="BOARD_LPDDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_RLD3_TDH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TWR_CYC" value="16" />
  <parameter name="BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="false" />
  <parameter name="DIAG_FAST_SIM_OVERRIDE" value="FAST_SIM_OVERRIDE_DEFAULT" />
  <parameter name="MEM_LPDDR3_CK_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_WCLK_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_RLD3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="MEM_DDR4_TREFI_US" value="7.8" />
  <parameter name="MEM_RLD2_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR4_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_CFG_GEN_SBE" value="false" />
  <parameter
     name="MEM_DDR4_AC_PARITY_LATENCY"
     value="DDR4_AC_PARITY_LATENCY_DISABLE" />
  <parameter name="PHY_LPDDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="CTRL_DDR4_ECC_EN" value="false" />
  <parameter name="MEM_RLD2_DM_EN" value="true" />
  <parameter name="BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
  <parameter name="MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
  <parameter name="MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
  <parameter name="MEM_DDR4_TINIT_CK" value="533500" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT1" value=",," />
  <parameter name="PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT0" value=",," />
  <parameter name="DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT3" value=",," />
  <parameter name="MEM_DDR3_R_DERIVED_ODT2" value=",," />
  <parameter name="MEM_DDR3_TRFC_NS" value="160.0" />
  <parameter name="MEM_DDR4_CHIP_ID_WIDTH" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
  <parameter name="MEM_DDR4_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_TTL_BANK_GROUP_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR4_USE_DEFAULT_ODT" value="true" />
  <parameter name="PHY_RLD3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_RTT_WR_ENUM" value="DDR4_RTT_WR_ODT_DISABLED" />
  <parameter name="BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODTN" value=",," />
  <parameter
     name="EX_DESIGN_GUI_RLD2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PHY_LPDDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_LPDDR3_PING_PONG_EN" value="false" />
  <parameter name="BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter
     name="PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="BOARD_QDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR3_DQS_WIDTH" value="8" />
  <parameter name="PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT0" value="(Drive) RZQ/7 (34 Ohm),-,-,-" />
  <parameter name="DIAG_QDR2_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_QDR4_TWL_CYC" value="5" />
  <parameter name="DIAG_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="DIAG_RLD2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CK_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
  <parameter name="MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="CTRL_USER_PRIORITY_EN" value="false" />
  <parameter name="PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_TDQSCK_PS" value="180" />
  <parameter name="PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TIS_AC_MV" value="150" />
  <parameter name="DIAG_QDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSS_CYC" value="0.27" />
  <parameter name="DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_CS_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0" />
  <parameter name="MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0" />
  <parameter name="DIAG_QDR2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="117" />
  <parameter name="MEM_QDR4_DEVICE_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="117" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="117" />
  <parameter name="MEM_DDR3_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PHY_QDR4_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
  <parameter name="MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
  <parameter name="DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDL" value="614" />
  <parameter name="BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDM" value="511" />
  <parameter name="BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_QDR4_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_TDQSCKDS" value="220" />
  <parameter name="MEM_DDR4_R_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="DIAG_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter
     name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="DIAG_QDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_RLD2_BL" value="4" />
  <parameter name="MEM_RLD2_QK_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter
     name="MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TRAS_NS" value="33.0" />
  <parameter name="MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
  <parameter name="CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
  <parameter name="PHY_LPDDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXT_DOCS" value="false" />
  <parameter name="MEM_DDR4_ALERT_PAR_EN" value="true" />
  <parameter name="DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_DDR4_TTL_RM_WIDTH" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_LPDDR3_DRV_STR" value="LPDDR3_DRV_STR_40D_40U" />
  <parameter name="MEM_RLD2_TDS_NS" value="0.17" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR4_BL" value="2" />
  <parameter name="PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_DDR4_WCLK_ISI_NS" value="0.038" />
  <parameter name="DIAG_DDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="DIAG_RLD2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TTL_ODT_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TDH_NS" value="0.17" />
  <parameter name="DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR3_ADDR_WIDTH" value="1" />
  <parameter name="MEM_DDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_TTL_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_DDR3_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_RLD3_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_QDR2_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_DEFAULT_VREFOUT" value="true" />
  <parameter name="MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="BOARD_QDR2_K_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="MEM_DDR3_DLL_EN" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
  <parameter name="CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_QDR2_TSD_NS" value="0.23" />
  <parameter
     name="PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="PHY_QDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PHY_QDR2_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXPOSE_DFT_SIGNALS" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="266.75" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="533.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="266.75" />
  <parameter name="MEM_DDR4_TREFI_CYC" value="8323" />
  <parameter name="DIAG_DDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="152.42857142857142" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="152.42857142857142" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR4_PING_PONG_EN" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_QDR4_AVL_SYMBOL_WIDTH" value="9" />
  <parameter name="DIAG_QDR2_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_RLD2_TQKH_HCYC" value="0.9" />
  <parameter name="MEM_LPDDR3_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TTL_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TTL_DQ_WIDTH" value="72" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_TTL_DATA_WIDTH" value="64" />
  <parameter name="MEM_DDR4_TDVWP_UI" value="0.72" />
  <parameter name="PHY_LPDDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="CTRL_RLD2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_TRCD_CYC" value="15" />
  <parameter name="PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_LPDDR3_TIH_PS" value="100" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="DIAG_QDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
  <parameter name="MEM_DDR3_TTL_ODT_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_DQS_WIDTH" value="8" />
  <parameter name="MEM_LPDDR3_TRCD_CYC" value="17" />
  <parameter name="BOARD_DDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_DDR4_DQ_PER_DQS" value="8" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_USE_RS232_UART" value="false" />
  <parameter name="MEM_LPDDR3_TIS_PS" value="75" />
  <parameter name="MEM_RLD3_WRITE_PROTOCOL_ENUM" value="RLD3_WRITE_1BANK" />
  <parameter name="DIAG_SOFT_NIOS_MODE" value="SOFT_NIOS_MODE_DISABLED" />
  <parameter name="MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_CONFIG_ENUM" value="CONFIG_PHY_ONLY" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_Q_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="MEM_DDR4_TRRD_L_CYC" value="4" />
  <parameter name="MEM_DDR4_W_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="MEM_DDR4_TRCD_NS" value="13.32" />
  <parameter name="MEM_DDR3_DQ_WIDTH" value="72" />
  <parameter name="MEM_LPDDR3_TWL_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="BOARD_LPDDR3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_TRTP_CYC" value="9" />
  <parameter name="PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP"
     value="Range 2 - 45% to 77.5%" />
  <parameter
     name="DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_LPDDR3_DM_EN" value="true" />
  <parameter name="DIAG_DDR4_CAL_ADDR0" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT0" value="(Nominal) RZQ/7 (34 Ohm),-,-,-" />
  <parameter name="DIAG_DDR4_CAL_ADDR1" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter
     name="EX_DESIGN_GUI_QDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PHY_DDR4_REF_CLK_FREQ_MHZ" value="266.75" />
  <parameter name="MEM_QDR2_THA_NS" value="0.18" />
  <parameter name="BOARD_LPDDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
  <parameter name="BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_DDR4_DEFAULT_IO" value="true" />
  <parameter name="DIAG_DDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_ALERT_N_AC_PIN" value="0" />
  <parameter name="CTRL_LPDDR3_MMR_EN" value="false" />
  <parameter name="PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_CKE_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_LPDDR3_TIH_DERATING_PS" value="0" />
  <parameter name="BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK" value="1" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_DDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_RCD_CS_IBT_ENUM" value="DDR4_RCD_CS_IBT_100" />
  <parameter name="CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_REORDER_EN" value="true" />
  <parameter name="PHY_DDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="MEM_QDR4_DQ_PER_RD_GROUP" value="18" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TINIT_US" value="500" />
  <parameter name="MEM_DDR4_TRP_CYC" value="15" />
  <parameter name="DIAG_QDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_CKE_WIDTH" value="1" />
  <parameter name="PHY_RLD2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_TIH_DC_MV" value="100" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_MAPPED_EXTERNAL_PLL_MODE" value="false" />
  <parameter
     name="CTRL_LPDDR3_ADDR_ORDER_ENUM"
     value="LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="DIAG_RLD2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_CFG_GEN_DBE" value="false" />
  <parameter name="MEM_DDR4_RCD_COMMAND_LATENCY" value="1" />
  <parameter name="DIAG_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR4_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
  <parameter name="MEM_LPDDR3_TRTP_CYC" value="6" />
  <parameter name="MEM_RLD2_WIDTH_EXPANDED" value="false" />
  <parameter name="PHY_QDR2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
  <parameter name="CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CTRL_DDR4_REORDER_EN" value="true" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="BOARD_DDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter
     name="EX_DESIGN_GUI_RLD3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="BOARD_DDR4_TIH_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TMRD_CK_CYC" value="8" />
  <parameter name="MEM_LPDDR3_TMRW_CK_CYC" value="10" />
  <parameter name="BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PHY_DDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PHY_QDR4_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="EX_DESIGN_GUI_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_ODT_WIDTH" value="1" />
  <parameter name="BOARD_DDR4_AC_ISI_NS" value="0.15" />
  <parameter name="MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
  <parameter name="MEM_DDR3_LRDIMM_EXTENDED_CONFIG" value="000000000000000000" />
  <parameter name="MEM_QDR2_TWL_CYC" value="1" />
  <parameter name="PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
  <parameter name="CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_WIDTH" value="36" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_TINIT_US" value="500" />
  <parameter name="DIAG_USE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="DIAG_LPDDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
  <parameter name="MEM_DDR4_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="117.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="117.0" />
  <parameter name="CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="DIAG_DDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="117.0" />
  <parameter name="PHY_QDR2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_TQH_CYC" value="0.4" />
  <parameter name="PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
  <parameter name="DIAG_DDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="MEM_DATA_MASK_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT0" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT1" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT2" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT3" value=",," />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
  <parameter name="MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
  <parameter name="MEM_DDR4_MR5" value="328736" />
  <parameter name="MEM_DDR4_MR4" value="264192" />
  <parameter
     name="DIAG_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_MR6" value="393326" />
  <parameter name="MEM_DDR4_MR1" value="67329" />
  <parameter name="MEM_DDR4_MR0" value="2068" />
  <parameter name="PHY_RLD2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MR3" value="197120" />
  <parameter name="MEM_DDR4_MR2" value="131096" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODTN" value=",," />
  <parameter name="CTRL_DDR4_SELF_REFRESH_EN" value="false" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="MEM_RLD2_DQ_WIDTH" value="9" />
  <parameter name="PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
  <parameter name="DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
  <parameter name="BOARD_LPDDR3_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_QDR4_DK_WIDTH" value="4" />
  <parameter name="BOARD_DDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_QDR2_TCQH_NS" value="0.71" />
  <parameter name="BOARD_DDR4_WDATA_ISI_NS" value="0.09" />
  <parameter name="CTRL_DDR3_STARVE_LIMIT" value="10" />
  <parameter name="MEM_QDR2_DATA_WIDTH" value="36" />
  <parameter name="MEM_LPDDR3_TRAS_NS" value="42.5" />
  <parameter name="BOARD_RLD3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_DDR3_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_QDR4_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_DDR4_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_WLSELECT" value="Set A" />
  <parameter name="MEM_DDR4_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR4_TRAS_NS" value="32.0" />
  <parameter name="MEM_LPDDR3_TRFC_NS" value="210.0" />
  <parameter name="PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter
     name="DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_CK_WIDTH" value="1" />
  <parameter name="PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR4_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
  <parameter name="MEM_RLD3_SPEEDBIN_ENUM" value="RLD3_SPEEDBIN_093E" />
  <parameter name="MEM_DDR4_TRFC_NS" value="260.0" />
  <parameter name="MEM_QDR4_TRL_CYC" value="8" />
  <parameter name="MEM_DDR3_NUM_OF_DIMMS" value="1" />
  <parameter
     name="PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_QDR4_CK_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_QDR4_CR0" value="0" />
  <parameter name="BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="MEM_QDR4_CR1" value="0" />
  <parameter name="MEM_QDR4_CR2" value="0" />
  <parameter name="MEM_QDR4_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_WRITE_DBI" value="false" />
  <parameter name="PHY_DDR4_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="MEM_DDR4_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_TTL_CKE_WIDTH" value="1" />
  <parameter name="MEM_RLD3_DQ_PER_DEVICE" value="36" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="MEM_DDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_ADDR_WIDTH" value="10" />
  <parameter name="PHY_DDR4_PING_PONG_EN" value="false" />
  <parameter name="MEM_QDR2_TCCQO_NS" value="0.45" />
  <parameter name="BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="BOARD_LPDDR3_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="false" />
  <parameter name="MEM_DDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_SPD_139_DB_REV" value="0" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_LRDIMM_EXTENDED_CONFIG" value="" />
  <parameter name="MEM_RLD3_TDS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TINIT_CK" value="499" />
  <parameter name="MEM_DDR4_SELF_RFSH_ABORT" value="false" />
  <parameter name="PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_QDR2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
  <parameter name="PHY_RLD3_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CAL_MODE" value="0" />
  <parameter name="MEM_DDR3_TRFC_CYC" value="171" />
  <parameter name="EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR4_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="MEM_DDR4_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TRL_CYC" value="10" />
  <parameter name="CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="PHY_RLD3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_WTCL" value="12" />
  <parameter name="MEM_RLD3_DEPTH_EXPANDED" value="false" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_TDH_PS" value="55" />
  <parameter
     name="PHY_DDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
  <parameter
     name="PHY_QDR2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_DDR3_TDS_PS" value="53" />
  <parameter name="PHY_QDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TTL_RM_WIDTH" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter
     name="PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PLL_COMPENSATION_MODE" value="emif" />
  <parameter name="BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TRAS_CYC" value="34" />
  <parameter name="PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_QDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_DB_RTT_NOM_ENUM" value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
  <parameter name="CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_QDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="IS_ED_SLAVE" value="false" />
  <parameter name="MEM_DDR3_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_RLD3_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PHY_LPDDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
  <parameter name="DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
  <parameter name="BOARD_QDR4_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="MEM_LPDDR3_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_MR3" value="0" />
  <parameter name="MEM_LPDDR3_MR2" value="0" />
  <parameter name="MEM_LPDDR3_MR1" value="0" />
  <parameter name="PREV_PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_LPDDR3_MR11" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="MEM_DDR3_DM_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter
     name="MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
     value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
  <parameter name="DIAG_QDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_QDR4_TQKQ_MAX_PS" value="75" />
  <parameter name="PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR4_STARTING_VREFIN" value="61.0" />
  <parameter name="PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_TWR_CYC" value="18" />
  <parameter name="MEM_QDR2_TCQDOH_NS" value="-0.09" />
  <parameter name="DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR4_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="MEM_DDR4_WRITE_CRC" value="false" />
  <parameter name="MEM_DDR3_TTL_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
  <parameter name="MEM_QDR2_BWS_N_WIDTH" value="4" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="22.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="11.2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="11.2" />
  <parameter name="DIAG_QDR2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_CYC" value="3120" />
  <parameter name="MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
  <parameter name="MEM_DDR4_VDIVW_TOTAL" value="130" />
  <parameter name="MEM_DDR3_RM_WIDTH" value="0" />
  <parameter name="MEM_DDR4_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TFAW_CYC" value="33" />
  <parameter name="CTRL_RLD3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR3_RTT_NOM_ENUM" value="DDR3_RTT_NOM_ODT_DISABLED" />
  <parameter name="BOARD_DDR3_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="DIAG_RLD2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PHY_QDR4_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TDS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_W_DERIVED_ODTN" value=",," />
  <parameter name="MEM_DDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_SIM_REGTEST_MODE" value="false" />
  <parameter name="PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
  <parameter name="MEM_RLD3_ADDR_WIDTH" value="20" />
  <parameter name="MEM_DDR4_RDIMM_CONFIG" value="" />
  <parameter name="MEM_QDR4_TISH_PS" value="150" />
  <parameter name="BOARD_LPDDR3_WDATA_ISI_NS" value="0.0" />
  <parameter
     name="DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT0" value=",," />
  <parameter name="MEM_DDR4_TQH_CYC" value="0.38" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT3" value=",," />
  <parameter name="MEM_DDR3_W_DERIVED_ODT1" value=",," />
  <parameter name="MEM_DDR3_W_DERIVED_ODT2" value=",," />
  <parameter name="CTRL_MMR_EN" value="false" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="CTRL_DDR3_ECC_EN" value="false" />
  <parameter name="PHY_TARGET_IS_PRODUCTION" value="true" />
  <parameter name="MEM_DDR4_DB_RTT_WR_ENUM" value="DDR4_DB_RTT_WR_RZQ_3" />
  <parameter name="MEM_QDR4_DQ_WIDTH" value="72" />
  <parameter name="BOARD_DDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_TIS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TFAW_CYC" value="40" />
  <parameter name="DIAG_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_USE_ABSTRACT_PHY" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4" value="152.42857142857142" />
  <parameter name="PHY_QDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3" value="152.42857142857142" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2" value="266.75" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1" value="533.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5" value="100.0" />
  <parameter name="DIAG_RS232_UART_BAUDRATE" value="57600" />
  <parameter name="MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
  <parameter name="MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
  <parameter name="MEM_DDR3_TWLS_PS" value="125.0" />
  <parameter name="MEM_DDR4_TTL_DQS_WIDTH" value="8" />
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR2_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_RDATA_SLEW_RATE" value="3.5" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0" value="266.75" />
  <parameter
     name="PHY_RLD2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_DDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="EX_DESIGN_GUI_GEN_SIM" value="true" />
  <parameter name="PHY_RZQ" value="240" />
  <parameter
     name="EX_DESIGN_GUI_QDR2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_7" />
  <parameter name="MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
  <parameter name="BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TRCD_NS" value="18.0" />
  <parameter name="EX_DESIGN_GUI_DDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_RLD3_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM" value="RLD3_OUTPUT_DRIVE_40" />
  <parameter name="DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
  <parameter name="BOARD_QDR2_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_DQ_WIDTH" value="32" />
  <parameter name="MEM_DDR3_TWLH_PS" value="125.0" />
  <parameter name="PHY_DDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="1D" />
  <parameter name="PHY_QDR4_CK_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_QDR4_TCKDK_MAX_PS" value="150" />
  <parameter name="CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="MEM_QDR4_TASH_PS" value="170" />
  <parameter name="PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_RLD3_TCKQK_MAX_PS" value="135" />
  <parameter name="MEM_QDR4_DK_PER_PORT_WIDTH" value="2" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_QDR2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
  <parameter name="CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="PHY_DDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_TTL_NUM_OF_READ_GROUPS" value="8" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
     value="TARGET_DEV_KIT_NONE" />
  <parameter
     name="DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
  <parameter name="DIAG_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR4_SPD_135_RCD_REV" value="0" />
  <parameter name="MEM_DDR4_TIS_AC_MV" value="100" />
  <parameter name="MEM_QDR4_TCSH_PS" value="170" />
  <parameter name="MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
  <parameter name="BOARD_LPDDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_QDR2_TRL_CYC" value="2.5" />
  <parameter name="MEM_DDR4_WRITE_PREAMBLE" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
  <parameter name="MEM_LPDDR3_DM_WIDTH" value="1" />
  <parameter
     name="PHY_QDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TRP_CYC" value="17" />
  <parameter name="PLL_SPEEDGRADE" value="2" />
  <parameter
     name="PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="CTRL_QDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter
     name="PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_RLD3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED" value="false" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
  <parameter name="PHY_LPDDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_DQ_WIDTH" value="64" />
  <parameter name="MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
  <parameter name="BOARD_DDR3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TRAS_CYC" value="36" />
  <parameter name="PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED" value="false" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
  <parameter
     name="MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
     value="DDR4_ALERT_N_PLACEMENT_AUTO" />
  <parameter name="MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_INTERFACE_ID" value="0" />
  <parameter name="BOARD_DDR4_RCLK_ISI_NS" value="0.15" />
  <parameter name="BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PHY_DDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_TARGET_IS_ES" value="false" />
  <parameter name="DIAG_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_DDR3_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_CA_LEVEL_EN" value="false" />
  <parameter name="MEM_DDR4_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR4_TRFC_CYC" value="278" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
  <parameter name="DIAG_LPDDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter
     name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3"
     value="152.42857142857142" />
  <parameter
     name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4"
     value="152.42857142857142" />
  <parameter name="MEM_DDR4_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="DIAG_DDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_RLD2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="533.5" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="266.75" />
  <parameter name="BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
  <parameter name="DIAG_RLD3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="266.75" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_CS_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TDQSQ_PS" value="135" />
  <parameter name="PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_QDR4_DINV_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_MAX_POWERDOWN" value="false" />
  <parameter name="PHY_DDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
  <parameter name="MEM_LPDDR3_TRFC_CYC" value="168" />
  <parameter name="PHY_DDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="MEM_WRITE_LATENCY" value="12" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS" value="true" />
  <parameter name="EX_DESIGN_GUI_DDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="CTRL_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="BOARD_QDR4_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_NWR" value="LPDDR3_NWR_NWR12" />
  <parameter name="DIAG_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="MEM_DDR3_TINIT_CK" value="499" />
  <parameter name="BOARD_DDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
  <parameter name="DIAG_RLD3_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR4_TDSS_CYC" value="0.18" />
  <parameter name="DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
  <parameter name="MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
  <parameter name="MEM_RLD2_DQ_PER_WR_GROUP" value="9" />
  <parameter name="BOARD_RLD3_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="MEM_LPDDR3_SPEEDBIN_ENUM" value="LPDDR3_SPEEDBIN_1600" />
  <parameter name="DIAG_DDR3_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR3_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR3_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_RLD3_MR0" value="0" />
  <parameter name="CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_ADDR_WIDTH" value="17" />
  <parameter name="MEM_DDR4_RCD_PARITY_CONTROL_WORD" value="13" />
  <parameter name="MEM_RLD2_TAS_NS" value="0.3" />
  <parameter name="CTRL_DDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR2_THD_NS" value="0.18" />
  <parameter name="CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC" value="4" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="system_bd_fpga_ddr4_cntrl" />
  <parameter name="MEM_RLD3_MR2" value="0" />
  <parameter name="MEM_RLD3_MR1" value="0" />
  <parameter
     name="PHY_DDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TWTR_CYC" value="6" />
  <parameter name="PHY_AC_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_QDR2_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR4_CFG_GEN_DBE" value="false" />
  <parameter name="BOARD_LPDDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD2_DQ_PER_DEVICE" value="9" />
  <parameter name="MEM_DDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="PHY_LPDDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter
     name="MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
  <parameter name="MEM_RLD3_TIH_DC_MV" value="100" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PHY_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_DDR4_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_LPDDR3_TDQSS_CYC" value="1.25" />
  <parameter name="MEM_LPDDR3_TDS_AC_MV" value="150" />
  <parameter name="MEM_RLD2_TAH_NS" value="0.3" />
  <parameter name="MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
  <parameter name="BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TTL_CKE_WIDTH" value="1" />
  <parameter name="PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="DIAG_ENABLE_JTAG_UART_HEX" value="false" />
  <parameter name="PHY_QDR2_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CS_PER_DIMM" value="1" />
  <parameter name="PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="BOARD_DDR3_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TIS_PS" value="62" />
  <parameter name="MEM_DDR4_TIH_PS" value="87" />
  <parameter name="DIAG_RLD3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR3_TRP_NS" value="13.09" />
  <parameter name="BOARD_DDR3_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="CTRL_QDR2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR4_TFAW_NS" value="30.0" />
  <parameter name="PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TDQSS_CYC" value="0.27" />
  <parameter name="PHY_LPDDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
  <parameter name="MEM_RLD3_DQ_WIDTH" value="36" />
  <parameter name="PHY_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_RLD3_DQ_PER_WR_GROUP" value="18" />
  <parameter name="DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
  <parameter name="DIAG_ECLIPSE_DEBUG" value="false" />
  <parameter name="PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_QDR2_BL" value="4" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
  <parameter name="MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
  <parameter name="MEM_DDR3_TWTR_CYC" value="8" />
  <parameter name="BOARD_RLD3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD3_DK_WIDTH" value="2" />
  <parameter name="MEM_DDR4_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
  <parameter name="MEM_TTL_NUM_OF_WRITE_GROUPS" value="8" />
  <parameter name="MEM_DDR4_TTL_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_IO_VOLTAGE" value="1.5" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
  <parameter name="MEM_DDR4_DLL_EN" value="true" />
  <parameter name="MEM_QDR4_QK_WIDTH" value="4" />
  <parameter name="MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="PHY_RLD3_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
  <parameter name="MEM_QDR4_TCKDK_MIN_PS" value="-150" />
  <parameter
     name="PHY_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="BOARD_QDR2_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_TDQSCK_PS" value="175" />
  <parameter name="BOARD_QDR2_AC_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_DDR3_TRTP_CYC" value="8" />
  <parameter name="DIAG_DDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="CTRL_ECC_EN" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TRRD_CYC" value="6" />
  <parameter name="DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_TIMING_REGTEST_MODE" value="false" />
  <parameter name="PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TREFI_CYC" value="8320" />
  <parameter name="BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PHY_RLD2_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
  <parameter name="MEM_QDR4_DATA_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_PING_PONG_EN" value="false" />
  <parameter name="CTRL_DDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PHY_RLD3_IO_VOLTAGE" value="1.2" />
  <parameter name="BOARD_RLD3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TDQSQ_PS" value="75" />
  <parameter name="MEM_DDR4_TWTR_S_CYC" value="2" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
  <parameter name="MEM_QDR4_QK_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_RLD3_DM_WIDTH" value="2" />
  <parameter name="MEM_DDR3_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_181\synth\system_bd_altera_emif_181_gw6i5oi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_181\synth\system_bd_altera_emif_181_gw6i5oi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_181\synth\system_bd_altera_emif_181_gw6i5oi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_181\synth\system_bd_altera_emif_181_gw6i5oi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/hwtcl/altera_emif/altera_emif_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_cal_slave/ip_core_nf/altera_emif_cal_slave_nf_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="fpga_ddr4_cntrl" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_181_gw6i5oi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_cal_slave_nf_181_bp3yf6q"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_iih3una"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_onchip_memory2_181_76knrqa"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_76knrqa --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0061_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0061_ioaux_soft_ram_gen//system_bd_altera_avalon_onchip_memory2_181_76knrqa_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_arch_nf_181_s254kwy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_pio"
   version="18.1"
   name="system_bd_altera_avalon_pio_181_wvvmw7a">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="LEVEL" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_pio_181\synth\system_bd_altera_avalon_pio_181_wvvmw7a.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_pio_181\synth\system_bd_altera_avalon_pio_181_wvvmw7a.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="sys_gpio_in" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_pio_181_wvvmw7a"</message>
   <message level="Info" culprit="sys_gpio_in">Starting RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'</message>
   <message level="Info" culprit="sys_gpio_in">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_wvvmw7a --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0008_sys_gpio_in_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0008_sys_gpio_in_gen//system_bd_altera_avalon_pio_181_wvvmw7a_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_gpio_in">Done RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_pio"
   version="18.1"
   name="system_bd_altera_avalon_pio_181_o6mwuyy">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_pio_181\synth\system_bd_altera_avalon_pio_181_o6mwuyy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_pio_181\synth\system_bd_altera_avalon_pio_181_o6mwuyy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="sys_gpio_out" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_pio_181_o6mwuyy"</message>
   <message level="Info" culprit="sys_gpio_out">Starting RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'</message>
   <message level="Info" culprit="sys_gpio_out">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_o6mwuyy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0009_sys_gpio_out_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0009_sys_gpio_out_gen//system_bd_altera_avalon_pio_181_o6mwuyy_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_gpio_out">Done RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'</message>
  </messages>
 </entity>
 <entity
   kind="altera_arria10_hps"
   version="18.1"
   name="system_bd_altera_arria10_hps_181_xmqpmyi">
  <parameter name="F2H_SDRAM5_CLOCK_FREQ" value="100" />
  <parameter name="EMAC2_CLK" value="250" />
  <parameter name="S2FINTERRUPT_QSPI_Enable" value="false" />
  <parameter name="CLK_S2F_USER1_SOURCE" value="0" />
  <parameter name="EMAC_PTP_REF_CLK" value="100" />
  <parameter name="F2H_FREE_CLK_Enable" value="false" />
  <parameter name="SPIS1_Mode" value="N/A" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK" value="2.5" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK" value="2.5" />
  <parameter name="NOCDIV_CS_TRACECLK" value="0" />
  <parameter name="S2FINTERRUPT_L4TIMER_Enable" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN" value="100" />
  <parameter name="S2FINTERRUPT_HMC_Enable" value="false" />
  <parameter name="CLK_SDMMC_SOURCE" value="1" />
  <parameter name="H2F_COLD_RST_Enable" value="false" />
  <parameter name="F2SDRAM2_ENABLED" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN" value="100" />
  <parameter
     name="DB_port_pins"
     value="spim0_miso_i {0 rxd} usb0_ulpi_stp {0 ulpi_stp} emac0_ptp_aux_ts_trig_i {0 ts_trig} uart1_dsr_n {0 dsr_n} spim0_ss1_n_o {0 ss_cs1} qspi_io0_o {0 mo0} emac1_ptp_pps_o {0 ptp_pps} emac1_phy_txclk_o {0 tx_clk_o} spim1_ss1_n_o {0 ss_cs1} sdmmc_clk_in {0 clk_in} emac0_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_ptp_tstmp_en {0 ptp_tstmp_en} emac1_clk_tx_i {0 tx_clk_i} uart1_dcd_n {0 dcd_n} spim0_ss3_n_o {0 ss_cs3} spim0_sclk_out {0 sclk_out} spis1_miso_o {0 txd} spim1_ss3_n_o {0 ss_cs3} emac1_gmii_mdi_i {0 mdi} emac0_phy_rxer_i {0 rxer} emac1_rst_clk_tx_n_o {0 rst_clk_tx_n_o} emac0_clk_rx_i {0 rx_clk} uart0_rts_n {0 rts_n} spis0_sclk_in {0 sclk_in} trace_s2f_clk {0 s2f_clk} i2c_emac0_sda_i {0 ic_data_in_a} spis1_sclk_in {0 sclk_in} usb1_ulpi_stp {0 ulpi_stp} emac2_gmii_mdo_o {0 mdo} emac1_phy_rxdv_i {0 rxdv} i2c1_scl_oe {0 ic_clk_oe} uart1_cts_n {0 cts_n} emac0_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} uart1_ri_n {0 ri_n} spis0_miso_o {0 txd} emac2_clk_tx_i {0 tx_clk_i} emac0_gmii_mdc_o {0 mdc} emac1_phy_col_i {0 col} emac2_phy_txen_o {0 txen} uart0_rx {0 sin} spim1_sclk_out {0 sclk_out} qspi_io1_i {0 mi1} emac0_rst_clk_tx_n_o {0 rst_clk_tx_n_o} i2c_emac2_scl_i {0 ic_clk_in_a} i2c1_sda_i {0 ic_data_in_a} emac1_phy_crs_i {0 crs} usb0_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} sdmmc_cmd_i {0 ccmd_i} emac2_phy_txer_o {0 txer} uart0_dsr_n {0 dsr_n} spis0_miso_oe {0 ssi_oe_n} emac1_clk_rx_i {0 rx_clk} i2c0_scl_oe {0 ic_clk_oe} spis1_miso_oe {0 ssi_oe_n} emac1_ptp_aux_ts_trig_i {0 ts_trig} uart0_dcd_n {0 dcd_n} qspi_io1_o {0 mo1} emac2_ptp_pps_o {0 ptp_pps} usb0_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} usb0_ulpi_nxt {0 ulpi_nxt} emac0_gmii_mdo_o_e {0 mdo_en} emac0_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac1_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} sdmmc_cmd_o {0 ccmd_o} sdmmc_card_intn_i {0 card_int_n} sdmmc_pwr_ena_o {0 pwer_en_o} emac1_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac2_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} sdmmc_cclk_out {0 cclk_out} sdmmc_rstn_o {0 rst_out_n} sdmmc_cdn_i {0 cd_i_n} emac0_gmii_mdo_o {0 mdo} i2c_emac2_scl_oe {0 ic_clk_oe} i2c1_sda_oe {0 ic_data_oe} uart0_cts_n {0 cts_n} usb0_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} sdmmc_vs_o {0 vs_o} emac2_clk_rx_i {0 rx_clk} emac0_phy_txen_o {0 txen} emac0_ptp_tstmp_en {0 ptp_tstmp_en} uart1_dtr_n {0 dtr_n} emac1_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_scl_i {0 ic_clk_in_a} i2c0_sda_i {0 ic_data_in_a} usb1_ulpi_nxt {0 ulpi_nxt} emac2_phy_col_i {0 col} qspi_io2_i {0 mi2} nand_adq_i {0 adq_in0 1 adq_in1 2 adq_in2 3 adq_in3 4 adq_in4 5 adq_in5 6 adq_in6 7 adq_in7 8 adq_in8 10 adq_in10 9 adq_in9 11 adq_in11 12 adq_in12 13 adq_in13 14 adq_in14 15 adq_in15} emac2_gmii_mdi_i {0 mdi} emac0_phy_txer_o {0 txer} uart0_tx {0 sout} spis1_mosi_i {0 rxd} spis0_ss_in_n {0 ss_in_n} spim1_mosi_o {0 txd} emac2_phy_crs_i {0 crs} emac1_phy_rxer_i {0 rxer} i2c_emac1_scl_oe {0 ic_clk_oe} i2c0_sda_oe {0 ic_data_oe} spis1_ss_in_n {0 ss_in_n} nand_ale_o {0 ale_out} spim0_ss0_n_o {0 ss_cs0} usb0_ulpi_dir {0 ulpi_dir} emac0_phy_txclk_o {0 tx_clk_o} uart1_out1_n {0 out1_n} spim1_ss0_n_o {0 ss_cs0} sdmmc_cmd_oe {0 ccmd_en} nand_cle_o {0 cle_out} uart0_ri_n {0 ri_n} spim0_ss2_n_o {0 ss_cs2} qspi_io3_hold_o {0 mo3_hold} emac2_phy_txclk_o {0 tx_clk_o} emac2_ptp_aux_ts_trig_i {0 ts_trig} emac2_phy_rxdv_i {0 rxdv} spim1_ss2_n_o {0 ss_cs2} usb0_ulpi_clk {0 ulpi_clk} nand_adq_o {0 adq_out0 1 adq_out1 2 adq_out2 3 adq_out3 4 adq_out4 5 adq_out5 6 adq_out6 7 adq_out7 8 adq_out8 10 adq_out10 9 adq_out9 11 adq_out11 12 adq_out12 13 adq_out13 14 adq_out14 15 adq_out15} sdmmc_data_i {0 cdata_in0 4 cdata_in4 5 cdata_in5 1 cdata_in1 2 cdata_in2 6 cdata_in6 7 cdata_in7 3 cdata_in3} emac2_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_gmii_mdc_o {0 mdc} uart1_rx {0 sin} spis0_mosi_i {0 rxd} spim0_mosi_o {0 txd} emac2_gmii_mdo_o_e {0 mdo_en} i2c_emac2_sda_oe {0 ic_data_oe} i2c_emac0_scl_oe {0 ic_clk_oe} trace_data {17 d17 0 d0 18 d18 1 d1 20 d20 19 d19 2 d2 21 d21 3 d3 22 d22 4 d4 23 d23 5 d5 6 d6 24 d24 25 d25 7 d7 8 d8 26 d26 27 d27 9 d9 10 d10 11 d11 28 d28 29 d29 12 d12 30 d30 31 d31 13 d13 14 d14 15 d15 16 d16} sdmmc_data_oe {0 cdata_out_en0 4 cdata_out_en4 5 cdata_out_en5 1 cdata_out_en1 2 cdata_out_en2 6 cdata_out_en6 7 cdata_out_en7 3 cdata_out_en3} qspi_s2f_clk {0 s2f_clk} qspi_sclk_out {0 sck_out} uart0_out1_n {0 out1_n} spim0_ss_in_n {0 ss_in_n} nand_rdy_busy_i {0 rdy_bsy_in0 1 rdy_bsy_in1 2 rdy_bsy_in2 3 rdy_bsy_in3} nand_adq_oe {0 adq_oe0} uart0_dtr_n {0 dtr_n} spim1_ss_in_n {0 ss_in_n} usb1_ulpi_dir {0 ulpi_dir} sdmmc_data_o {0 cdata_out0 4 cdata_out4 5 cdata_out5 1 cdata_out1 2 cdata_out2 6 cdata_out6 7 cdata_out7 3 cdata_out3} qspi_mo_oe {0 n_mo_en0 1 n_mo_en1 2 n_mo_en2 3 n_mo_en3} emac2_ptp_tstmp_data {0 ptp_tstmp_data} i2c_emac2_sda_i {0 ic_data_in_a} i2c_emac0_scl_i {0 ic_clk_in_a} emac2_ptp_tstmp_en {0 ptp_tstmp_en} emac0_gmii_mdi_i {0 mdi} usb1_ulpi_clk {0 ulpi_clk} nand_wp_o {0 wp_outn} emac2_rst_clk_rx_n_o {0 rst_clk_rx_n_o} emac2_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_sda_oe {0 ic_data_oe} qspi_io3_i {0 mi3} i2c1_scl_i {0 ic_clk_in_a} qspi_ss_o {0 n_ss_out0 1 n_ss_out1 2 n_ss_out2 3 n_ss_out3} qspi_io2_wpn_o {0 mo2_wpn} emac0_phy_rxdv_i {0 rxdv} emac0_ptp_pps_o {0 ptp_pps} emac1_gmii_mdo_o {0 mdo} trace_clk_ctl {0 clk_ctl} nand_we_o {0 we_outn} emac1_ptp_tstmp_data {0 ptp_tstmp_data} uart1_out2_n {0 out2_n} emac1_phy_txen_o {0 txen} emac1_rst_clk_rx_n_o {0 rst_clk_rx_n_o} i2c_emac0_sda_oe {0 ic_data_oe} usb1_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} nand_re_o {0 re_outn} trace_clkin {0 clkin} emac1_phy_txer_o {0 txer} uart1_tx {0 sout} usb1_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} emac2_phy_rxer_i {0 rxer} spim1_miso_i {0 rxd} emac0_ptp_tstmp_data {0 ptp_tstmp_data} uart1_rts_n {0 rts_n} uart0_out2_n {0 out2_n} sdmmc_wp_i {0 wp_i} emac0_clk_tx_i {0 tx_clk_i} i2c_emac1_sda_i {0 ic_data_in_a} spim0_mosi_oe {0 ssi_oe_n} usb1_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} emac0_phy_col_i {0 col} emac0_rst_clk_rx_n_o {0 rst_clk_rx_n_o} spim1_mosi_oe {0 ssi_oe_n} qspi_io0_i {0 mi0} emac0_phy_crs_i {0 crs} emac1_gmii_mdo_o_e {0 mdo_en} nand_ce_o {0 ce_outn0 1 ce_outn1 2 ce_outn2 3 ce_outn3} emac2_gmii_mdc_o {0 mdc} i2c0_scl_i {0 ic_clk_in_a} emac2_rst_clk_tx_n_o {0 rst_clk_tx_n_o}" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN" value="100" />
  <parameter name="F2H_AXI_CLOCK_FREQ" value="100" />
  <parameter name="MAINPLLGRP_VCO_NUMER" value="159" />
  <parameter name="SDMMC_REF_CLK" value="200" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT" value="100" />
  <parameter name="CLK_EMACA_SOURCE" value="1" />
  <parameter name="PERPLLGRP_EMACB_CNT" value="900" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT" value="100" />
  <parameter name="MAINPLLGRP_HMC_PLL_REF_CNT" value="900" />
  <parameter name="UART1_Mode" value="Flow_control" />
  <parameter name="SPIM1_Mode" value="N/A" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN" value="100" />
  <parameter name="S2FINTERRUPT_CLOCKPERIPHERAL_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SPIM1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_UART1_Enable" value="false" />
  <parameter name="I2C0_Mode" value="N/A" />
  <parameter name="EMAC1_SWITCH_Enable" value="false" />
  <parameter name="S2FINTERRUPT_EMAC2_Enable" value="false" />
  <parameter name="hps_device_family" value="Arria 10" />
  <parameter name="NOCDIV_L4MPCLK" value="1" />
  <parameter name="S2FINTERRUPT_I2C1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SPIS1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_USB0_Enable" value="false" />
  <parameter name="EMAC2_PTP" value="false" />
  <parameter name="H2F_USER0_CLK_FREQ" value="175" />
  <parameter name="L4_SYS_FREE_CLK" value="1" />
  <parameter name="H2F_CTI_CLOCK_FREQ" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN" value="100" />
  <parameter name="USB1_Mode" value="default" />
  <parameter name="NOCDIV_CS_ATCLK" value="0" />
  <parameter name="EMAC0_SWITCH_Enable" value="false" />
  <parameter name="PERI_PLL_MANUAL_VCO_FREQ" value="2000" />
  <parameter name="DEFAULT_MPU_CLK" value="1000" />
  <parameter name="QSPI_Mode" value="N/A" />
  <parameter name="PERPLLGRP_SDMMC_CNT" value="9" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN" value="100" />
  <parameter name="F2H_DBG_RST_Enable" value="false" />
  <parameter name="USB0_PinMuxing" value="Unused" />
  <parameter name="EMAC0SEL" value="0" />
  <parameter name="MAINPLLGRP_GPIO_DB_CNT" value="900" />
  <parameter name="S2FINTERRUPT_GPIO_Enable" value="false" />
  <parameter name="OVERIDE_PERI_PLL" value="false" />
  <parameter name="DISABLE_PERI_PLL" value="false" />
  <parameter name="Quad_1_Save" value="" />
  <parameter name="pin_muxing_check" value="" />
  <parameter name="MAINPLLGRP_EMAC_PTP_CNT" value="900" />
  <parameter name="H2F_DEBUG_APB_CLOCK_FREQ" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK" value="100" />
  <parameter name="quartus_ini_hps_ip_enable_test_interface" value="false" />
  <parameter name="MAINPLLGRP_S2F_USER0_CNT" value="11" />
  <parameter name="TESTIOCTRL_MAINCLKSEL" value="8" />
  <parameter name="Quad_2_Save" value="" />
  <parameter
     name="DB_iface_ports"
     value="emac0_tx_clk_in {@orderednames emac0_clk_tx_i emac0_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} emac0_gtx_clk {emac0_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk} @orderednames emac0_phy_txclk_o} spim0 {spim0_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim0_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim0_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim0_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim0_mosi_o {direction Output atom_signal_name mosi_o role mosi_o} spim0_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim0_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o}} emac1_gtx_clk {@orderednames emac1_phy_txclk_o emac1_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} spim1 {spim1_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim1_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o} spim1_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim1_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim1_mosi_o spim1_miso_i spim1_ss_in_n spim1_mosi_oe spim1_ss0_n_o spim1_ss1_n_o spim1_ss2_n_o spim1_ss3_n_o} spim1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim1_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim1_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim1_mosi_o {direction Output atom_signal_name mosi_o role mosi_o}} emac2_gtx_clk {@orderednames emac2_phy_txclk_o emac2_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} sdmmc_clk_in {@orderednames sdmmc_clk_in sdmmc_clk_in {direction Input atom_signal_name clk_in role clk}} i2cemac1_scl_in {i2c_emac1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac1_scl_i} spim0_sclk_out {spim0_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim0_sclk_out} qspi {qspi_ss_o {direction Output atom_signal_name ss_o role ss_o} qspi_io0_i {direction Input atom_signal_name io0_i role io0_i} qspi_io2_wpn_o {direction Output atom_signal_name io2_wpn_o role io2_wpn_o} qspi_io1_i {direction Input atom_signal_name io1_i role io1_i} @orderednames {qspi_io0_i qspi_io1_i qspi_io2_i qspi_io3_i qspi_io0_o qspi_io1_o qspi_io2_wpn_o qspi_io3_hold_o qspi_mo_oe qspi_ss_o} qspi_io2_i {direction Input atom_signal_name io2_i role io2_i} qspi_io0_o {direction Output atom_signal_name io0_o role io0_o} qspi_io3_hold_o {direction Output atom_signal_name io3_hold_o role io3_hold_o} qspi_io1_o {direction Output atom_signal_name io1_o role io1_o} qspi_io3_i {direction Input atom_signal_name io3_i role io3_i} qspi_mo_oe {direction Output atom_signal_name mo_oe role mo_oe}} i2cemac1_clk {i2c_emac1_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac1_scl_oe} emac0 {emac0_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac0_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} @orderednames {emac0_phy_txd_o emac0_phy_mac_speed_o emac0_phy_txen_o emac0_phy_txer_o emac0_phy_rxdv_i emac0_phy_rxer_i emac0_phy_rxd_i emac0_phy_col_i emac0_phy_crs_i emac0_gmii_mdo_o emac0_gmii_mdo_o_e emac0_gmii_mdi_i emac0_ptp_pps_o emac0_ptp_aux_ts_trig_i emac0_ptp_tstmp_data emac0_ptp_tstmp_en} emac0_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac0_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac0_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac0_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac0_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac0_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac0_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac0_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac0_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac0_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac0_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac0_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac0_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac0_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o}} emac1 {emac1_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} @orderednames {emac1_phy_mac_speed_o emac1_phy_txd_o emac1_phy_txen_o emac1_phy_txer_o emac1_phy_rxdv_i emac1_phy_rxer_i emac1_phy_rxd_i emac1_phy_col_i emac1_phy_crs_i emac1_gmii_mdo_o emac1_gmii_mdo_o_e emac1_gmii_mdi_i emac1_ptp_pps_o emac1_ptp_aux_ts_trig_i emac1_ptp_tstmp_data emac1_ptp_tstmp_en} emac1_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac1_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac1_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac1_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac1_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac1_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac1_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac1_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac1_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} emac1_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac1_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac1_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac1_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac1_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac1_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i}} emac2 {emac2_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} @orderednames {emac2_phy_mac_speed_o emac2_phy_txd_o emac2_phy_txen_o emac2_phy_txer_o emac2_phy_rxdv_i emac2_phy_rxer_i emac2_phy_rxd_i emac2_phy_col_i emac2_phy_crs_i emac2_gmii_mdo_o emac2_gmii_mdo_o_e emac2_gmii_mdi_i emac2_ptp_pps_o emac2_ptp_aux_ts_trig_i emac2_ptp_tstmp_data emac2_ptp_tstmp_en} emac2_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac2_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac2_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac2_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac2_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac2_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac2_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac2_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac2_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac2_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac2_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac2_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac2_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac2_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac2_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i}} spis0_sclk_in {spis0_sclk_in {direction Input atom_signal_name clk role clk} @orderednames spis0_sclk_in} spis1_sclk_in {@orderednames spis1_sclk_in spis1_sclk_in {direction Input atom_signal_name clk role clk}} trace_s2f_clk {@orderednames trace_s2f_clk trace_s2f_clk {direction Output atom_signal_name s2f_clk role clk}} i2cemac0_scl_in {i2c_emac0_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac0_scl_i} emac0_tx_reset {emac0_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n} @orderednames emac0_rst_clk_tx_n_o} sdmmc {@orderednames {sdmmc_vs_o sdmmc_pwr_ena_o sdmmc_wp_i sdmmc_cdn_i sdmmc_card_intn_i sdmmc_cmd_i sdmmc_cmd_o sdmmc_cmd_oe sdmmc_data_i sdmmc_data_o sdmmc_data_oe} sdmmc_cmd_oe {direction Output atom_signal_name cmd_oe role cmd_oe} sdmmc_pwr_ena_o {direction Output atom_signal_name pwr_ena_o role pwr_ena_o} sdmmc_card_intn_i {direction Input atom_signal_name card_intn_i role card_intn_i} sdmmc_cmd_o {direction Output atom_signal_name cmd_o role cmd_o} sdmmc_data_i {direction Input atom_signal_name data_i role data_i} sdmmc_cdn_i {direction Input atom_signal_name cdn_i role cdn_i} sdmmc_data_oe {direction Output atom_signal_name data_oe role data_oe} sdmmc_vs_o {direction Output atom_signal_name vs_o role vs_o} sdmmc_wp_i {direction Input atom_signal_name wp_i role wp_i} sdmmc_data_o {direction Output atom_signal_name data_o role data_o} sdmmc_cmd_i {direction Input atom_signal_name cmd_i role cmd_i}} spim1_sclk_out {spim1_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim1_sclk_out} emac1_rx_clk_in {emac1_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac1_clk_rx_i} i2c0_clk {@orderednames i2c0_scl_oe i2c0_scl_oe {direction Output atom_signal_name scl_oe role clk}} emac1_tx_clk_in {@orderednames emac1_clk_tx_i emac1_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} i2cemac0 {i2c_emac0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c_emac0_sda_i i2c_emac0_sda_oe} i2c_emac0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac1_tx_reset {@orderednames emac1_rst_clk_tx_n_o emac1_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2cemac1 {@orderednames {i2c_emac1_sda_i i2c_emac1_sda_oe} i2c_emac1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} i2c_emac1_sda_i {direction Input atom_signal_name sda_i role sda_i}} i2cemac2 {i2c_emac2_sda_i {direction Input atom_signal_name sda_i role sda_i} @orderednames {i2c_emac2_sda_i i2c_emac2_sda_oe} i2c_emac2_sda_oe {direction Output atom_signal_name sda_oe role sda_oe}} emac0_rx_reset {@orderednames emac0_rst_clk_rx_n_o emac0_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n}} emac2_tx_reset {@orderednames emac2_rst_clk_tx_n_o emac2_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2c1_scl_in {i2c1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c1_scl_i} emac2_rx_clk_in {@orderednames emac2_clk_rx_i emac2_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk}} sdmmc_cclk {@orderednames sdmmc_cclk_out sdmmc_cclk_out {direction Output atom_signal_name cclk_o role clk}} emac2_md_clk {@orderednames emac2_gmii_mdc_o emac2_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk}} emac1_rx_reset {emac1_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac1_rst_clk_rx_n_o} emac2_tx_clk_in {emac2_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk} @orderednames emac2_clk_tx_i} uart0 {uart0_out1_n {direction Output atom_signal_name out1_n role out1_n} uart0_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} @orderednames {uart0_cts_n uart0_dsr_n uart0_dcd_n uart0_ri_n uart0_rx uart0_dtr_n uart0_rts_n uart0_out1_n uart0_out2_n uart0_tx} uart0_rx {direction Input atom_signal_name rx role rx} uart0_rts_n {direction Output atom_signal_name rts_n role rts_n} uart0_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart0_cts_n {direction Input atom_signal_name cts_n role cts_n} uart0_out2_n {direction Output atom_signal_name out2_n role out2_n} uart0_tx {direction Output atom_signal_name tx role tx} uart0_ri_n {direction Input atom_signal_name ri_n role ri_n} uart0_dcd_n {direction Input atom_signal_name dcd_n role dcd_n}} i2cemac0_clk {@orderednames i2c_emac0_scl_oe i2c_emac0_scl_oe {direction Output atom_signal_name scl_oe role clk}} uart1 {uart1_tx {direction Output atom_signal_name tx role tx} uart1_ri_n {direction Input atom_signal_name ri_n role ri_n} uart1_dcd_n {direction Input atom_signal_name dcd_n role dcd_n} @orderednames {uart1_cts_n uart1_dsr_n uart1_dcd_n uart1_ri_n uart1_rx uart1_dtr_n uart1_rts_n uart1_out1_n uart1_out2_n uart1_tx} uart1_out1_n {direction Output atom_signal_name out1_n role out1_n} uart1_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} uart1_rx {direction Input atom_signal_name rx role rx} uart1_rts_n {direction Output atom_signal_name rts_n role rts_n} uart1_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart1_cts_n {direction Input atom_signal_name cts_n role cts_n} uart1_out2_n {direction Output atom_signal_name out2_n role out2_n}} i2c0_scl_in {@orderednames i2c0_scl_i i2c0_scl_i {direction Input atom_signal_name scl_i role clk}} i2cemac2_clk {i2c_emac2_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac2_scl_oe} trace {trace_data {direction Output atom_signal_name data role data} @orderednames {trace_clk_ctl trace_clkin trace_data} trace_clk_ctl {direction Input atom_signal_name clk_ctl role clk_ctl} trace_clkin {direction Input atom_signal_name clkin role clkin}} emac1_md_clk {emac1_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac1_gmii_mdc_o} cm {@orderednames {}} qspi_sclk_out {qspi_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames qspi_sclk_out} qspi_s2f_clk {qspi_s2f_clk {direction Output atom_signal_name s2f_clk role clk} @orderednames qspi_s2f_clk} emac2_rx_reset {emac2_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac2_rst_clk_rx_n_o} emac0_md_clk {emac0_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac0_gmii_mdc_o} i2c1_clk {@orderednames i2c1_scl_oe i2c1_scl_oe {direction Output atom_signal_name scl_oe role clk}} nand {nand_ale_o {direction Output atom_signal_name ale_o role ale_o} nand_adq_o {direction Output atom_signal_name adq_o role adq_o} nand_wp_o {direction Output atom_signal_name wp_n_o role wp_n_o} nand_rdy_busy_i {direction Input atom_signal_name rdy_busy_i role rdy_busy_i} nand_adq_oe {direction Output atom_signal_name adq_oe role adq_oe} @orderednames {nand_adq_i nand_adq_oe nand_adq_o nand_ale_o nand_ce_o nand_cle_o nand_re_o nand_rdy_busy_i nand_we_o nand_wp_o} nand_re_o {direction Output atom_signal_name re_n_o role re_n_o} nand_cle_o {direction Output atom_signal_name cle_o role cle_o} nand_adq_i {direction Input atom_signal_name adq_i role adq_i} nand_ce_o {direction Output atom_signal_name ce_n_o role ce_n_o} nand_we_o {direction Output atom_signal_name we_n_o role we_n_o}} usb0 {usb0_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} usb0_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb0_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} @orderednames {usb0_ulpi_dir usb0_ulpi_nxt usb0_ulpi_data_i usb0_ulpi_stp usb0_ulpi_data_o usb0_ulpi_data_oe} usb0_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb0_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o} usb0_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe}} usb1_clk_in {usb1_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb1_ulpi_clk} usb1 {usb1_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe} usb1_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} @orderednames {usb1_ulpi_dir usb1_ulpi_nxt usb1_ulpi_data_i usb1_ulpi_stp usb1_ulpi_data_o usb1_ulpi_data_oe} usb1_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb1_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} usb1_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb1_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o}} sdmmc_reset {sdmmc_rstn_o {direction Output atom_signal_name rstn_o role reset} @orderednames sdmmc_rstn_o} spis0 {spis0_miso_o {direction Output atom_signal_name miso_o role miso_o} spis0_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} @orderednames {spis0_mosi_i spis0_ss_in_n spis0_miso_o spis0_miso_oe} spis0_mosi_i {direction Input atom_signal_name mosi_i role mosi_i} spis0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n}} spis1 {spis1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} @orderednames {spis1_mosi_i spis1_ss_in_n spis1_miso_o spis1_miso_oe} spis1_miso_o {direction Output atom_signal_name miso_o role miso_o} spis1_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} spis1_mosi_i {direction Input atom_signal_name mosi_i role mosi_i}} usb0_clk_in {usb0_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb0_ulpi_clk} i2cemac2_scl_in {@orderednames i2c_emac2_scl_i i2c_emac2_scl_i {direction Input atom_signal_name scl_i role clk}} i2c0 {i2c0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c0_sda_i i2c0_sda_oe} i2c0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac0_rx_clk_in {emac0_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac0_clk_rx_i} i2c1 {i2c1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {direction Input atom_signal_name sda_i role sda_i}}" />
  <parameter name="F2SDRAM_ADDRESS_WIDTH" value="32" />
  <parameter name="SPIS1_PinMuxing" value="Unused" />
  <parameter name="SDMMC_Mode" value="4-bit" />
  <parameter name="H2F_AXI_CLOCK_FREQ" value="100" />
  <parameter name="JAVA_ERROR_MSG" value="" />
  <parameter name="quartus_ini_hps_ip_override_sdmmc_4bit" value="false" />
  <parameter name="H2F_LW_AXI_CLOCK_FREQ" value="100000000" />
  <parameter name="EMAC2_SWITCH_Enable" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN" value="100" />
  <parameter name="BSEL" value="1" />
  <parameter name="quartus_ini_hps_ip_overide_f2sdram_delay" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN" value="100" />
  <parameter name="HMC_PLL_REF_CLK" value="800" />
  <parameter name="I2C1_PinMuxing" value="FPGA" />
  <parameter name="F2SINTERRUPT_Enable" value="true" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK" value="100" />
  <parameter name="SPIM0_PinMuxing" value="Unused" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK" value="100" />
  <parameter
     name="test_iface_definition"
     value="DFT_IN_ADVANCE 1 input DFT_IN_ATPG_CLK_SEL_N 1 input DFT_IN_ATPG_MODE_N 1 input DFT_IN_BIST_CPU_SI 1 input DFT_IN_BIST_L2_SI 1 input DFT_IN_BIST_PERI_SI 3 input DFT_IN_BIST_RST_N 1 input DFT_IN_BIST_SE_N 1 input DFT_IN_BISTCLK 1 input DFT_IN_BISTEN_N 1 input DFT_IN_BWADJ 12 input DFT_IN_CLKF 13 input DFT_IN_CLKOD 11 input DFT_IN_CLKOD_CTL 1 input DFT_IN_CLKOD_SCANCLK 1 input DFT_IN_CLKOD_SCANIN 1 input DFT_IN_CLKR 6 input DFT_IN_COMPRESS_ENABLE_N 1 input DFT_IN_ECCBYP_N 1 input DFT_IN_ENSAT 1 input DFT_IN_FASTEN 1 input DFT_IN_FREECLK_EN_N 1 input DFT_IN_IO_CONTROL 20 input DFT_IN_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_IO_TEST_MODE_N 1 input DFT_IN_JTAG_MODE 1 input DFT_IN_JTAG_UPDATE_DR 1 input DFT_IN_JTGHIGHZ 1 input DFT_IN_L4MPCLK_DIV_CTL_N 1 input DFT_IN_MAINPLL_BG_PWRDN 1 input DFT_IN_MAINPLL_BG_RESET 1 input DFT_IN_MAINPLL_REG_PWRDN 1 input DFT_IN_MAINPLL_REG_RESET 1 input DFT_IN_MAINPLL_REG_TEST_SEL 1 input DFT_IN_MEM_CPU_SI 1 input DFT_IN_MEM_L2_SI 1 input DFT_IN_MEM_PERI_SI 3 input DFT_IN_MEM_SE_N 1 input DFT_IN_MPFE_ATPG_MODE_N 1 input DFT_IN_MPFE_CLK_SEL_N 1 input DFT_IN_MPFE_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_MPFE_OCC_BYPASS_N 1 input DFT_IN_MPFE_OCC_ENABLE_N 1 input DFT_IN_MPFE_OCC_SI 1 input DFT_IN_MPFE_PIPELINE_SCAN_EN_N 1 input DFT_IN_MPFE_SCANEN_N 1 input DFT_IN_MPFE_SCANIN 14 input DFT_IN_MPFE_TEST_CLK_0 1 input DFT_IN_MPFE_TEST_CLK_1 1 input DFT_IN_MPFE_TEST_CLK_2 1 input DFT_IN_MPFE_TEST_CLOCK_EN_N 1 input DFT_IN_MPFE_TEST_MODE_N 1 input DFT_IN_MTESTEN_N 1 input DFT_IN_NOC_LEFT_SCANIN 15 input DFT_IN_NOC_RIGHT_SCANIN 10 input DFT_IN_OCC_ENABLE_N 1 input DFT_IN_OUTRESET 1 input DFT_IN_OUTRESETALL 1 input DFT_IN_PERIPHPLL_BG_PWRDN 1 input DFT_IN_PERIPHPLL_BG_RESET 1 input DFT_IN_PERIPHPLL_REG_PWRDN 1 input DFT_IN_PERIPHPLL_REG_RESET 1 input DFT_IN_PERIPHPLL_REG_TEST_SEL 1 input DFT_IN_PINMUX_SCANEN 1 input DFT_IN_PINMUX_SCANIN 1 input DFT_IN_PIPELINE_SCAN_EN_N 1 input DFT_IN_PLL_CLK_TESTBUS_SEL 4 input DFT_IN_PLL_DEBUG_TESTBUS_SEL 4 input DFT_IN_PLL_REG_EXT_SEL 1 input DFT_IN_PLL_REG_TEST_DRV 1 input DFT_IN_PLL_REG_TEST_OUT 1 input DFT_IN_PLL_REG_TEST_REP 1 input DFT_IN_PLLBYPASS 1 input DFT_IN_PLLBYPASS_SEL_N 1 input DFT_IN_PLLTEST_INPUT_EN_N 1 input DFT_IN_PRBS_TEST_ENABLE_N 1 input DFT_IN_PWRDN 1 input DFT_IN_REG_TEST_INT_EN_N 1 input DFT_IN_RESET 1 input DFT_IN_SCANEN_N 1 input DFT_IN_STEP 1 input DFT_IN_TCK 1 input DFT_IN_TDI 1 input DFT_IN_TEST 1 input DFT_IN_TEST_CLOCK 1 input DFT_IN_TEST_CLOCK_EN_N 60 input DFT_IN_TEST_INIT_N 1 input DFT_IN_TEST_SI 50 input DFT_IN_TESTMODE_N 1 input DFX_IN_RINGO_DATAIN 1 input DFX_IN_RINGO_ENABLE_N 1 input DFX_IN_RINGO_SCAN_EN_N 1 input DFX_IN_T2_CLK 1 input DFX_IN_T2_DATAIN 1 input DFX_IN_T2_SCAN_EN_N 1 input DFT_OUT_BIST_CPU_SO 1 output DFT_OUT_BIST_L2_SO 1 output DFT_OUT_BIST_PERI_SO 3 output DFT_OUT_CLKOD_SCANOUT 1 output DFT_OUT_MAINPLL_CLKOUT_0_7 1 output DFT_OUT_MAINPLL_CLKOUT_8_15 1 output DFT_OUT_MAINPLL_DEBUGOUT 1 output DFT_OUT_MAINPLL_REG_TEST_INT 1 output DFT_OUT_MAINPLL_REG_TEST_SIG 1 output DFT_OUT_MEM_CPU_SO 1 output DFT_OUT_MEM_L2_SO 1 output DFT_OUT_MEM_PERI_SO 3 output DFT_OUT_MPFE_OCC_SO 1 output DFT_OUT_MPFE_SCANOUT 14 output DFT_OUT_NOC_LEFT_SCANOUT 15 output DFT_OUT_NOC_RIGHT_SCANOUT 10 output DFT_OUT_PERIPHPLL_CLKOUT_0_7 1 output DFT_OUT_PERIPHPLL_CLKOUT_8_15 1 output DFT_OUT_PERIPHPLL_DEBUGOUT 1 output DFT_OUT_PERIPHPLL_REG_TEST_INT 1 output DFT_OUT_PERIPHPLL_REG_TEST_SIG 1 output DFT_OUT_PINMUX_SCANOUT 1 output DFT_OUT_SECMGR_POR_RST_N 1 output DFT_OUT_TDO 1 output DFT_OUT_TEST_SO 50 output DFT_OUT_TESTMODE_STATUS 1 output DFX_OUT_DCLK 1 output DFX_OUT_FPGA_DATA 18 output DFX_OUT_FPGA_L4_SYS_FREE_CLK 1 output DFX_OUT_FPGA_S2F_NTRST 1 output DFX_OUT_PR_REQUEST 1 output DFX_OUT_RINGO_DATAOUT 1 output DFX_OUT_S2F_DATA 32 output DFX_OUT_T2_DATAOUT 4 output" />
  <parameter name="NOCDIV_CS_PDBGCLK" value="1" />
  <parameter name="MAINPLLGRP_PERIPH_REF_CNT" value="900" />
  <parameter name="SPIS0_PinMuxing" value="Unused" />
  <parameter name="F2SDRAM_READY_LATENCY" value="true" />
  <parameter name="CLK_MPU_CNT" value="0" />
  <parameter name="EMIF_BYPASS_CHECK" value="false" />
  <parameter name="S2FINTERRUPT_SDMMC_Enable" value="false" />
  <parameter name="PERPLLGRP_EMACA_CNT" value="7" />
  <parameter
     name="HPS_IO_Enable"
     value="SDMMC:D0,SDMMC:CMD,SDMMC:CCLK,SDMMC:D1,SDMMC:D2,SDMMC:D3,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,UART0:TX,UART0:RX,UART1:CTS_N,UART1:RTS_N,UART1:TX,UART1:RX,MDIO1:MDIO,MDIO1:MDC,NONE,NONE,USB1:CLK,USB1:STP,USB1:DIR,USB1:DATA0,USB1:DATA1,USB1:NXT,USB1:DATA2,USB1:DATA3,USB1:DATA4,USB1:DATA5,USB1:DATA6,USB1:DATA7,EMAC1:TX_CLK,EMAC1:TX_CTL,EMAC1:RX_CLK,EMAC1:RX_CTL,EMAC1:TXD0,EMAC1:TXD1,EMAC1:RXD0,EMAC1:RXD1,EMAC1:TXD2,EMAC1:TXD3,EMAC1:RXD2,EMAC1:RXD3,I2C1:SDA,I2C1:SCL,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE" />
  <parameter name="CLK_MAIN_PLL_SOURCE2" value="0" />
  <parameter name="I2C0_PinMuxing" value="Unused" />
  <parameter name="DEBUG_APB_Enable" value="false" />
  <parameter name="S2FINTERRUPT_EMAC0_Enable" value="false" />
  <parameter name="JAVA_WARNING_MSG" value="" />
  <parameter name="device_name" value="10AS048H3F34E2SG" />
  <parameter name="MPU_CLK_VCCL" value="0" />
  <parameter name="INTERNAL_OSCILLATOR_ENABLE" value="60" />
  <parameter name="CLK_EMAC_PTP_SOURCE" value="1" />
  <parameter name="USB1_PinMuxing" value="IO" />
  <parameter name="F2S_Width" value="0" />
  <parameter name="MAINPLLGRP_S2F_USER1_CNT" value="900" />
  <parameter name="UART1_PinMuxing" value="IO" />
  <parameter name="S2FINTERRUPT_DMA_Enable" value="false" />
  <parameter name="PERPLLGRP_S2F_USER1_CNT" value="900" />
  <parameter name="F2H_SDRAM3_CLOCK_FREQ" value="100" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="F2H_SDRAM1_CLOCK_FREQ" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK" value="100" />
  <parameter name="pin_muxing" value="" />
  <parameter name="S2FINTERRUPT_I2CEMAC1_Enable" value="false" />
  <parameter name="PERPLLGRP_VCO_DENOM" value="1" />
  <parameter name="PERI_PLL_AUTO_VCO_FREQ" value="1000" />
  <parameter name="CLK_NOC_CNT" value="0" />
  <parameter name="S2FINTERRUPT_SPIM0_Enable" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN" value="100" />
  <parameter name="S2FINTERRUPT_SYSTEMMANAGER_Enable" value="false" />
  <parameter name="SECURITY_MODULE_Enable" value="false" />
  <parameter
     name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK"
     value="100" />
  <parameter name="F2H_SDRAM2_CLOCK_FREQ" value="100" />
  <parameter name="PERPLLGRP_HMC_PLL_REF_CNT" value="900" />
  <parameter name="CONFIG_HPS_DIV_GPIO" value="32000" />
  <parameter name="LWH2F_Enable" value="1" />
  <parameter name="F2H_FREE_CLK_FREQ" value="200" />
  <parameter name="H2F_USER1_CLK_Enable" value="false" />
  <parameter name="NAND_Mode" value="N/A" />
  <parameter name="TRACE_Mode" value="N/A" />
  <parameter name="CLK_S2F_USER0_SOURCE" value="0" />
  <parameter name="CM_PinMuxing" value="Unused" />
  <parameter name="EMAC1_PinMuxing" value="IO" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK" value="2.5" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN" value="0" />
  <parameter name="GPIO_REF_CLK" value="4" />
  <parameter name="PERPLLGRP_S2F_USER0_CNT" value="900" />
  <parameter name="H2F_TPIU_CLOCK_IN_FREQ" value="100" />
  <parameter name="CUSTOM_MPU_CLK" value="800" />
  <parameter name="H2F_PENDING_RST_Enable" value="false" />
  <parameter name="SPIM0_Mode" value="N/A" />
  <parameter name="QSPI_PinMuxing" value="Unused" />
  <parameter name="F2H_WARM_RST_Enable" value="false" />
  <parameter name="SDMMC_PinMuxing" value="IO" />
  <parameter name="HPS_DIV_GPIO_FREQ" value="125" />
  <parameter name="TRACE_PinMuxing" value="Unused" />
  <parameter
     name="PIN_TO_BALL_MAP"
     value="Q2_1,J20,Q2_2,H20,Q2_3,J17,Q2_4,H17,Q2_5,G21,Q2_6,F21,Q2_7,G18,Q2_8,H18,Q2_10,G17,Q2_9,F18,Q2_11,J19,Q2_12,H19,D_4,B15,D_5,C17,D_6,D15,D_7,B17,D_8,D16,D_9,A16,Q3_1,E17,Q3_2,E18,Q3_3,G20,Q3_4,F20,Q3_5,E21,Q3_6,D21,Q3_7,F19,Q3_8,E19,D_10,G15,Q3_9,D22,D_11,E16,D_12,G16,D_13,A15,D_14,C15,D_15,F16,D_16,F15,D_17,H15,Q3_10,C22,Q4_1,C18,Q3_11,C20,Q4_2,D17,Q3_12,D20,Q4_3,A18,Q4_4,B18,Q4_5,A19,Q4_6,A20,Q4_7,B22,Q4_8,A21,Q4_9,B21,Q1_10,L19,Q1_1,M17,Q1_11,L20,Q1_2,M18,Q1_12,M20,Q1_3,K18,Q1_4,L18,Q1_5,M21,Q1_6,L21,Q1_7,K21,Q1_8,J21,Q1_9,K19,Q4_10,B20,Q4_11,C19,Q4_12,D19" />
  <parameter name="H2F_USER1_CLK_FREQ" value="400" />
  <parameter name="SPIS0_Mode" value="N/A" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN" value="100" />
  <parameter name="EMAC0_CLK" value="250" />
  <parameter name="S2FINTERRUPT_I2CEMAC2_Enable" value="false" />
  <parameter name="EMAC2SEL" value="0" />
  <parameter name="MAINPLLGRP_EMACA_CNT" value="900" />
  <parameter name="F2SDRAM2_DELAY" value="4" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK" value="100" />
  <parameter name="UART0_PinMuxing" value="IO" />
  <parameter name="PLL_CLK3" value="Unused" />
  <parameter name="I2CEMAC2_PinMuxing" value="Unused" />
  <parameter name="PLL_CLK4" value="Unused" />
  <parameter name="CLK_GPIO_SOURCE" value="1" />
  <parameter name="DMA_Enable" value="No,No,No,No,No,No,No,No" />
  <parameter name="L3_MAIN_FREE_CLK" value="400" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT" value="100" />
  <parameter name="PERPLLGRP_NOC_CNT" value="900" />
  <parameter name="EMAC2_PinMuxing" value="Unused" />
  <parameter name="S2FINTERRUPT_I2C0_Enable" value="false" />
  <parameter name="F2SDRAM1_ENABLED" value="false" />
  <parameter name="S2FINTERRUPT_USB1_Enable" value="false" />
  <parameter name="PERPLLGRP_GPIO_DB_CNT" value="499" />
  <parameter name="I2C1_Mode" value="default" />
  <parameter name="quartus_ini_hps_ip_boot_from_fpga_ready" value="false" />
  <parameter name="CLK_EMACB_SOURCE" value="1" />
  <parameter name="S2FINTERRUPT_SPIS0_Enable" value="false" />
  <parameter name="STM_Enable" value="false" />
  <parameter name="H2F_USER0_CLK_Enable" value="true" />
  <parameter name="NAND_PinMuxing" value="Unused" />
  <parameter name="quartus_ini_hps_ip_enable_a10_advanced_options" value="false" />
  <parameter name="F2SDRAM_PORT_CONFIG" value="6" />
  <parameter name="S2FINTERRUPT_CTI_Enable" value="false" />
  <parameter name="CLK_NOC_SOURCE" value="0" />
  <parameter name="BOOT_FROM_FPGA_Enable" value="false" />
  <parameter name="EMAC0_PTP" value="false" />
  <parameter name="UART0_Mode" value="No_flow_control" />
  <parameter
     name="DB_periph_ifaces"
     value="@orderednames {CM EMAC0 EMAC1 EMAC2 NAND QSPI SDMMC USB0 USB1 SPIM0 SPIM1 SPIS0 SPIS1 TRACE UART0 UART1 I2C0 I2C1 I2CEMAC0 I2CEMAC1 I2CEMAC2} NAND {interfaces {nand {properties {} direction Input @no_export 0 type conduit} @orderednames nand} atom_name hps_interface_peripheral_nand} SPIM0 {interfaces {spim0_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim0 spim0_sclk_out} spim0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB0 {interfaces {usb0_clk_in {properties {} direction Input @no_export 0 type clock} @orderednames {usb0 usb0_clk_in} usb0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} SPIM1 {interfaces {spim1_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim1 spim1_sclk_out} spim1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB1 {interfaces {@orderednames {usb1 usb1_clk_in} usb1_clk_in {properties {} direction Input @no_export 0 type clock} usb1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} I2CEMAC0 {interfaces {i2cemac0 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac0_scl_in i2cemac0_clk i2cemac0} i2cemac0_clk {properties {} direction Output @no_export 0 type clock} i2cemac0_scl_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART0 {interfaces {uart0 {properties {} direction Input @no_export 0 type conduit} @orderednames uart0} atom_name hps_interface_peripheral_uart} I2CEMAC1 {interfaces {i2cemac1_scl_in {properties {} direction Input @no_export 0 type clock} i2cemac1 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac1_scl_in i2cemac1_clk i2cemac1} i2cemac1_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART1 {interfaces {uart1 {properties {} direction Input @no_export 0 type conduit} @orderednames uart1} atom_name hps_interface_peripheral_uart} QSPI {interfaces {qspi_sclk_out {properties {} direction Output @no_export 0 type clock} qspi_s2f_clk {properties {} direction Output @no_export 0 type clock} qspi {properties {} direction Input @no_export 0 type conduit} @orderednames {qspi_sclk_out qspi_s2f_clk qspi}} atom_name hps_interface_peripheral_qspi} I2CEMAC2 {interfaces {i2cemac2_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2cemac2_scl_in i2cemac2_clk i2cemac2} i2cemac2 {properties {} direction Input @no_export 0 type conduit} i2cemac2_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} EMAC0 {interfaces {emac0_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac0_rx_reset {properties {associatedClock emac0_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac0_gtx_clk {properties {} direction Output @no_export 0 type clock} @orderednames {emac0 emac0_md_clk emac0_rx_clk_in emac0_tx_clk_in emac0_gtx_clk emac0_tx_reset emac0_rx_reset} emac0_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac0 {properties {} direction Input @no_export 0 type conduit} emac0_md_clk {properties {} direction Output @no_export 0 type clock} emac0_tx_reset {properties {associatedClock emac0_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset}} atom_name hps_interface_peripheral_emac} TRACE {interfaces {@orderednames {trace_s2f_clk trace} trace_s2f_clk {properties {} direction Output @no_export 0 type clock} trace {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_tpiu_trace} SPIS0 {interfaces {spis0_sclk_in {properties {} direction Input @no_export 0 type clock} @orderednames {spis0 spis0_sclk_in} spis0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_slave} EMAC1 {interfaces {emac1_md_clk {properties {} direction Output @no_export 0 type clock} emac1_tx_reset {properties {associatedClock emac1_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} @orderednames {emac1 emac1_md_clk emac1_rx_clk_in emac1_tx_clk_in emac1_gtx_clk emac1_tx_reset emac1_rx_reset} emac1_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac1_rx_reset {properties {associatedClock emac1_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac1_gtx_clk {properties {} direction Output @no_export 0 type clock} emac1_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_emac} SPIS1 {interfaces {spis1 {properties {} direction Input @no_export 0 type conduit} @orderednames {spis1 spis1_sclk_in} spis1_sclk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_spi_slave} CM {interfaces {cm {properties {} direction Input @no_export 0 type conduit} @orderednames cm}} EMAC2 {interfaces {emac2_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac2 {properties {} direction Input @no_export 0 type conduit} @orderednames {emac2 emac2_md_clk emac2_rx_clk_in emac2_tx_clk_in emac2_gtx_clk emac2_tx_reset emac2_rx_reset} emac2_md_clk {properties {} direction Output @no_export 0 type clock} emac2_tx_reset {properties {associatedClock emac2_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac2_rx_reset {properties {associatedClock emac2_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_gtx_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_emac} SDMMC {interfaces {sdmmc_cclk {properties {} direction Output @no_export 0 type clock} sdmmc {properties {} direction Input @no_export 0 type conduit} @orderednames {sdmmc sdmmc_reset sdmmc_clk_in sdmmc_cclk} sdmmc_reset {properties {synchronousEdges none} direction Output @no_export 0 type reset} sdmmc_clk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_sdmmc} I2C0 {interfaces {i2c0_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2c0_scl_in i2c0_clk i2c0} i2c0 {properties {} direction Input @no_export 0 type conduit} i2c0_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} I2C1 {interfaces {i2c1_clk {properties {} direction Output @no_export 0 type clock} @orderednames {i2c1_scl_in i2c1_clk i2c1} i2c1_scl_in {properties {} direction Input @no_export 0 type clock} i2c1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_i2c}" />
  <parameter name="S2F_Width" value="0" />
  <parameter name="RUN_INTERNAL_BUILD_CHECKS" value="0" />
  <parameter name="USE_DEFAULT_MPU_CLK" value="false" />
  <parameter name="EMAC2_Mode" value="N/A" />
  <parameter name="GP_Enable" value="false" />
  <parameter name="BSEL_EN" value="false" />
  <parameter name="CM_Mode" value="N/A" />
  <parameter name="MAINPLLGRP_SDMMC_CNT" value="900" />
  <parameter name="I2CEMAC1_Mode" value="N/A" />
  <parameter name="PERPLLGRP_VCO_NUMER" value="159" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN" value="100" />
  <parameter name="CTI_Enable" value="false" />
  <parameter name="SPIM1_PinMuxing" value="Unused" />
  <parameter name="USB0_Mode" value="N/A" />
  <parameter name="EMAC1SEL" value="0" />
  <parameter name="EMAC1_Mode" value="RGMII_with_MDIO" />
  <parameter name="F2SDRAM0_ENABLED" value="true" />
  <parameter name="F2H_COLD_RST_Enable" value="true" />
  <parameter name="I2CEMAC0_Mode" value="N/A" />
  <parameter name="I2CEMAC0_PinMuxing" value="Unused" />
  <parameter name="JTAG_Enable" value="false" />
  <parameter name="MAINPLLGRP_MPU_CNT" value="1" />
  <parameter name="TEST_Enable" value="false" />
  <parameter name="MPU_EVENTS_Enable" value="false" />
  <parameter name="MAINPLLGRP_EMACB_CNT" value="900" />
  <parameter name="Quad_3_Save" value="" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK" value="100" />
  <parameter name="EMAC0_Mode" value="N/A" />
  <parameter name="PERPLLGRP_MPU_CNT" value="900" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK" value="100" />
  <parameter name="S2FINTERRUPT_WATCHDOG_Enable" value="false" />
  <parameter name="NOCDIV_L4MAINCLK" value="0" />
  <parameter name="TESTIOCTRL_DEBUGCLKSEL" value="16" />
  <parameter name="eosc1_clk_mhz" value="25.0" />
  <parameter name="PLL_CLK1" value="Unused" />
  <parameter name="PLL_CLK2" value="Unused" />
  <parameter name="EMAC1_CLK" value="250" />
  <parameter name="I2CEMAC2_Mode" value="N/A" />
  <parameter name="PLL_CLK0" value="Unused" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN" value="100" />
  <parameter name="EMIF_CONDUIT_Enable" value="true" />
  <parameter name="MAINPLLGRP_NOC_CNT" value="4" />
  <parameter name="eosc1_clk_hz" value="0" />
  <parameter name="S2FINTERRUPT_I2CEMAC0_Enable" value="false" />
  <parameter name="S2FINTERRUPT_EMAC1_Enable" value="false" />
  <parameter name="CLK_HMC_PLL_SOURCE" value="0" />
  <parameter name="F2H_SDRAM4_CLOCK_FREQ" value="100" />
  <parameter name="S2FINTERRUPT_FPGAMANAGER_Enable" value="false" />
  <parameter name="F2H_SDRAM0_CLOCK_FREQ" value="100" />
  <parameter name="EMAC1_PTP" value="false" />
  <parameter name="dev_database" value="" />
  <parameter name="CLK_PERI_PLL_SOURCE2" value="0" />
  <parameter name="S2FINTERRUPT_SYSTIMER_Enable" value="false" />
  <parameter name="DMA_PeriphId_DERIVED" value="0,1,2,3,4,5,6,7" />
  <parameter name="I2CEMAC1_PinMuxing" value="Unused" />
  <parameter name="PERPLLGRP_EMAC_PTP_CNT" value="19" />
  <parameter name="NOCDIV_L4SPCLK" value="2" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN" value="100" />
  <parameter name="CLK_MPU_SOURCE" value="0" />
  <parameter name="quartus_ini_hps_ip_enable_jtag" value="false" />
  <parameter name="S2FINTERRUPT_NAND_Enable" value="false" />
  <parameter name="EMAC0_PinMuxing" value="Unused" />
  <parameter name="quartus_ini_hps_ip_enable_sdmmc_clk_in" value="false" />
  <parameter name="TESTIOCTRL_PERICLKSEL" value="8" />
  <parameter name="MAINPLLGRP_VCO_DENOM" value="1" />
  <parameter name="S2FINTERRUPT_UART0_Enable" value="false" />
  <parameter name="Quad_4_Save" value="" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN" value="100" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_hps_181\synth\system_bd_altera_arria10_hps_181_xmqpmyi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_hps_181\synth\system_bd_altera_arria10_hps_181_xmqpmyi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_hps_181\synth\system_bd_altera_arria10_hps_181_xmqpmyi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_hps_181\synth\system_bd_altera_arria10_hps_181_xmqpmyi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_hps/altera_hps_arria_10/hps/altera_hps_arria10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_hps/altera_hps_arria_10/hps_io/altera_hps_arria10_io_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="sys_hps" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_arria10_hps_181_xmqpmyi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_arria10_hps_io_181_sktkmzq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_arria10_interface_generator_140_as2bmya"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_arria10_interface_generator_140_3ckwcii"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif_a10_hps"
   version="18.1"
   name="system_bd_altera_emif_a10_hps_181_b26sami">
  <parameter name="BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC" value="11" />
  <parameter name="PHY_DDR4_DATA_IN_MODE_ENUM" value="IN_OCT_120_CAL" />
  <parameter name="DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR4_RTT_PARK" value="DDR4_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_QDR2_STARTING_VREFIN" value="70.0" />
  <parameter name="DIAG_DDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_QDR4_USE_ADDR_PARITY" value="false" />
  <parameter name="MEM_DDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
  <parameter name="PHY_RLD3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR2_RDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_VERBOSE_IOAUX" value="false" />
  <parameter name="PHY_DDR4_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_12" />
  <parameter name="MEM_LPDDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_RLD2_DK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
  <parameter name="CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
  <parameter
     name="CTRL_RLD3_ADDR_ORDER_ENUM"
     value="RLD3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="MEM_RLD2_TCKH_CYC" value="0.45" />
  <parameter name="MEM_DDR3_TIS_PS" value="60" />
  <parameter name="MEM_DDR3_TIH_PS" value="95" />
  <parameter name="MEM_READ_LATENCY" value="18.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TCCD_S_CYC" value="4" />
  <parameter name="PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_ADDR_WIDTH" value="1" />
  <parameter name="PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RLD2_DQ_PER_RD_GROUP" value="9" />
  <parameter name="PLL_DISALLOW_EXTRA_CLKS" value="true" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_AC_NS" value="0.18" />
  <parameter name="PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_FAST_SIM" value="true" />
  <parameter
     name="PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter
     name="MEM_DDR4_FINE_GRANULARITY_REFRESH"
     value="DDR4_FINE_REFRESH_FIXED_1X" />
  <parameter name="PHY_DDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_MR" value="0" />
  <parameter name="PLL_ADD_EXTRA_CLKS" value="0" />
  <parameter name="PHY_QDR4_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MPR_READ_FORMAT" value="DDR4_MPR_READ_FORMAT_SERIAL" />
  <parameter name="PHY_QDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_RLD3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_VREFDQ_TRAINING_VALUE" value="72.9" />
  <parameter name="PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS" />
  <parameter name="PHY_RLD3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_TIS_DERATING_PS" value="0" />
  <parameter name="DIAG_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TWTR_L_CYC" value="4" />
  <parameter name="MEM_DDR3_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="BOARD_DDR4_CK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PHY_RLD2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_WTCL" value="10" />
  <parameter name="BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR4_PER_DRAM_ADDR" value="false" />
  <parameter name="MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_QDR4_TCKQK_MAX_PS" value="225" />
  <parameter name="PHY_TARGET_IS_ES3" value="false" />
  <parameter name="MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
  <parameter name="PHY_TARGET_IS_ES2" value="false" />
  <parameter name="PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1067.0" />
  <parameter name="PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_COL_ADDR_WIDTH" value="10" />
  <parameter name="DIAG_QDR2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="BOARD_LPDDR3_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="DIAG_DDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="EX_DESIGN_GUI_RLD2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
  <parameter name="DIAG_LPDDR3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
  <parameter name="MEM_QDR2_DATA_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_LPDDR3_DATA_LATENCY" value="LPDDR3_DL_RL12_WL6" />
  <parameter name="BOARD_RLD3_RCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_AC_PAR_EN" value="false" />
  <parameter name="DIAG_DDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_PS" value="5500" />
  <parameter name="BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_QDR4_SPEEDBIN_ENUM" value="QDR4_SPEEDBIN_2133" />
  <parameter name="MEM_QDR4_AC_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="DIAG_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_DB_DQ_DRV_ENUM" value="DDR4_DB_DRV_STR_RZQ_7" />
  <parameter name="MEM_DDR3_TDSS_CYC" value="0.18" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="MEM_DDR3_TREFI_US" value="7.8" />
  <parameter name="DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TWLH_PS" value="162.5" />
  <parameter name="MEM_DDR3_TDSH_CYC" value="0.18" />
  <parameter name="BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="DIAG_DDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_QDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
  <parameter
     name="CTRL_DDR3_ADDR_ORDER_ENUM"
     value="DDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
  <parameter name="MEM_DDR4_TWLS_PS" value="162.5" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
  <parameter name="MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_QDR2_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR3_TFAW_CYC" value="27" />
  <parameter name="BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="CTRL_DDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR3_SPEEDBIN_ENUM" value="DDR3_SPEEDBIN_2133" />
  <parameter name="MEM_DDR4_TQSH_CYC" value="0.38" />
  <parameter name="DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE" value="false" />
  <parameter name="PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="CTRL_DDR3_MMR_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_TRRD_CYC" value="8" />
  <parameter name="PHY_DDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_QDR2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter
     name="DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TTL_DM_WIDTH" value="1" />
  <parameter name="PHY_RLD2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="PHY_TARGET_SPEEDGRADE" value="E2" />
  <parameter name="PHY_RLD3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="MEM_RLD2_DEVICE_DEPTH" value="1" />
  <parameter name="PHY_LPDDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="MEM_RLD2_DEVICE_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
  <parameter name="MEM_DDR3_CFG_GEN_SBE" value="false" />
  <parameter name="BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR3_TTL_CS_WIDTH" value="1" />
  <parameter name="PHY_CORE_CLKS_SHARING_ENUM" value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_HAS_SIM_SUPPORT" value="false" />
  <parameter name="MEM_QDR2_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR4_TTL_DQ_WIDTH" value="40" />
  <parameter name="MEM_DDR4_SPEEDBIN_ENUM" value="DDR4_SPEEDBIN_2400" />
  <parameter name="CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_TDSS_CYC" value="0.2" />
  <parameter name="EX_DESIGN_GUI_QDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="DIAG_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_DDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
  <parameter name="MEM_LPDDR3_TREFI_US" value="3.9" />
  <parameter name="MEM_RLD3_TIS_AC_MV" value="150" />
  <parameter name="MEM_DDR4_R_ODT0_2X2" value="off,off" />
  <parameter name="PHY_DDR3_CAL_ADDR1" value="8" />
  <parameter name="PHY_DDR3_CAL_ADDR0" value="0" />
  <parameter name="MEM_RLD2_TWL" value="9" />
  <parameter name="MEM_LPDDR3_TDH_DC_MV" value="100" />
  <parameter name="BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
  <parameter name="BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="EX_DESIGN_GUI_DDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT0_1X1" value="on" />
  <parameter name="MEM_LPDDR3_R_ODT0_1X1" value="off" />
  <parameter name="PHY_DDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
  <parameter name="PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
  <parameter
     name="MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
     value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="DIAG_RLD2_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="PHY_QDR2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_QDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TFAW_NS" value="25.0" />
  <parameter name="BOARD_LPDDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_DM_WIDTH" value="1" />
  <parameter name="PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_RLD3_QK_WIDTH" value="4" />
  <parameter name="PHY_QDR2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="FAMILY_ENUM" value="FAMILY_ARRIA10_HPS" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PHY_DDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_ADDR_WIDTH" value="21" />
  <parameter name="DIAG_BOARD_DELAY_CONFIG_STR" value="" />
  <parameter name="MEM_LPDDR3_TRP_NS" value="18.0" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="MEM_DDR3_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="INTERNAL_TESTING_MODE" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BL" value="2" />
  <parameter name="MEM_RLD3_TIS_PS" value="85" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="MEM_DDR4_TCL" value="18" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR4_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="PHY_RLD2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_PING_PONG_EN" value="false" />
  <parameter name="PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_IO_VOLTAGE" value="1.8" />
  <parameter name="MEM_LPDDR3_TQSH_CYC" value="0.38" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_MR3" value="0" />
  <parameter name="MEM_DDR3_MR2" value="0" />
  <parameter name="MEM_DDR3_MR1" value="0" />
  <parameter name="BOARD_RLD3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_MR0" value="0" />
  <parameter name="MEM_RLD3_TIH_PS" value="65" />
  <parameter name="BOARD_DDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TMRD_CK_CYC" value="4" />
  <parameter name="MEM_RLD2_TRL" value="8" />
  <parameter name="DIAG_QDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_QDR2_AVL_SYMBOL_WIDTH" value="9" />
  <parameter
     name="MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
     value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
  <parameter name="MEM_RLD2_TRC" value="8" />
  <parameter name="DIAG_QDR2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_TDS_PS" value="-30" />
  <parameter name="PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_TDH_PS" value="5" />
  <parameter name="DIAG_DDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_QDR2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter
     name="PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_LPDDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="BOARD_QDR2_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_RLD2_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="BOARD_RLD3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_RCD_CKE_IBT_ENUM" value="DDR4_RCD_CKE_IBT_100" />
  <parameter name="BOARD_DDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="MEM_QDR2_BWS_N_PER_DEVICE" value="4" />
  <parameter name="MEM_DDR4_READ_DBI" value="false" />
  <parameter name="MEM_DDR3_TTL_CK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
  <parameter name="MEM_DDR4_RM_WIDTH" value="0" />
  <parameter name="PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
  <parameter name="DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
  <parameter name="MEM_DDR4_TDQSCKDS" value="450" />
  <parameter name="MEM_QDR2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDQSCKDL" value="1200" />
  <parameter name="MEM_DDR4_TDQSCKDM" value="900" />
  <parameter name="BOARD_QDR4_CK_SLEW_RATE" value="4.0" />
  <parameter
     name="MEM_DDR4_DB_RTT_PARK_ENUM"
     value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_RLD3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PHY_QDR2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_INTERFACE_ID" value="0" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="PHY_DDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_QDR4_CK_IO_STD_ENUM" value="unset" />
  <parameter
     name="EX_DESIGN_GUI_DDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="BOARD_LPDDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DEVICE_DEPTH" value="1" />
  <parameter name="PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_QDR2_ADDR_WIDTH" value="19" />
  <parameter name="PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="IN_OCT_60_CAL" />
  <parameter name="DIAG_DDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="EX_DESIGN_GUI_GEN_SYNTH" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="PHY_QDR2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_LPDDR3_TDH_DERATING_PS" value="0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_D_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3" value="50.0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1" value="50.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0" value="50.0" />
  <parameter name="DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_MAPPED_REFERENCE_CLOCK_FREQUENCY" value="266.75" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PHY_RLD2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="BOARD_DDR4_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PHY_DDR4_USER_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="DIAG_RLD2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_DDR3_CS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_TINIT_US" value="500" />
  <parameter name="PHY_RLD3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_DM_EN" value="true" />
  <parameter name="PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="PLL_MAPPED_VCO_FREQUENCY" value="1067.0 MHz" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
  <parameter name="DIAG_QDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TWR_NS" value="15.0" />
  <parameter name="PHY_DDR4_USER_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TQH_UI" value="0.76" />
  <parameter name="MEM_QDR2_CQ_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_TRP_CYC" value="14" />
  <parameter name="PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_DDR4_TRRD_S_CYC" value="4" />
  <parameter
     name="DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PLL_VCO_CLK_FREQ_MHZ" value="1067.0" />
  <parameter name="DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_TCCD_L_CYC" value="6" />
  <parameter name="PHY_RLD3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_ENABLE_SOFT_M20K" value="false" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_LO" value="4" />
  <parameter name="MEM_RLD3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="MEM_LPDDR3_TDSH_CYC" value="0.2" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TWR_CYC" value="12" />
  <parameter name="DIAG_RLD2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_DDR4_ODT_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter
     name="CTRL_DDR4_ADDR_ORDER_ENUM"
     value="DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG" />
  <parameter name="MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="MEM_LPDDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="PHY_QDR4_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="CTRL_LPDDR3_REORDER_EN" value="true" />
  <parameter name="DIAG_DDR3_INTERFACE_ID" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
  <parameter name="MEM_DDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD3_TQH_CYC" value="0.38" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
  <parameter name="CTRL_LPDDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_ST" />
  <parameter name="MEM_DDR4_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR3_TRCD_CYC" value="14" />
  <parameter name="MEM_DDR4_READ_PREAMBLE" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
  <parameter name="BOARD_QDR2_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
  <parameter
     name="PHY_FPGA_SPEEDGRADE_GUI"
     value="E2 (Production) - change device under &apos;View&apos;-&gt;&apos;Device Family&apos;" />
  <parameter name="DIAG_QDR2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter
     name="MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_DDR4_ALERT_N_AC_LANE" value="0" />
  <parameter name="PHY_DDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
  <parameter name="MEM_RLD3_DM_EN" value="true" />
  <parameter name="MEM_DDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR3_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_DDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_QDR4_ADDR_INV_ENA" value="false" />
  <parameter name="BOARD_DDR3_TDS_DERATING_PS" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="DIAG_DDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_DDR4_ROW_ADDR_WIDTH" value="15" />
  <parameter name="CTRL_DDR4_MMR_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_ADDR_WIDTH" value="17" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="MEM_DDR4_TIH_DC_MV" value="75" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="BOARD_RLD3_TIH_DERATING_PS" value="0" />
  <parameter name="DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_LPDDR3_TFAW_NS" value="50.0" />
  <parameter name="MEM_LPDDR3_TDH_PS" value="100" />
  <parameter name="MEM_QDR2_TCQD_NS" value="0.09" />
  <parameter name="PHY_QDR2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_AREF_PROTOCOL_ENUM" value="RLD3_AREF_BAC" />
  <parameter name="PHY_QDR2_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_DDR4_RANKS_PER_DIMM" value="1" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_TDS_PS" value="75" />
  <parameter name="PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD3_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_TCL" value="14" />
  <parameter name="BOARD_RLD3_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TDQSQ_PS" value="66" />
  <parameter name="MEM_LPDDR3_TWLH_PS" value="175.0" />
  <parameter name="BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_QDR2_K_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODTN" value=",," />
  <parameter name="MEM_DDR3_TIS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TRCD_NS" value="13.09" />
  <parameter name="MEM_DDR4_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_WRITE_CMD_LATENCY" value="5" />
  <parameter name="MEM_QDR2_TSA_NS" value="0.23" />
  <parameter name="PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_RLD3_DQ_PER_RD_GROUP" value="9" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_DDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0" value="117.15089034676663" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1" value="117.15089034676663" />
  <parameter name="MEM_QDR4_ADDR_WIDTH" value="21" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2" value="117.15089034676663" />
  <parameter name="PHY_RLD2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5" value="0.0" />
  <parameter name="MEM_DDR4_TRP_NS" value="15.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8" value="0.0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
  <parameter name="MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR2_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR4_RCD_ODT_IBT_ENUM" value="DDR4_RCD_ODT_IBT_100" />
  <parameter name="PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_DM_WIDTH" value="1" />
  <parameter name="MEM_DDR3_W_ODT0_1X1" value="on" />
  <parameter name="CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
  <parameter name="MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT0" value=",," />
  <parameter name="MEM_DDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT2" value=",," />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT1" value=",," />
  <parameter name="MEM_LPDDR3_TWLS_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT3" value=",," />
  <parameter name="PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_PING_PONG_EN" value="false" />
  <parameter
     name="EX_DESIGN_GUI_DDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
  <parameter name="BOARD_QDR4_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_REF_CLK_FREQ_MHZ" value="266.75" />
  <parameter name="MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="DIAG_DDR4_INTERFACE_ID" value="0" />
  <parameter name="PHY_QDR2_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_BANK_ADDR_WIDTH" value="3" />
  <parameter name="DIAG_RLD3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_RLD3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_DDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="PHY_RLD3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TDQSCKDS" value="450" />
  <parameter name="MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="MEM_DDR3_TDQSCKDM" value="900" />
  <parameter name="MEM_DDR3_TDQSCKDL" value="1200" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DATA_CALIBRATED_OCT" value="true" />
  <parameter name="PHY_QDR4_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RATE_ENUM" value="RATE_HALF" />
  <parameter name="BOARD_DDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_LPDDR3_DQS_WIDTH" value="1" />
  <parameter name="PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="CTRL_DDR4_STARVE_LIMIT" value="10" />
  <parameter name="BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="0" />
  <parameter name="PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="0" />
  <parameter name="PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="0" />
  <parameter name="CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSQ_UI" value="0.16" />
  <parameter name="DIAG_DDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
  <parameter name="MEM_RLD3_DEVICE_DEPTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_REORDER_EN" value="true" />
  <parameter name="BOARD_DDR4_RDATA_ISI_NS" value="0.075" />
  <parameter name="CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_RLD3_DATA_LATENCY_MODE_ENUM" value="RLD3_DL_RL16_WL17" />
  <parameter name="MEM_DDR4_TDQSCK_DERV_PS" value="2" />
  <parameter name="MEM_DDR4_CKE_PER_DIMM" value="1" />
  <parameter name="PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_MEM_CLK_FREQ_MHZ" value="1067.0" />
  <parameter name="BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="MEM_QDR2_BWS_EN" value="true" />
  <parameter name="DIAG_QDR2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TQSH_CYC" value="0.4" />
  <parameter name="MEM_DDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="BOARD_DDR3_TIH_DERATING_PS" value="0" />
  <parameter name="CTRL_DDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_RLD3_TQKQ_MAX_PS" value="75" />
  <parameter
     name="PHY_RLD3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_QDR4_DATA_INV_ENA" value="true" />
  <parameter name="MEM_DDR4_RCD_CA_IBT_ENUM" value="DDR4_RCD_CA_IBT_100" />
  <parameter name="MEM_DDR4_R_ODT0_1X1" value="off" />
  <parameter name="DIAG_RLD3_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR4_TTL_BANK_ADDR_WIDTH" value="2" />
  <parameter name="DIAG_RLD2_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RLD2_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_CONFIG_ENUM" value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
  <parameter name="PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DINV_WIDTH" value="4" />
  <parameter name="MEM_LPDDR3_TMRR_CK_CYC" value="4" />
  <parameter name="PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_12" />
  <parameter name="MEM_LPDDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_TRAS_CYC" value="38" />
  <parameter name="PHY_RLD2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="DIAG_BYPASS_USER_STAGE" value="true" />
  <parameter name="BOARD_LPDDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_RLD3_TDH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TWR_CYC" value="16" />
  <parameter name="BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="false" />
  <parameter name="DIAG_FAST_SIM_OVERRIDE" value="FAST_SIM_OVERRIDE_DEFAULT" />
  <parameter name="MEM_LPDDR3_CK_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_WCLK_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_RLD3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="MEM_DDR4_TREFI_US" value="7.8" />
  <parameter name="MEM_RLD2_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR4_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_CFG_GEN_SBE" value="false" />
  <parameter
     name="MEM_DDR4_AC_PARITY_LATENCY"
     value="DDR4_AC_PARITY_LATENCY_DISABLE" />
  <parameter name="PHY_LPDDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="CTRL_DDR4_ECC_EN" value="true" />
  <parameter name="MEM_RLD2_DM_EN" value="true" />
  <parameter name="BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
  <parameter name="MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
  <parameter name="MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
  <parameter name="MEM_DDR4_TINIT_CK" value="533500" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT1" value=",," />
  <parameter name="PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT0" value=",," />
  <parameter name="DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT3" value=",," />
  <parameter name="MEM_DDR3_R_DERIVED_ODT2" value=",," />
  <parameter name="MEM_DDR3_TRFC_NS" value="160.0" />
  <parameter name="MEM_DDR4_CHIP_ID_WIDTH" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
  <parameter name="MEM_DDR4_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_TTL_BANK_GROUP_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR4_USE_DEFAULT_ODT" value="true" />
  <parameter name="PHY_RLD3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_RTT_WR_ENUM" value="DDR4_RTT_WR_ODT_DISABLED" />
  <parameter name="BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODTN" value=",," />
  <parameter
     name="EX_DESIGN_GUI_RLD2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PHY_LPDDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_LPDDR3_PING_PONG_EN" value="false" />
  <parameter name="BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter
     name="PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="BOARD_QDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR3_DQS_WIDTH" value="8" />
  <parameter name="PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT0" value="(Drive) RZQ/7 (34 Ohm),-,-,-" />
  <parameter name="DIAG_QDR2_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_QDR4_TWL_CYC" value="5" />
  <parameter name="DIAG_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="DIAG_RLD2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CK_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
  <parameter name="MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="CTRL_USER_PRIORITY_EN" value="false" />
  <parameter name="PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_TDQSCK_PS" value="180" />
  <parameter name="PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TIS_AC_MV" value="150" />
  <parameter name="DIAG_QDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSS_CYC" value="0.27" />
  <parameter name="DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_CS_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0" />
  <parameter name="MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0" />
  <parameter name="DIAG_QDR2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="117" />
  <parameter name="MEM_QDR4_DEVICE_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="117" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="117" />
  <parameter name="MEM_DDR3_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PHY_QDR4_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
  <parameter name="MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
  <parameter name="DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDL" value="614" />
  <parameter name="BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDM" value="511" />
  <parameter name="BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_QDR4_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_TDQSCKDS" value="220" />
  <parameter name="MEM_DDR4_R_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="DIAG_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter
     name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="DIAG_QDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_RLD2_BL" value="4" />
  <parameter name="MEM_RLD2_QK_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter
     name="MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TRAS_NS" value="33.0" />
  <parameter name="MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
  <parameter name="CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
  <parameter name="PHY_LPDDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXT_DOCS" value="false" />
  <parameter name="MEM_DDR4_ALERT_PAR_EN" value="true" />
  <parameter name="DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_DDR4_TTL_RM_WIDTH" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_LPDDR3_DRV_STR" value="LPDDR3_DRV_STR_40D_40U" />
  <parameter name="MEM_RLD2_TDS_NS" value="0.17" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR4_BL" value="2" />
  <parameter name="PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_DDR4_WCLK_ISI_NS" value="0.038" />
  <parameter name="DIAG_DDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="DIAG_RLD2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TTL_ODT_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TDH_NS" value="0.17" />
  <parameter name="DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR3_ADDR_WIDTH" value="1" />
  <parameter name="MEM_DDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_TTL_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_DDR3_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_RLD3_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_QDR2_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_DEFAULT_VREFOUT" value="true" />
  <parameter name="MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="BOARD_QDR2_K_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="MEM_DDR3_DLL_EN" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PHY_DDR3_RATE_ENUM" value="RATE_HALF" />
  <parameter name="MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
  <parameter name="CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_QDR2_TSD_NS" value="0.23" />
  <parameter
     name="PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="PHY_QDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PHY_QDR2_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_USER_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="DIAG_EXPOSE_DFT_SIGNALS" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="533.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="533.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="533.5" />
  <parameter name="MEM_DDR4_TREFI_CYC" value="8323" />
  <parameter name="DIAG_DDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="152.42857142857142" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="152.42857142857142" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR4_PING_PONG_EN" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_QDR4_AVL_SYMBOL_WIDTH" value="9" />
  <parameter name="DIAG_QDR2_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_RLD2_TQKH_HCYC" value="0.9" />
  <parameter name="MEM_LPDDR3_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TTL_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TTL_DQ_WIDTH" value="72" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_TTL_DATA_WIDTH" value="40" />
  <parameter name="MEM_DDR4_TDVWP_UI" value="0.72" />
  <parameter name="PHY_LPDDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="CTRL_RLD2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_TRCD_CYC" value="17" />
  <parameter name="PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_LPDDR3_TIH_PS" value="100" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="DIAG_QDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
  <parameter name="MEM_DDR3_TTL_ODT_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_DQS_WIDTH" value="5" />
  <parameter name="MEM_LPDDR3_TRCD_CYC" value="17" />
  <parameter name="BOARD_DDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_DDR4_DQ_PER_DQS" value="8" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_USE_RS232_UART" value="false" />
  <parameter name="MEM_LPDDR3_TIS_PS" value="75" />
  <parameter name="MEM_RLD3_WRITE_PROTOCOL_ENUM" value="RLD3_WRITE_1BANK" />
  <parameter name="DIAG_SOFT_NIOS_MODE" value="SOFT_NIOS_MODE_DISABLED" />
  <parameter name="MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PHY_DDR4_USER_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="PHY_RLD3_CONFIG_ENUM" value="CONFIG_PHY_ONLY" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_Q_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ALERT_N_DQS_GROUP" value="3" />
  <parameter name="MEM_DDR4_TRRD_L_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="MEM_DDR4_TRCD_NS" value="15.0" />
  <parameter name="MEM_DDR3_DQ_WIDTH" value="32" />
  <parameter name="MEM_LPDDR3_TWL_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="BOARD_LPDDR3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_TRTP_CYC" value="9" />
  <parameter name="PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP"
     value="Range 2 - 45% to 77.5%" />
  <parameter
     name="DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_LPDDR3_DM_EN" value="true" />
  <parameter name="DIAG_DDR4_CAL_ADDR0" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT0" value="(Nominal) RZQ/6 (40 Ohm),-,-,-" />
  <parameter name="DIAG_DDR4_CAL_ADDR1" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter
     name="EX_DESIGN_GUI_QDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PHY_DDR4_REF_CLK_FREQ_MHZ" value="266.75" />
  <parameter name="MEM_QDR2_THA_NS" value="0.18" />
  <parameter name="BOARD_LPDDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
  <parameter name="BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_DDR4_DEFAULT_IO" value="true" />
  <parameter name="DIAG_DDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_ALERT_N_AC_PIN" value="0" />
  <parameter name="CTRL_LPDDR3_MMR_EN" value="false" />
  <parameter name="PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_CKE_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_LPDDR3_TIH_DERATING_PS" value="0" />
  <parameter name="BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK" value="1" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_DDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_RCD_CS_IBT_ENUM" value="DDR4_RCD_CS_IBT_100" />
  <parameter name="CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_REORDER_EN" value="true" />
  <parameter name="PHY_DDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="MEM_QDR4_DQ_PER_RD_GROUP" value="18" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TINIT_US" value="500" />
  <parameter name="MEM_DDR4_TRP_CYC" value="17" />
  <parameter name="DIAG_QDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_CKE_WIDTH" value="1" />
  <parameter name="PHY_RLD2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_TIH_DC_MV" value="100" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_MAPPED_EXTERNAL_PLL_MODE" value="true" />
  <parameter
     name="CTRL_LPDDR3_ADDR_ORDER_ENUM"
     value="LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="DIAG_RLD2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_CFG_GEN_DBE" value="false" />
  <parameter name="MEM_DDR4_RCD_COMMAND_LATENCY" value="1" />
  <parameter name="DIAG_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR4_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
  <parameter name="MEM_LPDDR3_TRTP_CYC" value="6" />
  <parameter name="MEM_RLD2_WIDTH_EXPANDED" value="false" />
  <parameter name="PHY_QDR2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
  <parameter name="CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CTRL_DDR4_REORDER_EN" value="true" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="BOARD_DDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter
     name="EX_DESIGN_GUI_RLD3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="BOARD_DDR4_TIH_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TMRD_CK_CYC" value="8" />
  <parameter name="MEM_LPDDR3_TMRW_CK_CYC" value="10" />
  <parameter name="BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PHY_DDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PHY_QDR4_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PHY_DDR4_USER_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="EX_DESIGN_GUI_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_ODT_WIDTH" value="1" />
  <parameter name="BOARD_DDR4_AC_ISI_NS" value="0.15" />
  <parameter name="MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
  <parameter name="MEM_DDR3_LRDIMM_EXTENDED_CONFIG" value="000000000000000000" />
  <parameter name="MEM_QDR2_TWL_CYC" value="1" />
  <parameter name="PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
  <parameter name="CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_WIDTH" value="36" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_TINIT_US" value="500" />
  <parameter name="DIAG_USE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="DIAG_LPDDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
  <parameter name="MEM_DDR4_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="117.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="117.0" />
  <parameter name="CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="DIAG_DDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="117.0" />
  <parameter name="PHY_QDR2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_TQH_CYC" value="0.4" />
  <parameter name="PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
  <parameter name="DIAG_DDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="MEM_DATA_MASK_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT0" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT1" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT2" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT3" value=",," />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
  <parameter name="MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
  <parameter name="MEM_DDR4_MR5" value="328736" />
  <parameter name="MEM_DDR4_MR4" value="264192" />
  <parameter
     name="DIAG_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_MR6" value="395370" />
  <parameter name="MEM_DDR4_MR1" value="66305" />
  <parameter name="MEM_DDR4_MR0" value="2112" />
  <parameter name="PHY_RLD2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MR3" value="197120" />
  <parameter name="MEM_DDR4_MR2" value="131096" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODTN" value=",," />
  <parameter name="CTRL_DDR4_SELF_REFRESH_EN" value="false" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="MEM_RLD2_DQ_WIDTH" value="9" />
  <parameter name="PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
  <parameter name="DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
  <parameter name="BOARD_LPDDR3_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_QDR4_DK_WIDTH" value="4" />
  <parameter name="BOARD_DDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_QDR2_TCQH_NS" value="0.71" />
  <parameter name="BOARD_DDR4_WDATA_ISI_NS" value="0.09" />
  <parameter name="CTRL_DDR3_STARVE_LIMIT" value="10" />
  <parameter name="MEM_QDR2_DATA_WIDTH" value="36" />
  <parameter name="MEM_LPDDR3_TRAS_NS" value="42.5" />
  <parameter name="BOARD_RLD3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_DDR3_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_QDR4_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_DDR4_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_WLSELECT" value="Set A" />
  <parameter name="MEM_DDR4_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR4_TRAS_NS" value="35.0" />
  <parameter name="MEM_LPDDR3_TRFC_NS" value="210.0" />
  <parameter name="PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter
     name="DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_CK_WIDTH" value="1" />
  <parameter name="PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR4_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
  <parameter name="MEM_RLD3_SPEEDBIN_ENUM" value="RLD3_SPEEDBIN_093E" />
  <parameter name="MEM_DDR4_TRFC_NS" value="260.0" />
  <parameter name="MEM_QDR4_TRL_CYC" value="8" />
  <parameter name="MEM_DDR3_NUM_OF_DIMMS" value="1" />
  <parameter
     name="PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_QDR4_CK_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_QDR4_CR0" value="0" />
  <parameter name="BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="MEM_QDR4_CR1" value="0" />
  <parameter name="MEM_QDR4_CR2" value="0" />
  <parameter name="MEM_QDR4_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_WRITE_DBI" value="false" />
  <parameter name="PHY_DDR4_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="MEM_DDR4_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_TTL_CKE_WIDTH" value="1" />
  <parameter name="MEM_RLD3_DQ_PER_DEVICE" value="36" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="MEM_DDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_ADDR_WIDTH" value="10" />
  <parameter name="PHY_DDR4_PING_PONG_EN" value="false" />
  <parameter name="MEM_QDR2_TCCQO_NS" value="0.45" />
  <parameter name="BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="BOARD_LPDDR3_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="false" />
  <parameter name="MEM_DDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_SPD_139_DB_REV" value="0" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_LRDIMM_EXTENDED_CONFIG" value="" />
  <parameter name="MEM_RLD3_TDS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TINIT_CK" value="499" />
  <parameter name="MEM_DDR4_SELF_RFSH_ABORT" value="false" />
  <parameter name="PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_QDR2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
  <parameter name="PHY_RLD3_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CAL_MODE" value="0" />
  <parameter name="MEM_DDR3_TRFC_CYC" value="171" />
  <parameter name="EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR4_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="MEM_DDR4_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TRL_CYC" value="10" />
  <parameter name="CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="PHY_RLD3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_WTCL" value="12" />
  <parameter name="MEM_RLD3_DEPTH_EXPANDED" value="false" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_TDH_PS" value="55" />
  <parameter
     name="PHY_DDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
  <parameter
     name="PHY_QDR2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_DDR3_TDS_PS" value="53" />
  <parameter name="PHY_QDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TTL_RM_WIDTH" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter
     name="PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PLL_COMPENSATION_MODE" value="emif" />
  <parameter name="BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TRAS_CYC" value="34" />
  <parameter name="PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_QDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_DB_RTT_NOM_ENUM" value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
  <parameter name="CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_QDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="IS_ED_SLAVE" value="false" />
  <parameter name="MEM_DDR3_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_RLD3_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PHY_LPDDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
  <parameter name="DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
  <parameter name="BOARD_QDR4_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="MEM_LPDDR3_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_MR3" value="0" />
  <parameter name="MEM_LPDDR3_MR2" value="0" />
  <parameter name="MEM_LPDDR3_MR1" value="0" />
  <parameter name="PREV_PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_LPDDR3_MR11" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="MEM_DDR3_DM_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter
     name="MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
     value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
  <parameter name="DIAG_QDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_QDR4_TQKQ_MAX_PS" value="75" />
  <parameter name="PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR4_STARTING_VREFIN" value="61.0" />
  <parameter name="PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_TWR_CYC" value="18" />
  <parameter name="MEM_QDR2_TCQDOH_NS" value="-0.09" />
  <parameter name="DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR4_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="MEM_DDR4_WRITE_CRC" value="false" />
  <parameter name="MEM_DDR3_TTL_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
  <parameter name="MEM_QDR2_BWS_N_WIDTH" value="4" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="22.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="22.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="22.5" />
  <parameter name="DIAG_QDR2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_CYC" value="3120" />
  <parameter name="MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
  <parameter name="MEM_DDR4_VDIVW_TOTAL" value="130" />
  <parameter name="MEM_DDR3_RM_WIDTH" value="0" />
  <parameter name="MEM_DDR4_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TFAW_CYC" value="33" />
  <parameter name="CTRL_RLD3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR3_RTT_NOM_ENUM" value="DDR3_RTT_NOM_ODT_DISABLED" />
  <parameter name="BOARD_DDR3_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="DIAG_RLD2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PHY_QDR4_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TDS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_W_DERIVED_ODTN" value=",," />
  <parameter name="MEM_DDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_SIM_REGTEST_MODE" value="false" />
  <parameter name="PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
  <parameter name="MEM_RLD3_ADDR_WIDTH" value="20" />
  <parameter name="MEM_DDR4_RDIMM_CONFIG" value="" />
  <parameter name="MEM_QDR4_TISH_PS" value="150" />
  <parameter name="BOARD_LPDDR3_WDATA_ISI_NS" value="0.0" />
  <parameter
     name="DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT0" value=",," />
  <parameter name="MEM_DDR4_TQH_CYC" value="0.38" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT3" value=",," />
  <parameter name="MEM_DDR3_W_DERIVED_ODT1" value=",," />
  <parameter name="MEM_DDR3_W_DERIVED_ODT2" value=",," />
  <parameter name="CTRL_MMR_EN" value="false" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="CTRL_DDR3_ECC_EN" value="false" />
  <parameter name="PHY_TARGET_IS_PRODUCTION" value="true" />
  <parameter name="MEM_DDR4_DB_RTT_WR_ENUM" value="DDR4_DB_RTT_WR_RZQ_3" />
  <parameter name="MEM_QDR4_DQ_WIDTH" value="72" />
  <parameter name="BOARD_DDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_TIS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TFAW_CYC" value="40" />
  <parameter name="DIAG_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_USE_ABSTRACT_PHY" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4" value="152.42857142857142" />
  <parameter name="PHY_QDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3" value="152.42857142857142" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2" value="533.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1" value="533.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5" value="100.0" />
  <parameter name="DIAG_RS232_UART_BAUDRATE" value="57600" />
  <parameter name="MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
  <parameter name="MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
  <parameter name="MEM_DDR3_TWLS_PS" value="125.0" />
  <parameter name="MEM_DDR4_TTL_DQS_WIDTH" value="5" />
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR2_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_RDATA_SLEW_RATE" value="3.5" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0" value="533.5" />
  <parameter
     name="PHY_RLD2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_DDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="EX_DESIGN_GUI_GEN_SIM" value="false" />
  <parameter name="PHY_RZQ" value="240" />
  <parameter
     name="EX_DESIGN_GUI_QDR2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_6" />
  <parameter name="MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
  <parameter name="BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TRCD_NS" value="18.0" />
  <parameter name="EX_DESIGN_GUI_DDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_RLD3_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM" value="RLD3_OUTPUT_DRIVE_40" />
  <parameter name="DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
  <parameter name="BOARD_QDR2_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_DQ_WIDTH" value="32" />
  <parameter name="MEM_DDR3_TWLH_PS" value="125.0" />
  <parameter name="PHY_DDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
  <parameter name="PHY_QDR4_CK_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_QDR4_TCKDK_MAX_PS" value="150" />
  <parameter name="CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="MEM_QDR4_TASH_PS" value="170" />
  <parameter name="PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_RLD3_TCKQK_MAX_PS" value="135" />
  <parameter name="MEM_QDR4_DK_PER_PORT_WIDTH" value="2" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_QDR2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
  <parameter name="CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="PHY_DDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_TTL_NUM_OF_READ_GROUPS" value="5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
     value="TARGET_DEV_KIT_NONE" />
  <parameter
     name="DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
  <parameter name="DIAG_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR4_SPD_135_RCD_REV" value="0" />
  <parameter name="MEM_DDR4_TIS_AC_MV" value="100" />
  <parameter name="MEM_QDR4_TCSH_PS" value="170" />
  <parameter name="MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
  <parameter name="BOARD_LPDDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_QDR2_TRL_CYC" value="2.5" />
  <parameter name="MEM_DDR4_WRITE_PREAMBLE" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
  <parameter name="MEM_LPDDR3_DM_WIDTH" value="1" />
  <parameter
     name="PHY_QDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TRP_CYC" value="17" />
  <parameter name="PLL_SPEEDGRADE" value="2" />
  <parameter
     name="PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="CTRL_QDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter
     name="PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_RLD3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED" value="false" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
  <parameter name="PHY_LPDDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_DQ_WIDTH" value="40" />
  <parameter name="MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
  <parameter name="BOARD_DDR3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TRAS_CYC" value="36" />
  <parameter name="PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED" value="false" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
  <parameter
     name="MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
     value="DDR4_ALERT_N_PLACEMENT_AUTO" />
  <parameter name="MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_INTERFACE_ID" value="0" />
  <parameter name="BOARD_DDR4_RCLK_ISI_NS" value="0.15" />
  <parameter name="BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PHY_DDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_TARGET_IS_ES" value="false" />
  <parameter name="DIAG_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_DDR3_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_CA_LEVEL_EN" value="false" />
  <parameter name="MEM_DDR4_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR4_TRFC_CYC" value="278" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
  <parameter name="DIAG_LPDDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter
     name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3"
     value="152.42857142857142" />
  <parameter
     name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4"
     value="152.42857142857142" />
  <parameter name="MEM_DDR4_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="DIAG_DDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_RLD2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="533.5" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="533.5" />
  <parameter name="BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
  <parameter name="DIAG_RLD3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="533.5" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_CS_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TDQSQ_PS" value="135" />
  <parameter name="PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_QDR4_DINV_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_MAX_POWERDOWN" value="false" />
  <parameter name="PHY_DDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
  <parameter name="MEM_LPDDR3_TRFC_CYC" value="168" />
  <parameter name="PHY_DDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="MEM_WRITE_LATENCY" value="12" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS" value="true" />
  <parameter name="EX_DESIGN_GUI_DDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="CTRL_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="BOARD_QDR4_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_NWR" value="LPDDR3_NWR_NWR12" />
  <parameter name="DIAG_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="MEM_DDR3_TINIT_CK" value="499" />
  <parameter name="BOARD_DDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
  <parameter name="DIAG_RLD3_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR4_TDSS_CYC" value="0.18" />
  <parameter name="DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
  <parameter name="MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
  <parameter name="MEM_RLD2_DQ_PER_WR_GROUP" value="9" />
  <parameter name="BOARD_RLD3_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="MEM_LPDDR3_SPEEDBIN_ENUM" value="LPDDR3_SPEEDBIN_1600" />
  <parameter name="DIAG_DDR3_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR3_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR3_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_RLD3_MR0" value="0" />
  <parameter name="CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_ADDR_WIDTH" value="17" />
  <parameter name="MEM_DDR4_RCD_PARITY_CONTROL_WORD" value="13" />
  <parameter name="MEM_RLD2_TAS_NS" value="0.3" />
  <parameter name="CTRL_DDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_ST" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR2_THD_NS" value="0.18" />
  <parameter name="CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC" value="4" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="system_bd_sys_hps_ddr4_cntrl" />
  <parameter name="MEM_RLD3_MR2" value="0" />
  <parameter name="MEM_RLD3_MR1" value="0" />
  <parameter
     name="PHY_DDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TWTR_CYC" value="6" />
  <parameter name="PHY_AC_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_QDR2_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR4_CFG_GEN_DBE" value="false" />
  <parameter name="BOARD_LPDDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD2_DQ_PER_DEVICE" value="9" />
  <parameter name="MEM_DDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="PHY_LPDDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter
     name="MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
  <parameter name="MEM_RLD3_TIH_DC_MV" value="100" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PHY_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_DDR4_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_LPDDR3_TDQSS_CYC" value="1.25" />
  <parameter name="MEM_LPDDR3_TDS_AC_MV" value="150" />
  <parameter name="MEM_RLD2_TAH_NS" value="0.3" />
  <parameter name="MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
  <parameter name="BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TTL_CKE_WIDTH" value="1" />
  <parameter name="PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PHY_DDR4_RATE_ENUM" value="RATE_HALF" />
  <parameter name="DIAG_ENABLE_JTAG_UART_HEX" value="false" />
  <parameter name="PHY_QDR2_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CS_PER_DIMM" value="1" />
  <parameter name="PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="BOARD_DDR3_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TIS_PS" value="62" />
  <parameter name="MEM_DDR4_TIH_PS" value="87" />
  <parameter name="DIAG_RLD3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR3_TRP_NS" value="13.09" />
  <parameter name="BOARD_DDR3_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="CTRL_QDR2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR4_TFAW_NS" value="30.0" />
  <parameter name="PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TDQSS_CYC" value="0.27" />
  <parameter name="PHY_LPDDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
  <parameter name="MEM_RLD3_DQ_WIDTH" value="36" />
  <parameter name="PHY_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_RLD3_DQ_PER_WR_GROUP" value="18" />
  <parameter name="DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
  <parameter name="DIAG_ECLIPSE_DEBUG" value="false" />
  <parameter name="PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_QDR2_BL" value="4" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
  <parameter name="MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
  <parameter name="MEM_DDR3_TWTR_CYC" value="8" />
  <parameter name="BOARD_RLD3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD3_DK_WIDTH" value="2" />
  <parameter name="MEM_DDR4_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
  <parameter name="MEM_TTL_NUM_OF_WRITE_GROUPS" value="5" />
  <parameter name="MEM_DDR4_TTL_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_IO_VOLTAGE" value="1.5" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
  <parameter name="MEM_DDR4_DLL_EN" value="true" />
  <parameter name="MEM_QDR4_QK_WIDTH" value="4" />
  <parameter name="MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="PHY_RLD3_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
  <parameter name="MEM_QDR4_TCKDK_MIN_PS" value="-150" />
  <parameter
     name="PHY_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="BOARD_QDR2_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_TDQSCK_PS" value="165" />
  <parameter name="BOARD_QDR2_AC_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_DDR3_TRTP_CYC" value="8" />
  <parameter name="DIAG_DDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="CTRL_ECC_EN" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TRRD_CYC" value="6" />
  <parameter name="DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_TIMING_REGTEST_MODE" value="false" />
  <parameter name="PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TREFI_CYC" value="8320" />
  <parameter name="BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PHY_RLD2_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
  <parameter name="MEM_QDR4_DATA_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_PING_PONG_EN" value="false" />
  <parameter name="CTRL_DDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_ST" />
  <parameter name="PHY_RLD3_IO_VOLTAGE" value="1.2" />
  <parameter name="BOARD_RLD3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TDQSQ_PS" value="75" />
  <parameter name="MEM_DDR4_TWTR_S_CYC" value="3" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
  <parameter name="MEM_QDR4_QK_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_RLD3_DM_WIDTH" value="2" />
  <parameter name="MEM_DDR3_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_a10_hps_181\synth\system_bd_altera_emif_a10_hps_181_b26sami.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_a10_hps_181\synth\system_bd_altera_emif_a10_hps_181_b26sami_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_a10_hps_181\synth\system_bd_altera_emif_a10_hps_181_b26sami.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_a10_hps_181\synth\system_bd_altera_emif_a10_hps_181_b26sami_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/hwtcl/altera_emif_a10_hps/altera_emif_a10_hps_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="sys_hps_ddr4_cntrl" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_a10_hps_181_b26sami"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_arch_nf_181_5knmixi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_spi"
   version="18.1"
   name="system_bd_altera_avalon_spi_181_gh3z34i">
  <parameter name="legacySignalsAllow" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="targetClockRate" value="128000" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="actualClockRate" value="127877.0" />
  <parameter name="clockPhase" value="0" />
  <parameter name="masterSPI" value="true" />
  <parameter name="slaveDataBusWidth" value="16" />
  <parameter name="numberOfSlaves" value="8" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="actualSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="inputClockRate" value="100000000" />
  <parameter name="dataWidth" value="8" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="lsbOrderedFirst" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_spi_181\synth\system_bd_altera_avalon_spi_181_gh3z34i.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_spi_181\synth\system_bd_altera_avalon_spi_181_gh3z34i.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_spi/altera_avalon_spi_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="sys_spi" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_spi_181_gh3z34i"</message>
   <message level="Info" culprit="sys_spi">Starting RTL generation for module 'system_bd_altera_avalon_spi_181_gh3z34i'</message>
   <message level="Info" culprit="sys_spi">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=system_bd_altera_avalon_spi_181_gh3z34i --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0010_sys_spi_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0010_sys_spi_gen//system_bd_altera_avalon_spi_181_gh3z34i_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_spi">Done RTL generation for module 'system_bd_altera_avalon_spi_181_gh3z34i'</message>
  </messages>
 </entity>
 <entity kind="util_upack" version="1.0" name="util_upack">
  <parameter name="NUM_OF_CHANNELS" value="2" />
  <parameter name="CHANNEL_DATA_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_upack_10\synth\util_upack_dmx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_upack_10\synth\util_upack_dsf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_upack_10\synth\util_upack.v"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_upack_10\synth\util_upack_dmx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_upack_10\synth\util_upack_dsf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_upack_10\synth\util_upack.v"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/library/util_upack/util_upack_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="util_ad9144_upack" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: util_upack"</message>
  </messages>
 </entity>
 <entity kind="util_cpack" version="1.0" name="util_cpack">
  <parameter name="NUM_OF_CHANNELS" value="2" />
  <parameter name="CHANNEL_DATA_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_cpack_10\synth\util_cpack_mux.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_cpack_10\synth\util_cpack_dsf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_cpack_10\synth\util_cpack.v"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_cpack_10\synth\util_cpack_mux.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_cpack_10\synth\util_cpack_dsf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_cpack_10\synth\util_cpack.v"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/library/util_cpack/util_cpack_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="util_ad9680_cpack" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: util_cpack"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.1"
   name="system_bd_altera_mm_interconnect_181_sco5kda">
  <parameter name="AUTO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {ad9144_jesd204_lane_pll_reconfig_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_DATA_W} {32};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_READDATA} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_READ} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_WRITE} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_LOCK} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ad9144_jesd204_link_pll_reconfig_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_DATA_W} {32};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_READDATA} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_READ} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_WRITE} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_LOCK} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ad9680_jesd204_link_pll_reconfig_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_DATA_W} {32};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_READDATA} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_READ} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_WRITE} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_LOCK} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_0_rcfg_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_1_rcfg_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_2_rcfg_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_3_rcfg_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_0_rcfg_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_1_rcfg_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_2_rcfg_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_3_rcfg_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_gpio_in_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_gpio_in_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_gpio_in_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {sys_gpio_in_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_gpio_out_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_gpio_out_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_gpio_out_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {sys_gpio_out_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_spi_spi_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_DATA_W} {16};set_instance_parameter_value {sys_spi_spi_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_spi_spi_control_port_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {sys_spi_spi_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_READ} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_hps_h2f_lw_axi_master_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {ID_WIDTH} {4};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {ADDR_WIDTH} {21};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {ADDR_USER_WIDTH} {5};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {WRITE_ISSUING_CAPABILITY} {8};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {READ_ISSUING_CAPABILITY} {8};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_CACHE_H} {110};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_CACHE_L} {107};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_THREAD_ID_H} {103};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_QOS_L} {89};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_QOS_H} {89};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {ST_DATA_W} {116};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {ID} {0};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ad9144_jesd204.link_management&quot;
   start=&quot;0x0000000000024000&quot;
   end=&quot;0x00000000000025000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;ad9680_jesd204.link_management&quot;
   start=&quot;0x0000000000044000&quot;
   end=&quot;0x00000000000045000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ad9144_jesd204.link_reconfig&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000024000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;ad9680_jesd204.link_reconfig&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000044000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;axi_ad9144_dma.s_axi&quot;
   start=&quot;0x000000000002c000&quot;
   end=&quot;0x0000000000002d000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;axi_ad9144_core.s_axi&quot;
   start=&quot;0x0000000000030000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;axi_ad9680_dma.s_axi&quot;
   start=&quot;0x000000000004c000&quot;
   end=&quot;0x0000000000004d000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;axi_ad9680_core.s_axi&quot;
   start=&quot;0x0000000000050000&quot;
   end=&quot;0x00000000000060000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ad9144_jesd204_lane_pll_reconfig_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000026000&quot;
   end=&quot;0x00000000000027000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;ad9144_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000025000&quot;
   end=&quot;0x00000000000026000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;ad9680_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000045000&quot;
   end=&quot;0x00000000000046000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;avl_adxcfg_0_rcfg_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000028000&quot;
   end=&quot;0x00000000000029000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;avl_adxcfg_1_rcfg_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000029000&quot;
   end=&quot;0x0000000000002a000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;avl_adxcfg_2_rcfg_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000002a000&quot;
   end=&quot;0x0000000000002b000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;avl_adxcfg_3_rcfg_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000002b000&quot;
   end=&quot;0x0000000000002c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;avl_adxcfg_0_rcfg_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000048000&quot;
   end=&quot;0x00000000000049000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;avl_adxcfg_1_rcfg_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000049000&quot;
   end=&quot;0x0000000000004a000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;avl_adxcfg_2_rcfg_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000004a000&quot;
   end=&quot;0x0000000000004b000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;avl_adxcfg_3_rcfg_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000004b000&quot;
   end=&quot;0x0000000000004c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;sys_gpio_in_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;sys_gpio_out_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;sys_spi_spi_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {ad9144_jesd204_link_management_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_QOS_H} {89};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_QOS_L} {89};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_THREAD_ID_H} {103};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_CACHE_H} {110};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_CACHE_L} {107};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {ST_DATA_W} {116};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {ADDR_WIDTH} {12};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {ID} {0};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {USE_ADDR_USER} {0};add_instance {ad9680_jesd204_link_management_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_QOS_H} {89};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_QOS_L} {89};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_THREAD_ID_H} {103};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_CACHE_H} {110};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_CACHE_L} {107};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {ST_DATA_W} {116};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {ADDR_WIDTH} {12};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {ID} {4};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {USE_ADDR_USER} {0};add_instance {ad9144_jesd204_link_reconfig_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_QOS_H} {89};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_QOS_L} {89};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_THREAD_ID_H} {103};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_CACHE_H} {110};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_CACHE_L} {107};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {ST_DATA_W} {116};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {ADDR_WIDTH} {14};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {ID} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {USE_ADDR_USER} {0};add_instance {ad9680_jesd204_link_reconfig_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_QOS_H} {89};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_QOS_L} {89};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_THREAD_ID_H} {103};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_CACHE_H} {110};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_CACHE_L} {107};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {ST_DATA_W} {116};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {ADDR_WIDTH} {14};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {ID} {5};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {USE_ADDR_USER} {0};add_instance {axi_ad9144_dma_s_axi_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_QOS_H} {89};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_QOS_L} {89};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_THREAD_ID_H} {103};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_CACHE_H} {110};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_CACHE_L} {107};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_DATA_H} {31};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {ST_DATA_W} {116};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {ADDR_WIDTH} {12};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {ID} {16};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {USE_ADDR_USER} {0};add_instance {axi_ad9144_core_s_axi_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_QOS_H} {89};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_QOS_L} {89};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_THREAD_ID_H} {103};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_CACHE_H} {110};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_CACHE_L} {107};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_DATA_H} {31};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {ST_DATA_W} {116};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {ADDR_WIDTH} {16};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {ID} {15};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {USE_ADDR_USER} {0};add_instance {axi_ad9680_dma_s_axi_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_QOS_H} {89};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_QOS_L} {89};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_THREAD_ID_H} {103};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_CACHE_H} {110};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_CACHE_L} {107};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_DATA_H} {31};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {ST_DATA_W} {116};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {ADDR_WIDTH} {12};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {ID} {18};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {USE_ADDR_USER} {0};add_instance {axi_ad9680_core_s_axi_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_QOS_H} {89};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_QOS_L} {89};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_THREAD_ID_H} {103};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_CACHE_H} {110};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_CACHE_L} {107};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_DATA_H} {31};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {ST_DATA_W} {116};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {ADDR_WIDTH} {16};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {ID} {17};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {USE_ADDR_USER} {0};add_instance {ad9144_jesd204_lane_pll_reconfig_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {ST_DATA_W} {116};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {ID} {2};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {ECC_ENABLE} {0};add_instance {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ad9144_jesd204_link_pll_reconfig_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {ST_DATA_W} {116};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {ID} {3};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {ECC_ENABLE} {0};add_instance {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ad9680_jesd204_link_pll_reconfig_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {ST_DATA_W} {116};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {ID} {6};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {ECC_ENABLE} {0};add_instance {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_0_rcfg_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {ID} {7};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_1_rcfg_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {ID} {9};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_2_rcfg_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {ID} {11};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_3_rcfg_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {ID} {13};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_0_rcfg_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {ID} {8};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_1_rcfg_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {ID} {10};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_2_rcfg_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {ID} {12};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_3_rcfg_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {ID} {14};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_gpio_in_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_gpio_in_s1_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {sys_gpio_in_s1_agent} {ST_DATA_W} {116};set_instance_parameter_value {sys_gpio_in_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_in_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_gpio_in_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_gpio_in_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_gpio_in_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_gpio_in_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_gpio_in_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_gpio_in_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {sys_gpio_in_s1_agent} {ID} {19};set_instance_parameter_value {sys_gpio_in_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_gpio_in_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_gpio_in_s1_agent} {ECC_ENABLE} {0};add_instance {sys_gpio_in_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_gpio_in_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_gpio_out_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_gpio_out_s1_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {sys_gpio_out_s1_agent} {ST_DATA_W} {116};set_instance_parameter_value {sys_gpio_out_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_out_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_gpio_out_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_gpio_out_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_gpio_out_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_gpio_out_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_gpio_out_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_gpio_out_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {sys_gpio_out_s1_agent} {ID} {20};set_instance_parameter_value {sys_gpio_out_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_gpio_out_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_gpio_out_s1_agent} {ECC_ENABLE} {0};add_instance {sys_gpio_out_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_gpio_out_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_spi_spi_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_ORI_BURST_SIZE_H} {115};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_ORI_BURST_SIZE_L} {113};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_RESPONSE_STATUS_H} {112};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_RESPONSE_STATUS_L} {111};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_PROTECTION_H} {106};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_PROTECTION_L} {104};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_spi_spi_control_port_agent} {ST_CHANNEL_W} {30};set_instance_parameter_value {sys_spi_spi_control_port_agent} {ST_DATA_W} {116};set_instance_parameter_value {sys_spi_spi_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_spi_spi_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_spi_spi_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_spi_spi_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_spi_spi_control_port_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {sys_spi_spi_control_port_agent} {ID} {21};set_instance_parameter_value {sys_spi_spi_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent} {ECC_ENABLE} {0};add_instance {sys_spi_spi_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_spi_spi_control_port_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {19 20 21 1 0 3 2 7 9 11 13 16 15 5 4 6 8 10 12 14 18 17 };set_instance_parameter_value {router} {CHANNEL_ID} {0010000000000000000000 0100000000000000000000 1000000000000000000000 0000000000000000000100 0000000000000000000001 0000000000001000000000 0000000000000100000000 0000000000100000000000 0000000001000000000000 0000000010000000000000 0000000100000000000000 0000000000000000010000 0000000000000000100000 0000000000000000001000 0000000000000000000010 0000000000010000000000 0000001000000000000000 0000010000000000000000 0000100000000000000000 0001000000000000000000 0000000000000001000000 0000000000000010000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both write write both both both both both both write write write write both both both both both write write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20 0x40 0x20000 0x24000 0x25000 0x26000 0x28000 0x29000 0x2a000 0x2b000 0x2c000 0x30000 0x40000 0x44000 0x45000 0x48000 0x49000 0x4a000 0x4b000 0x4c000 0x50000 };set_instance_parameter_value {router} {END_ADDRESS} {0x10 0x30 0x60 0x24000 0x25000 0x26000 0x27000 0x29000 0x2a000 0x2b000 0x2c000 0x2d000 0x40000 0x44000 0x45000 0x46000 0x49000 0x4a000 0x4b000 0x4c000 0x4d000 0x60000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {56};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router} {PKT_TRANS_READ} {60};set_instance_parameter_value {router} {ST_DATA_W} {116};set_instance_parameter_value {router} {ST_CHANNEL_W} {30};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {5};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {15};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {19 20 21 1 0 3 2 7 9 11 13 16 15 5 4 6 8 10 12 14 18 17 };set_instance_parameter_value {router_001} {CHANNEL_ID} {0010000000000000000000 0100000000000000000000 1000000000000000000000 0000000000000000000100 0000000000000000000001 0000000000001000000000 0000000000000100000000 0000000000100000000000 0000000001000000000000 0000000010000000000000 0000000100000000000000 0000000000000000010000 0000000000000000100000 0000000000000000001000 0000000000000000000010 0000000000010000000000 0000001000000000000000 0000010000000000000000 0000100000000000000000 0001000000000000000000 0000000000000001000000 0000000000000010000000 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both read read both both both both both both read read read read both both both both both read read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x20 0x40 0x20000 0x24000 0x25000 0x26000 0x28000 0x29000 0x2a000 0x2b000 0x2c000 0x30000 0x40000 0x44000 0x45000 0x48000 0x49000 0x4a000 0x4b000 0x4c000 0x50000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10 0x30 0x60 0x24000 0x25000 0x26000 0x27000 0x29000 0x2a000 0x2b000 0x2c000 0x2d000 0x40000 0x44000 0x45000 0x46000 0x49000 0x4a000 0x4b000 0x4c000 0x4d000 0x60000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {56};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_001} {ST_DATA_W} {116};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {5};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {15};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {56};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_002} {ST_DATA_W} {116};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {56};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_003} {ST_DATA_W} {116};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {56};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_004} {ST_DATA_W} {116};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {56};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_005} {ST_DATA_W} {116};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {56};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_006} {ST_DATA_W} {116};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {56};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_007} {ST_DATA_W} {116};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {56};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_008} {ST_DATA_W} {116};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {56};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_009} {ST_DATA_W} {116};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {56};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_010} {ST_DATA_W} {116};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {56};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_011} {ST_DATA_W} {116};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {56};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_012} {ST_DATA_W} {116};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {56};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_013} {ST_DATA_W} {116};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {56};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_014} {ST_DATA_W} {116};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {56};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_015} {ST_DATA_W} {116};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {56};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_016} {ST_DATA_W} {116};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {56};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_017} {ST_DATA_W} {116};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_018} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {56};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_018} {ST_DATA_W} {116};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_019} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {56};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_019} {ST_DATA_W} {116};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_020} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {56};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_020} {ST_DATA_W} {116};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_021} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {56};set_instance_parameter_value {router_021} {PKT_ADDR_L} {36};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_021} {ST_DATA_W} {116};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_022} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {56};set_instance_parameter_value {router_022} {PKT_ADDR_L} {36};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_022} {ST_DATA_W} {116};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_023} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {56};set_instance_parameter_value {router_023} {PKT_ADDR_L} {36};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_023} {ST_DATA_W} {116};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {router_024} {altera_merlin_router};set_instance_parameter_value {router_024} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_024} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_024} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_024} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_024} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_024} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_024} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_024} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_024} {SPAN_OFFSET} {};set_instance_parameter_value {router_024} {PKT_ADDR_H} {56};set_instance_parameter_value {router_024} {PKT_ADDR_L} {36};set_instance_parameter_value {router_024} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_024} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_024} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_024} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_024} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_024} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_024} {ST_DATA_W} {116};set_instance_parameter_value {router_024} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_024} {DECODER_TYPE} {1};set_instance_parameter_value {router_024} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_024} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_024} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_024} {MEMORY_ALIASING_DECODE} {0};add_instance {router_025} {altera_merlin_router};set_instance_parameter_value {router_025} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_025} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_025} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_025} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_025} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_025} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_025} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_025} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_025} {SPAN_OFFSET} {};set_instance_parameter_value {router_025} {PKT_ADDR_H} {56};set_instance_parameter_value {router_025} {PKT_ADDR_L} {36};set_instance_parameter_value {router_025} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_025} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_025} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_025} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_025} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_025} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_025} {ST_DATA_W} {116};set_instance_parameter_value {router_025} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_025} {DECODER_TYPE} {1};set_instance_parameter_value {router_025} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_025} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_025} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_025} {MEMORY_ALIASING_DECODE} {0};add_instance {router_026} {altera_merlin_router};set_instance_parameter_value {router_026} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_026} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_026} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_026} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_026} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_026} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_026} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_026} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_026} {SPAN_OFFSET} {};set_instance_parameter_value {router_026} {PKT_ADDR_H} {56};set_instance_parameter_value {router_026} {PKT_ADDR_L} {36};set_instance_parameter_value {router_026} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_026} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_026} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_026} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_026} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_026} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_026} {ST_DATA_W} {116};set_instance_parameter_value {router_026} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_026} {DECODER_TYPE} {1};set_instance_parameter_value {router_026} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_026} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_026} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_026} {MEMORY_ALIASING_DECODE} {0};add_instance {router_027} {altera_merlin_router};set_instance_parameter_value {router_027} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_027} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_027} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_027} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_027} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_027} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_027} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_027} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_027} {SPAN_OFFSET} {};set_instance_parameter_value {router_027} {PKT_ADDR_H} {56};set_instance_parameter_value {router_027} {PKT_ADDR_L} {36};set_instance_parameter_value {router_027} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_027} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_027} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_027} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_027} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_027} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_027} {ST_DATA_W} {116};set_instance_parameter_value {router_027} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_027} {DECODER_TYPE} {1};set_instance_parameter_value {router_027} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_027} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_027} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_027} {MEMORY_ALIASING_DECODE} {0};add_instance {router_028} {altera_merlin_router};set_instance_parameter_value {router_028} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_028} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_028} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_028} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_028} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_028} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_028} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_028} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_028} {SPAN_OFFSET} {};set_instance_parameter_value {router_028} {PKT_ADDR_H} {56};set_instance_parameter_value {router_028} {PKT_ADDR_L} {36};set_instance_parameter_value {router_028} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_028} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_028} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_028} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_028} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_028} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_028} {ST_DATA_W} {116};set_instance_parameter_value {router_028} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_028} {DECODER_TYPE} {1};set_instance_parameter_value {router_028} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_028} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_028} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_028} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_028} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_028} {MEMORY_ALIASING_DECODE} {0};add_instance {router_029} {altera_merlin_router};set_instance_parameter_value {router_029} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_029} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_029} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_029} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_029} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_029} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_029} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_029} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_029} {SPAN_OFFSET} {};set_instance_parameter_value {router_029} {PKT_ADDR_H} {56};set_instance_parameter_value {router_029} {PKT_ADDR_L} {36};set_instance_parameter_value {router_029} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_029} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_029} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_029} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_029} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_029} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_029} {ST_DATA_W} {116};set_instance_parameter_value {router_029} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_029} {DECODER_TYPE} {1};set_instance_parameter_value {router_029} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_029} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_029} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_029} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_029} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_029} {MEMORY_ALIASING_DECODE} {0};add_instance {router_030} {altera_merlin_router};set_instance_parameter_value {router_030} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_030} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_030} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_030} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_030} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_030} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_030} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_030} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_030} {SPAN_OFFSET} {};set_instance_parameter_value {router_030} {PKT_ADDR_H} {56};set_instance_parameter_value {router_030} {PKT_ADDR_L} {36};set_instance_parameter_value {router_030} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_030} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_030} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_030} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_030} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_030} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_030} {ST_DATA_W} {116};set_instance_parameter_value {router_030} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_030} {DECODER_TYPE} {1};set_instance_parameter_value {router_030} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_030} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_030} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_030} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_030} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_030} {MEMORY_ALIASING_DECODE} {0};add_instance {router_031} {altera_merlin_router};set_instance_parameter_value {router_031} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_031} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_031} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_031} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_031} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_031} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_031} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_031} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_031} {SPAN_OFFSET} {};set_instance_parameter_value {router_031} {PKT_ADDR_H} {56};set_instance_parameter_value {router_031} {PKT_ADDR_L} {36};set_instance_parameter_value {router_031} {PKT_PROTECTION_H} {106};set_instance_parameter_value {router_031} {PKT_PROTECTION_L} {104};set_instance_parameter_value {router_031} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_031} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_031} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_031} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_031} {ST_DATA_W} {116};set_instance_parameter_value {router_031} {ST_CHANNEL_W} {30};set_instance_parameter_value {router_031} {DECODER_TYPE} {1};set_instance_parameter_value {router_031} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_031} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_031} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_031} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_031} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_031} {MEMORY_ALIASING_DECODE} {0};add_instance {sys_hps_h2f_lw_axi_master_wr_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {PKT_DEST_ID_H} {99};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {PKT_DEST_ID_L} {95};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {PKT_SRC_ID_H} {94};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {PKT_THREAD_ID_H} {103};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {MAX_OUTSTANDING_RESPONSES} {8};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {PIPELINED} {0};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {ST_DATA_W} {116};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {ST_CHANNEL_W} {30};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_wr_limiter} {REORDER} {0};add_instance {sys_hps_h2f_lw_axi_master_rd_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {PKT_DEST_ID_H} {99};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {PKT_DEST_ID_L} {95};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {PKT_SRC_ID_H} {94};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {PKT_THREAD_ID_H} {103};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {MAX_OUTSTANDING_RESPONSES} {8};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {PIPELINED} {0};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {ST_DATA_W} {116};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {ST_CHANNEL_W} {30};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_hps_h2f_lw_axi_master_rd_limiter} {REORDER} {0};add_instance {ad9144_jesd204_link_management_wr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ad9144_jesd204_link_management_wr_burst_adapter} {ADAPTER_VERSION} {new};add_instance {ad9144_jesd204_link_management_rd_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ad9144_jesd204_link_management_rd_burst_adapter} {ADAPTER_VERSION} {new};add_instance {ad9680_jesd204_link_management_wr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ad9680_jesd204_link_management_wr_burst_adapter} {ADAPTER_VERSION} {new};add_instance {ad9680_jesd204_link_management_rd_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ad9680_jesd204_link_management_rd_burst_adapter} {ADAPTER_VERSION} {new};add_instance {ad9144_jesd204_link_reconfig_wr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_wr_burst_adapter} {ADAPTER_VERSION} {new};add_instance {ad9144_jesd204_link_reconfig_rd_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_rd_burst_adapter} {ADAPTER_VERSION} {new};add_instance {ad9680_jesd204_link_reconfig_wr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_wr_burst_adapter} {ADAPTER_VERSION} {new};add_instance {ad9680_jesd204_link_reconfig_rd_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_rd_burst_adapter} {ADAPTER_VERSION} {new};add_instance {axi_ad9144_dma_s_axi_wr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_wr_burst_adapter} {ADAPTER_VERSION} {new};add_instance {axi_ad9144_dma_s_axi_rd_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_rd_burst_adapter} {ADAPTER_VERSION} {new};add_instance {axi_ad9144_core_s_axi_wr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_wr_burst_adapter} {ADAPTER_VERSION} {new};add_instance {axi_ad9144_core_s_axi_rd_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_rd_burst_adapter} {ADAPTER_VERSION} {new};add_instance {axi_ad9680_dma_s_axi_wr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_wr_burst_adapter} {ADAPTER_VERSION} {new};add_instance {axi_ad9680_dma_s_axi_rd_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_rd_burst_adapter} {ADAPTER_VERSION} {new};add_instance {axi_ad9680_core_s_axi_wr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_wr_burst_adapter} {ADAPTER_VERSION} {new};add_instance {axi_ad9680_core_s_axi_rd_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_rd_burst_adapter} {ADAPTER_VERSION} {new};add_instance {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_burst_adapter} {ADAPTER_VERSION} {new};add_instance {ad9144_jesd204_link_pll_reconfig_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_burst_adapter} {ADAPTER_VERSION} {new};add_instance {ad9680_jesd204_link_pll_reconfig_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_burst_adapter} {ADAPTER_VERSION} {new};add_instance {avl_adxcfg_0_rcfg_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_burst_adapter} {ADAPTER_VERSION} {new};add_instance {avl_adxcfg_1_rcfg_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_burst_adapter} {ADAPTER_VERSION} {new};add_instance {avl_adxcfg_2_rcfg_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_burst_adapter} {ADAPTER_VERSION} {new};add_instance {avl_adxcfg_3_rcfg_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_burst_adapter} {ADAPTER_VERSION} {new};add_instance {avl_adxcfg_0_rcfg_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_burst_adapter} {ADAPTER_VERSION} {new};add_instance {avl_adxcfg_1_rcfg_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_burst_adapter} {ADAPTER_VERSION} {new};add_instance {avl_adxcfg_2_rcfg_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_burst_adapter} {ADAPTER_VERSION} {new};add_instance {avl_adxcfg_3_rcfg_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_burst_adapter} {ADAPTER_VERSION} {new};add_instance {sys_gpio_in_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {sys_gpio_in_s1_burst_adapter} {ADAPTER_VERSION} {new};add_instance {sys_gpio_out_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {sys_gpio_out_s1_burst_adapter} {ADAPTER_VERSION} {new};add_instance {sys_spi_spi_control_port_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {ST_CHANNEL_W} {30};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {sys_spi_spi_control_port_burst_adapter} {ADAPTER_VERSION} {new};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {116};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {22};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {116};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {22};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_019} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_019} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_019} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_019} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_019} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_019} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_019} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_020} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_020} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_020} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_020} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_020} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_020} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_020} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_021} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_021} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_021} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_021} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_021} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_021} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_021} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_022} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_022} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_022} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_022} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_022} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_022} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_022} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_023} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_023} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_023} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_023} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_023} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_023} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_023} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_024} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_024} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_024} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_024} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_024} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_024} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_024} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_024} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_024} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_025} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_025} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_025} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_025} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_025} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_025} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_025} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_025} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_025} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_026} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_026} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_026} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_026} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_026} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_026} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_026} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_026} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_026} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_027} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_027} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_027} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_027} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_027} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_027} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_027} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_027} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_027} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_028} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_028} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_028} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_028} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_028} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_028} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_028} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_028} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_028} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_028} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_029} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_029} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_029} {ST_CHANNEL_W} {30};set_instance_parameter_value {cmd_mux_029} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_029} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_029} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_029} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_029} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_029} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_029} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_019} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_019} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_019} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_019} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_019} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_020} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_020} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_020} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_020} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_020} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_021} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_021} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_021} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_021} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_021} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_022} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_022} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_022} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_022} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_022} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_023} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_023} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_023} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_023} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_023} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_024} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_024} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_024} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_024} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_024} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_025} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_025} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_025} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_025} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_025} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_026} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_026} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_026} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_026} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_026} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_027} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_027} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_027} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_027} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_027} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_028} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_028} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_028} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_028} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_028} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_028} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_029} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_029} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_029} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_demux_029} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_029} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_029} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {116};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {22};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {116};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {30};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {22};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {30};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {30};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};add_instance {limiter_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_002} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {limiter_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_002} {CHANNEL_WIDTH} {30};set_instance_parameter_value {limiter_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_002} {PIPELINE_READY} {1};add_instance {limiter_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_003} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {limiter_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_003} {CHANNEL_WIDTH} {30};set_instance_parameter_value {limiter_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_003} {PIPELINE_READY} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};add_instance {agent_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_008} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_008} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_008} {PIPELINE_READY} {1};add_instance {agent_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_009} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_009} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {PIPELINE_READY} {1};add_instance {agent_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_010} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_010} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_010} {PIPELINE_READY} {1};add_instance {agent_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_011} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_011} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {PIPELINE_READY} {1};add_instance {agent_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_012} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_012} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_012} {PIPELINE_READY} {1};add_instance {agent_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_013} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_013} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {PIPELINE_READY} {1};add_instance {agent_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_014} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_014} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_014} {PIPELINE_READY} {1};add_instance {agent_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_015} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_015} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {PIPELINE_READY} {1};add_instance {agent_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_016} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_016} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_016} {PIPELINE_READY} {1};add_instance {agent_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_017} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_017} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_017} {PIPELINE_READY} {1};add_instance {agent_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_018} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_018} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_018} {PIPELINE_READY} {1};add_instance {agent_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_019} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_019} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_019} {PIPELINE_READY} {1};add_instance {agent_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_020} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_020} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_020} {PIPELINE_READY} {1};add_instance {agent_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_021} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_021} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_021} {PIPELINE_READY} {1};add_instance {agent_pipeline_022} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_022} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_022} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_022} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_022} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_022} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_022} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_022} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_022} {PIPELINE_READY} {1};add_instance {agent_pipeline_023} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_023} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_023} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_023} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_023} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_023} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_023} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_023} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_023} {PIPELINE_READY} {1};add_instance {agent_pipeline_024} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_024} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_024} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_024} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_024} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_024} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_024} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_024} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_024} {PIPELINE_READY} {1};add_instance {agent_pipeline_025} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_025} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_025} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_025} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_025} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_025} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_025} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_025} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_025} {PIPELINE_READY} {1};add_instance {agent_pipeline_026} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_026} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_026} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_026} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_026} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_026} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_026} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_026} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_026} {PIPELINE_READY} {1};add_instance {agent_pipeline_027} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_027} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_027} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_027} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_027} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_027} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_027} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_027} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_027} {PIPELINE_READY} {1};add_instance {agent_pipeline_028} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_028} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_028} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_028} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_028} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_028} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_028} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_028} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_028} {PIPELINE_READY} {1};add_instance {agent_pipeline_029} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_029} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_029} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_029} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_029} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_029} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_029} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_029} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_029} {PIPELINE_READY} {1};add_instance {agent_pipeline_030} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_030} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_030} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_030} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_030} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_030} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_030} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_030} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_030} {PIPELINE_READY} {1};add_instance {agent_pipeline_031} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_031} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_031} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_031} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_031} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_031} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_031} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_031} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_031} {PIPELINE_READY} {1};add_instance {agent_pipeline_032} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_032} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_032} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_032} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_032} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_032} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_032} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_032} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_032} {PIPELINE_READY} {1};add_instance {agent_pipeline_033} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_033} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_033} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_033} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_033} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_033} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_033} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_033} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_033} {PIPELINE_READY} {1};add_instance {agent_pipeline_034} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_034} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_034} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_034} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_034} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_034} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_034} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_034} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_034} {PIPELINE_READY} {1};add_instance {agent_pipeline_035} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_035} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_035} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_035} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_035} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_035} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_035} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_035} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_035} {PIPELINE_READY} {1};add_instance {agent_pipeline_036} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_036} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_036} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_036} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_036} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_036} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_036} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_036} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_036} {PIPELINE_READY} {1};add_instance {agent_pipeline_037} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_037} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_037} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_037} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_037} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_037} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_037} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_037} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_037} {PIPELINE_READY} {1};add_instance {agent_pipeline_038} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_038} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_038} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_038} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_038} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_038} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_038} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_038} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_038} {PIPELINE_READY} {1};add_instance {agent_pipeline_039} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_039} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_039} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_039} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_039} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_039} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_039} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_039} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_039} {PIPELINE_READY} {1};add_instance {agent_pipeline_040} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_040} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_040} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_040} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_040} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_040} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_040} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_040} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_040} {PIPELINE_READY} {1};add_instance {agent_pipeline_041} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_041} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_041} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_041} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_041} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_041} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_041} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_041} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_041} {PIPELINE_READY} {1};add_instance {agent_pipeline_042} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_042} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_042} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_042} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_042} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_042} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_042} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_042} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_042} {PIPELINE_READY} {1};add_instance {agent_pipeline_043} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_043} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_043} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_043} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_043} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_043} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_043} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_043} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_043} {PIPELINE_READY} {1};add_instance {agent_pipeline_044} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_044} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_044} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_044} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_044} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_044} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_044} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_044} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_044} {PIPELINE_READY} {1};add_instance {agent_pipeline_045} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_045} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_045} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_045} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_045} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_045} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_045} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_045} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_045} {PIPELINE_READY} {1};add_instance {agent_pipeline_046} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_046} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_046} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_046} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_046} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_046} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_046} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_046} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_046} {PIPELINE_READY} {1};add_instance {agent_pipeline_047} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_047} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_047} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_047} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_047} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_047} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_047} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_047} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_047} {PIPELINE_READY} {1};add_instance {agent_pipeline_048} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_048} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_048} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_048} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_048} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_048} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_048} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_048} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_048} {PIPELINE_READY} {1};add_instance {agent_pipeline_049} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_049} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_049} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_049} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_049} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_049} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_049} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_049} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_049} {PIPELINE_READY} {1};add_instance {agent_pipeline_050} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_050} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_050} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_050} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_050} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_050} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_050} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_050} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_050} {PIPELINE_READY} {1};add_instance {agent_pipeline_051} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_051} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_051} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_051} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_051} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_051} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_051} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_051} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_051} {PIPELINE_READY} {1};add_instance {agent_pipeline_052} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_052} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_052} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_052} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_052} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_052} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_052} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_052} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_052} {PIPELINE_READY} {1};add_instance {agent_pipeline_053} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_053} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_053} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_053} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_053} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_053} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_053} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_053} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_053} {PIPELINE_READY} {1};add_instance {agent_pipeline_054} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_054} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_054} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_054} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_054} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_054} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_054} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_054} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_054} {PIPELINE_READY} {1};add_instance {agent_pipeline_055} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_055} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_055} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_055} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_055} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_055} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_055} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_055} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_055} {PIPELINE_READY} {1};add_instance {agent_pipeline_056} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_056} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_056} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_056} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_056} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_056} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_056} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_056} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_056} {PIPELINE_READY} {1};add_instance {agent_pipeline_057} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_057} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_057} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_057} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_057} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_057} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_057} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_057} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_057} {PIPELINE_READY} {1};add_instance {agent_pipeline_058} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_058} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_058} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_058} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_058} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_058} {CHANNEL_WIDTH} {30};set_instance_parameter_value {agent_pipeline_058} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_058} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_058} {PIPELINE_READY} {1};add_instance {agent_pipeline_059} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_059} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_059} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {agent_pipeline_059} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_059} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_059} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_059} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_059} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_059} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};add_instance {mux_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_014} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_014} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_014} {PIPELINE_READY} {1};add_instance {mux_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_015} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_015} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_015} {PIPELINE_READY} {1};add_instance {mux_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_016} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_016} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_016} {PIPELINE_READY} {1};add_instance {mux_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_017} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_017} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_017} {PIPELINE_READY} {1};add_instance {mux_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_018} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_018} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_018} {PIPELINE_READY} {1};add_instance {mux_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_019} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_019} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_019} {PIPELINE_READY} {1};add_instance {mux_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_020} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_020} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_020} {PIPELINE_READY} {1};add_instance {mux_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_021} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_021} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_021} {PIPELINE_READY} {1};add_instance {mux_pipeline_022} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_022} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_022} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_022} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_022} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_022} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_022} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_022} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_022} {PIPELINE_READY} {1};add_instance {mux_pipeline_023} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_023} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_023} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_023} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_023} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_023} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_023} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_023} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_023} {PIPELINE_READY} {1};add_instance {mux_pipeline_024} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_024} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_024} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_024} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_024} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_024} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_024} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_024} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_024} {PIPELINE_READY} {1};add_instance {mux_pipeline_025} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_025} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_025} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_025} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_025} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_025} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_025} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_025} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_025} {PIPELINE_READY} {1};add_instance {mux_pipeline_026} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_026} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_026} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_026} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_026} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_026} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_026} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_026} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_026} {PIPELINE_READY} {1};add_instance {mux_pipeline_027} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_027} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_027} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_027} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_027} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_027} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_027} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_027} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_027} {PIPELINE_READY} {1};add_instance {mux_pipeline_028} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_028} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_028} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_028} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_028} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_028} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_028} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_028} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_028} {PIPELINE_READY} {1};add_instance {mux_pipeline_029} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_029} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_029} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_029} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_029} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_029} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_029} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_029} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_029} {PIPELINE_READY} {1};add_instance {mux_pipeline_030} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_030} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_030} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_030} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_030} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_030} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_030} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_030} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_030} {PIPELINE_READY} {1};add_instance {mux_pipeline_031} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_031} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_031} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_031} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_031} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_031} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_031} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_031} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_031} {PIPELINE_READY} {1};add_instance {mux_pipeline_032} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_032} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_032} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_032} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_032} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_032} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_032} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_032} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_032} {PIPELINE_READY} {1};add_instance {mux_pipeline_033} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_033} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_033} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_033} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_033} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_033} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_033} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_033} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_033} {PIPELINE_READY} {1};add_instance {mux_pipeline_034} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_034} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_034} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_034} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_034} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_034} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_034} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_034} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_034} {PIPELINE_READY} {1};add_instance {mux_pipeline_035} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_035} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_035} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_035} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_035} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_035} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_035} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_035} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_035} {PIPELINE_READY} {1};add_instance {mux_pipeline_036} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_036} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_036} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_036} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_036} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_036} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_036} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_036} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_036} {PIPELINE_READY} {1};add_instance {mux_pipeline_037} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_037} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_037} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_037} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_037} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_037} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_037} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_037} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_037} {PIPELINE_READY} {1};add_instance {mux_pipeline_038} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_038} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_038} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_038} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_038} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_038} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_038} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_038} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_038} {PIPELINE_READY} {1};add_instance {mux_pipeline_039} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_039} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_039} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_039} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_039} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_039} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_039} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_039} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_039} {PIPELINE_READY} {1};add_instance {mux_pipeline_040} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_040} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_040} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_040} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_040} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_040} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_040} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_040} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_040} {PIPELINE_READY} {1};add_instance {mux_pipeline_041} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_041} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_041} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_041} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_041} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_041} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_041} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_041} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_041} {PIPELINE_READY} {1};add_instance {mux_pipeline_042} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_042} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_042} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_042} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_042} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_042} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_042} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_042} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_042} {PIPELINE_READY} {1};add_instance {mux_pipeline_043} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_043} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_043} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_043} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_043} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_043} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_043} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_043} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_043} {PIPELINE_READY} {1};add_instance {mux_pipeline_044} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_044} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_044} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_044} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_044} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_044} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_044} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_044} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_044} {PIPELINE_READY} {1};add_instance {mux_pipeline_045} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_045} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_045} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_045} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_045} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_045} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_045} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_045} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_045} {PIPELINE_READY} {1};add_instance {mux_pipeline_046} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_046} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_046} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_046} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_046} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_046} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_046} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_046} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_046} {PIPELINE_READY} {1};add_instance {mux_pipeline_047} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_047} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_047} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_047} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_047} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_047} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_047} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_047} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_047} {PIPELINE_READY} {1};add_instance {mux_pipeline_048} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_048} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_048} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_048} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_048} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_048} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_048} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_048} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_048} {PIPELINE_READY} {1};add_instance {mux_pipeline_049} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_049} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_049} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_049} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_049} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_049} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_049} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_049} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_049} {PIPELINE_READY} {1};add_instance {mux_pipeline_050} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_050} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_050} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_050} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_050} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_050} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_050} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_050} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_050} {PIPELINE_READY} {1};add_instance {mux_pipeline_051} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_051} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_051} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_051} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_051} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_051} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_051} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_051} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_051} {PIPELINE_READY} {1};add_instance {mux_pipeline_052} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_052} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_052} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_052} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_052} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_052} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_052} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_052} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_052} {PIPELINE_READY} {1};add_instance {mux_pipeline_053} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_053} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_053} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_053} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_053} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_053} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_053} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_053} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_053} {PIPELINE_READY} {1};add_instance {mux_pipeline_054} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_054} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_054} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_054} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_054} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_054} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_054} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_054} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_054} {PIPELINE_READY} {1};add_instance {mux_pipeline_055} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_055} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_055} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_055} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_055} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_055} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_055} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_055} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_055} {PIPELINE_READY} {1};add_instance {mux_pipeline_056} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_056} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_056} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_056} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_056} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_056} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_056} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_056} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_056} {PIPELINE_READY} {1};add_instance {mux_pipeline_057} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_057} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_057} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_057} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_057} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_057} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_057} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_057} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_057} {PIPELINE_READY} {1};add_instance {mux_pipeline_058} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_058} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_058} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_058} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_058} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_058} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_058} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_058} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_058} {PIPELINE_READY} {1};add_instance {mux_pipeline_059} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_059} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_059} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_059} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_059} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_059} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_059} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_059} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_059} {PIPELINE_READY} {1};add_instance {mux_pipeline_060} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_060} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_060} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_060} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_060} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_060} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_060} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_060} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_060} {PIPELINE_READY} {1};add_instance {mux_pipeline_061} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_061} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_061} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_061} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_061} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_061} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_061} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_061} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_061} {PIPELINE_READY} {1};add_instance {mux_pipeline_062} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_062} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_062} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_062} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_062} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_062} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_062} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_062} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_062} {PIPELINE_READY} {1};add_instance {mux_pipeline_063} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_063} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_063} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_063} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_063} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_063} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_063} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_063} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_063} {PIPELINE_READY} {1};add_instance {mux_pipeline_064} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_064} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_064} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_064} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_064} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_064} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_064} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_064} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_064} {PIPELINE_READY} {1};add_instance {mux_pipeline_065} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_065} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_065} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_065} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_065} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_065} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_065} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_065} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_065} {PIPELINE_READY} {1};add_instance {mux_pipeline_066} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_066} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_066} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_066} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_066} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_066} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_066} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_066} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_066} {PIPELINE_READY} {1};add_instance {mux_pipeline_067} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_067} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_067} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_067} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_067} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_067} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_067} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_067} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_067} {PIPELINE_READY} {1};add_instance {mux_pipeline_068} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_068} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_068} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_068} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_068} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_068} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_068} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_068} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_068} {PIPELINE_READY} {1};add_instance {mux_pipeline_069} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_069} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_069} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_069} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_069} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_069} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_069} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_069} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_069} {PIPELINE_READY} {1};add_instance {mux_pipeline_070} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_070} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_070} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_070} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_070} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_070} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_070} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_070} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_070} {PIPELINE_READY} {1};add_instance {mux_pipeline_071} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_071} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_071} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_071} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_071} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_071} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_071} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_071} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_071} {PIPELINE_READY} {1};add_instance {mux_pipeline_072} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_072} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_072} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_072} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_072} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_072} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_072} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_072} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_072} {PIPELINE_READY} {1};add_instance {mux_pipeline_073} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_073} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_073} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_073} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_073} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_073} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_073} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_073} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_073} {PIPELINE_READY} {1};add_instance {mux_pipeline_074} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_074} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_074} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_074} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_074} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_074} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_074} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_074} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_074} {PIPELINE_READY} {1};add_instance {mux_pipeline_075} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_075} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_075} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_075} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_075} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_075} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_075} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_075} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_075} {PIPELINE_READY} {1};add_instance {mux_pipeline_076} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_076} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_076} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_076} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_076} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_076} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_076} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_076} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_076} {PIPELINE_READY} {1};add_instance {mux_pipeline_077} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_077} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_077} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_077} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_077} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_077} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_077} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_077} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_077} {PIPELINE_READY} {1};add_instance {mux_pipeline_078} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_078} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_078} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_078} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_078} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_078} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_078} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_078} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_078} {PIPELINE_READY} {1};add_instance {mux_pipeline_079} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_079} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_079} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_079} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_079} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_079} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_079} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_079} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_079} {PIPELINE_READY} {1};add_instance {mux_pipeline_080} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_080} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_080} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_080} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_080} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_080} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_080} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_080} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_080} {PIPELINE_READY} {1};add_instance {mux_pipeline_081} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_081} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_081} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_081} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_081} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_081} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_081} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_081} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_081} {PIPELINE_READY} {1};add_instance {mux_pipeline_082} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_082} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_082} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_082} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_082} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_082} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_082} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_082} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_082} {PIPELINE_READY} {1};add_instance {mux_pipeline_083} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_083} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_083} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_083} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_083} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_083} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_083} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_083} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_083} {PIPELINE_READY} {1};add_instance {mux_pipeline_084} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_084} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_084} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_084} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_084} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_084} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_084} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_084} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_084} {PIPELINE_READY} {1};add_instance {mux_pipeline_085} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_085} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_085} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_085} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_085} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_085} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_085} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_085} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_085} {PIPELINE_READY} {1};add_instance {mux_pipeline_086} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_086} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_086} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_086} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_086} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_086} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_086} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_086} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_086} {PIPELINE_READY} {1};add_instance {mux_pipeline_087} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_087} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_087} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mux_pipeline_087} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_087} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_087} {CHANNEL_WIDTH} {30};set_instance_parameter_value {mux_pipeline_087} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_087} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_087} {PIPELINE_READY} {1};add_instance {sys_hps_h2f_lw_axi_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sys_hps_h2f_lw_axi_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sys_hps_h2f_lw_axi_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sys_hps_h2f_lw_axi_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sys_hps_h2f_lw_axi_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sys_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {sys_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ad9144_jesd204_lane_pll_reconfig_agent.m0} {ad9144_jesd204_lane_pll_reconfig_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent.m0/ad9144_jesd204_lane_pll_reconfig_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent.m0/ad9144_jesd204_lane_pll_reconfig_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent.m0/ad9144_jesd204_lane_pll_reconfig_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ad9144_jesd204_lane_pll_reconfig_agent.rf_source} {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo.in} {avalon_streaming};add_connection {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo.out} {ad9144_jesd204_lane_pll_reconfig_agent.rf_sink} {avalon_streaming};add_connection {ad9144_jesd204_lane_pll_reconfig_agent.rdata_fifo_src} {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo.in} {avalon_streaming};add_connection {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo.out} {ad9144_jesd204_lane_pll_reconfig_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ad9144_jesd204_link_pll_reconfig_agent.m0} {ad9144_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ad9144_jesd204_link_pll_reconfig_agent.m0/ad9144_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ad9144_jesd204_link_pll_reconfig_agent.m0/ad9144_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ad9144_jesd204_link_pll_reconfig_agent.m0/ad9144_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ad9144_jesd204_link_pll_reconfig_agent.rf_source} {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo.in} {avalon_streaming};add_connection {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo.out} {ad9144_jesd204_link_pll_reconfig_agent.rf_sink} {avalon_streaming};add_connection {ad9144_jesd204_link_pll_reconfig_agent.rdata_fifo_src} {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo.in} {avalon_streaming};add_connection {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo.out} {ad9144_jesd204_link_pll_reconfig_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ad9680_jesd204_link_pll_reconfig_agent.m0} {ad9680_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ad9680_jesd204_link_pll_reconfig_agent.m0/ad9680_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ad9680_jesd204_link_pll_reconfig_agent.m0/ad9680_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ad9680_jesd204_link_pll_reconfig_agent.m0/ad9680_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ad9680_jesd204_link_pll_reconfig_agent.rf_source} {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo.in} {avalon_streaming};add_connection {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo.out} {ad9680_jesd204_link_pll_reconfig_agent.rf_sink} {avalon_streaming};add_connection {ad9680_jesd204_link_pll_reconfig_agent.rdata_fifo_src} {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo.in} {avalon_streaming};add_connection {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo.out} {ad9680_jesd204_link_pll_reconfig_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s0_agent.m0} {avl_adxcfg_0_rcfg_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_0_rcfg_s0_agent.m0/avl_adxcfg_0_rcfg_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_0_rcfg_s0_agent.m0/avl_adxcfg_0_rcfg_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_0_rcfg_s0_agent.m0/avl_adxcfg_0_rcfg_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_0_rcfg_s0_agent.rf_source} {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo.out} {avl_adxcfg_0_rcfg_s0_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s0_agent.rdata_fifo_src} {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo.out} {avl_adxcfg_0_rcfg_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s0_agent.m0} {avl_adxcfg_1_rcfg_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_1_rcfg_s0_agent.m0/avl_adxcfg_1_rcfg_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_1_rcfg_s0_agent.m0/avl_adxcfg_1_rcfg_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_1_rcfg_s0_agent.m0/avl_adxcfg_1_rcfg_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_1_rcfg_s0_agent.rf_source} {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo.out} {avl_adxcfg_1_rcfg_s0_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s0_agent.rdata_fifo_src} {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo.out} {avl_adxcfg_1_rcfg_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s0_agent.m0} {avl_adxcfg_2_rcfg_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_2_rcfg_s0_agent.m0/avl_adxcfg_2_rcfg_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_2_rcfg_s0_agent.m0/avl_adxcfg_2_rcfg_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_2_rcfg_s0_agent.m0/avl_adxcfg_2_rcfg_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_2_rcfg_s0_agent.rf_source} {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo.out} {avl_adxcfg_2_rcfg_s0_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s0_agent.rdata_fifo_src} {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo.out} {avl_adxcfg_2_rcfg_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s0_agent.m0} {avl_adxcfg_3_rcfg_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_3_rcfg_s0_agent.m0/avl_adxcfg_3_rcfg_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_3_rcfg_s0_agent.m0/avl_adxcfg_3_rcfg_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_3_rcfg_s0_agent.m0/avl_adxcfg_3_rcfg_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_3_rcfg_s0_agent.rf_source} {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo.out} {avl_adxcfg_3_rcfg_s0_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s0_agent.rdata_fifo_src} {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo.out} {avl_adxcfg_3_rcfg_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s1_agent.m0} {avl_adxcfg_0_rcfg_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_0_rcfg_s1_agent.m0/avl_adxcfg_0_rcfg_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_0_rcfg_s1_agent.m0/avl_adxcfg_0_rcfg_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_0_rcfg_s1_agent.m0/avl_adxcfg_0_rcfg_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_0_rcfg_s1_agent.rf_source} {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo.out} {avl_adxcfg_0_rcfg_s1_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s1_agent.rdata_fifo_src} {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo.out} {avl_adxcfg_0_rcfg_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s1_agent.m0} {avl_adxcfg_1_rcfg_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_1_rcfg_s1_agent.m0/avl_adxcfg_1_rcfg_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_1_rcfg_s1_agent.m0/avl_adxcfg_1_rcfg_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_1_rcfg_s1_agent.m0/avl_adxcfg_1_rcfg_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_1_rcfg_s1_agent.rf_source} {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo.out} {avl_adxcfg_1_rcfg_s1_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s1_agent.rdata_fifo_src} {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo.out} {avl_adxcfg_1_rcfg_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s1_agent.m0} {avl_adxcfg_2_rcfg_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_2_rcfg_s1_agent.m0/avl_adxcfg_2_rcfg_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_2_rcfg_s1_agent.m0/avl_adxcfg_2_rcfg_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_2_rcfg_s1_agent.m0/avl_adxcfg_2_rcfg_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_2_rcfg_s1_agent.rf_source} {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo.out} {avl_adxcfg_2_rcfg_s1_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s1_agent.rdata_fifo_src} {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo.out} {avl_adxcfg_2_rcfg_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s1_agent.m0} {avl_adxcfg_3_rcfg_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_3_rcfg_s1_agent.m0/avl_adxcfg_3_rcfg_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_3_rcfg_s1_agent.m0/avl_adxcfg_3_rcfg_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_3_rcfg_s1_agent.m0/avl_adxcfg_3_rcfg_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_3_rcfg_s1_agent.rf_source} {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo.out} {avl_adxcfg_3_rcfg_s1_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s1_agent.rdata_fifo_src} {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo.out} {avl_adxcfg_3_rcfg_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_gpio_in_s1_agent.m0} {sys_gpio_in_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_gpio_in_s1_agent.m0/sys_gpio_in_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_gpio_in_s1_agent.m0/sys_gpio_in_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_gpio_in_s1_agent.m0/sys_gpio_in_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_gpio_in_s1_agent.rf_source} {sys_gpio_in_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_gpio_in_s1_agent_rsp_fifo.out} {sys_gpio_in_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_gpio_in_s1_agent.rdata_fifo_src} {sys_gpio_in_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_gpio_in_s1_agent_rdata_fifo.out} {sys_gpio_in_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_gpio_out_s1_agent.m0} {sys_gpio_out_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_gpio_out_s1_agent.m0/sys_gpio_out_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_gpio_out_s1_agent.m0/sys_gpio_out_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_gpio_out_s1_agent.m0/sys_gpio_out_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_gpio_out_s1_agent.rf_source} {sys_gpio_out_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_gpio_out_s1_agent_rsp_fifo.out} {sys_gpio_out_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_gpio_out_s1_agent.rdata_fifo_src} {sys_gpio_out_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_gpio_out_s1_agent_rdata_fifo.out} {sys_gpio_out_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_spi_spi_control_port_agent.m0} {sys_spi_spi_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_spi_spi_control_port_agent.m0/sys_spi_spi_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_spi_spi_control_port_agent.m0/sys_spi_spi_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_spi_spi_control_port_agent.m0/sys_spi_spi_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_spi_spi_control_port_agent.rf_source} {sys_spi_spi_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_spi_spi_control_port_agent_rsp_fifo.out} {sys_spi_spi_control_port_agent.rf_sink} {avalon_streaming};add_connection {sys_spi_spi_control_port_agent.rdata_fifo_src} {sys_spi_spi_control_port_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_spi_spi_control_port_agent_rdata_fifo.out} {sys_spi_spi_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_hps_h2f_lw_axi_master_agent.write_cp} {router.sink} {avalon_streaming};preview_set_connection_tag {sys_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.command};add_connection {sys_hps_h2f_lw_axi_master_agent.read_cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sys_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_019.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_019.sink} {qsys_mm.response};add_connection {router_022.src} {rsp_demux_020.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/rsp_demux_020.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_021.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_021.sink} {qsys_mm.response};add_connection {router_024.src} {rsp_demux_022.sink} {avalon_streaming};preview_set_connection_tag {router_024.src/rsp_demux_022.sink} {qsys_mm.response};add_connection {router_025.src} {rsp_demux_023.sink} {avalon_streaming};preview_set_connection_tag {router_025.src/rsp_demux_023.sink} {qsys_mm.response};add_connection {router_026.src} {rsp_demux_024.sink} {avalon_streaming};preview_set_connection_tag {router_026.src/rsp_demux_024.sink} {qsys_mm.response};add_connection {router_027.src} {rsp_demux_025.sink} {avalon_streaming};preview_set_connection_tag {router_027.src/rsp_demux_025.sink} {qsys_mm.response};add_connection {router_028.src} {rsp_demux_026.sink} {avalon_streaming};preview_set_connection_tag {router_028.src/rsp_demux_026.sink} {qsys_mm.response};add_connection {router_029.src} {rsp_demux_027.sink} {avalon_streaming};preview_set_connection_tag {router_029.src/rsp_demux_027.sink} {qsys_mm.response};add_connection {router_030.src} {rsp_demux_028.sink} {avalon_streaming};preview_set_connection_tag {router_030.src/rsp_demux_028.sink} {qsys_mm.response};add_connection {router_031.src} {rsp_demux_029.sink} {avalon_streaming};preview_set_connection_tag {router_031.src/rsp_demux_029.sink} {qsys_mm.response};add_connection {router.src} {sys_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/sys_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.command};add_connection {sys_hps_h2f_lw_axi_master_wr_limiter.rsp_src} {sys_hps_h2f_lw_axi_master_agent.write_rp} {avalon_streaming};preview_set_connection_tag {sys_hps_h2f_lw_axi_master_wr_limiter.rsp_src/sys_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.response};add_connection {router_001.src} {sys_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/sys_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.command};add_connection {sys_hps_h2f_lw_axi_master_rd_limiter.rsp_src} {sys_hps_h2f_lw_axi_master_agent.read_rp} {avalon_streaming};preview_set_connection_tag {sys_hps_h2f_lw_axi_master_rd_limiter.rsp_src/sys_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.response};add_connection {cmd_mux.src} {ad9144_jesd204_link_management_wr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ad9144_jesd204_link_management_wr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {ad9144_jesd204_link_management_rd_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/ad9144_jesd204_link_management_rd_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {ad9680_jesd204_link_management_wr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/ad9680_jesd204_link_management_wr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {ad9680_jesd204_link_management_rd_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/ad9680_jesd204_link_management_rd_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {ad9144_jesd204_link_reconfig_wr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/ad9144_jesd204_link_reconfig_wr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_005.src} {ad9144_jesd204_link_reconfig_rd_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/ad9144_jesd204_link_reconfig_rd_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_006.src} {ad9680_jesd204_link_reconfig_wr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/ad9680_jesd204_link_reconfig_wr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_007.src} {ad9680_jesd204_link_reconfig_rd_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/ad9680_jesd204_link_reconfig_rd_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_008.src} {axi_ad9144_dma_s_axi_wr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/axi_ad9144_dma_s_axi_wr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_009.src} {axi_ad9144_dma_s_axi_rd_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/axi_ad9144_dma_s_axi_rd_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_010.src} {axi_ad9144_core_s_axi_wr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/axi_ad9144_core_s_axi_wr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_011.src} {axi_ad9144_core_s_axi_rd_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/axi_ad9144_core_s_axi_rd_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_012.src} {axi_ad9680_dma_s_axi_wr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/axi_ad9680_dma_s_axi_wr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_013.src} {axi_ad9680_dma_s_axi_rd_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/axi_ad9680_dma_s_axi_rd_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_014.src} {axi_ad9680_core_s_axi_wr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/axi_ad9680_core_s_axi_wr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_015.src} {axi_ad9680_core_s_axi_rd_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/axi_ad9680_core_s_axi_rd_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_016.src} {ad9144_jesd204_lane_pll_reconfig_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/ad9144_jesd204_lane_pll_reconfig_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_017.src} {ad9144_jesd204_link_pll_reconfig_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/ad9144_jesd204_link_pll_reconfig_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_018.src} {ad9680_jesd204_link_pll_reconfig_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/ad9680_jesd204_link_pll_reconfig_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_019.src} {avl_adxcfg_0_rcfg_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_019.src/avl_adxcfg_0_rcfg_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_020.src} {avl_adxcfg_1_rcfg_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_020.src/avl_adxcfg_1_rcfg_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_021.src} {avl_adxcfg_2_rcfg_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_021.src/avl_adxcfg_2_rcfg_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_022.src} {avl_adxcfg_3_rcfg_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_022.src/avl_adxcfg_3_rcfg_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_023.src} {avl_adxcfg_0_rcfg_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_023.src/avl_adxcfg_0_rcfg_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_024.src} {avl_adxcfg_1_rcfg_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_024.src/avl_adxcfg_1_rcfg_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_025.src} {avl_adxcfg_2_rcfg_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_025.src/avl_adxcfg_2_rcfg_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_026.src} {avl_adxcfg_3_rcfg_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_026.src/avl_adxcfg_3_rcfg_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_027.src} {sys_gpio_in_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_027.src/sys_gpio_in_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_028.src} {sys_gpio_out_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_028.src/sys_gpio_out_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_029.src} {sys_spi_spi_control_port_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_029.src/sys_spi_spi_control_port_burst_adapter.sink0} {qsys_mm.command};add_connection {sys_hps_h2f_lw_axi_master_wr_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {sys_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {sys_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/sys_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.response};add_connection {sys_hps_h2f_lw_axi_master_rd_limiter.cmd_src} {limiter_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {sys_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.command};add_connection {limiter_pipeline_002.source0} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {limiter_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.response};add_connection {limiter_pipeline_003.source0} {sys_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_003.source0/sys_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.response};add_connection {ad9144_jesd204_link_management_wr_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_management_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {ad9144_jesd204_link_management_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/ad9144_jesd204_link_management_agent.write_cp} {qsys_mm.command};add_connection {ad9144_jesd204_link_management_rd_burst_adapter.source0} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_management_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.command};add_connection {agent_pipeline_001.source0} {ad9144_jesd204_link_management_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/ad9144_jesd204_link_management_agent.read_cp} {qsys_mm.command};add_connection {ad9144_jesd204_link_management_agent.write_rp} {agent_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_management_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.response};add_connection {agent_pipeline_002.source0} {router_002.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_002.source0/router_002.sink} {qsys_mm.response};add_connection {ad9144_jesd204_link_management_agent.read_rp} {agent_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_management_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_003.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_003.source0/router_003.sink} {qsys_mm.response};add_connection {ad9680_jesd204_link_management_wr_burst_adapter.source0} {agent_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_management_wr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {ad9680_jesd204_link_management_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_004.source0/ad9680_jesd204_link_management_agent.write_cp} {qsys_mm.command};add_connection {ad9680_jesd204_link_management_rd_burst_adapter.source0} {agent_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_management_rd_burst_adapter.source0/agent_pipeline_005.sink0} {qsys_mm.command};add_connection {agent_pipeline_005.source0} {ad9680_jesd204_link_management_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_005.source0/ad9680_jesd204_link_management_agent.read_cp} {qsys_mm.command};add_connection {ad9680_jesd204_link_management_agent.write_rp} {agent_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_management_agent.write_rp/agent_pipeline_006.sink0} {qsys_mm.response};add_connection {agent_pipeline_006.source0} {router_004.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_006.source0/router_004.sink} {qsys_mm.response};add_connection {ad9680_jesd204_link_management_agent.read_rp} {agent_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_management_agent.read_rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_005.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_007.source0/router_005.sink} {qsys_mm.response};add_connection {ad9144_jesd204_link_reconfig_wr_burst_adapter.source0} {agent_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_reconfig_wr_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.command};add_connection {agent_pipeline_008.source0} {ad9144_jesd204_link_reconfig_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_008.source0/ad9144_jesd204_link_reconfig_agent.write_cp} {qsys_mm.command};add_connection {ad9144_jesd204_link_reconfig_rd_burst_adapter.source0} {agent_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_reconfig_rd_burst_adapter.source0/agent_pipeline_009.sink0} {qsys_mm.command};add_connection {agent_pipeline_009.source0} {ad9144_jesd204_link_reconfig_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_009.source0/ad9144_jesd204_link_reconfig_agent.read_cp} {qsys_mm.command};add_connection {ad9144_jesd204_link_reconfig_agent.write_rp} {agent_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_reconfig_agent.write_rp/agent_pipeline_010.sink0} {qsys_mm.response};add_connection {agent_pipeline_010.source0} {router_006.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_010.source0/router_006.sink} {qsys_mm.response};add_connection {ad9144_jesd204_link_reconfig_agent.read_rp} {agent_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_reconfig_agent.read_rp/agent_pipeline_011.sink0} {qsys_mm.response};add_connection {agent_pipeline_011.source0} {router_007.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_011.source0/router_007.sink} {qsys_mm.response};add_connection {ad9680_jesd204_link_reconfig_wr_burst_adapter.source0} {agent_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_reconfig_wr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.command};add_connection {agent_pipeline_012.source0} {ad9680_jesd204_link_reconfig_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_012.source0/ad9680_jesd204_link_reconfig_agent.write_cp} {qsys_mm.command};add_connection {ad9680_jesd204_link_reconfig_rd_burst_adapter.source0} {agent_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_reconfig_rd_burst_adapter.source0/agent_pipeline_013.sink0} {qsys_mm.command};add_connection {agent_pipeline_013.source0} {ad9680_jesd204_link_reconfig_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_013.source0/ad9680_jesd204_link_reconfig_agent.read_cp} {qsys_mm.command};add_connection {ad9680_jesd204_link_reconfig_agent.write_rp} {agent_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_reconfig_agent.write_rp/agent_pipeline_014.sink0} {qsys_mm.response};add_connection {agent_pipeline_014.source0} {router_008.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_014.source0/router_008.sink} {qsys_mm.response};add_connection {ad9680_jesd204_link_reconfig_agent.read_rp} {agent_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_reconfig_agent.read_rp/agent_pipeline_015.sink0} {qsys_mm.response};add_connection {agent_pipeline_015.source0} {router_009.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_015.source0/router_009.sink} {qsys_mm.response};add_connection {axi_ad9144_dma_s_axi_wr_burst_adapter.source0} {agent_pipeline_016.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9144_dma_s_axi_wr_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.command};add_connection {agent_pipeline_016.source0} {axi_ad9144_dma_s_axi_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_016.source0/axi_ad9144_dma_s_axi_agent.write_cp} {qsys_mm.command};add_connection {axi_ad9144_dma_s_axi_rd_burst_adapter.source0} {agent_pipeline_017.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9144_dma_s_axi_rd_burst_adapter.source0/agent_pipeline_017.sink0} {qsys_mm.command};add_connection {agent_pipeline_017.source0} {axi_ad9144_dma_s_axi_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_017.source0/axi_ad9144_dma_s_axi_agent.read_cp} {qsys_mm.command};add_connection {axi_ad9144_dma_s_axi_agent.write_rp} {agent_pipeline_018.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9144_dma_s_axi_agent.write_rp/agent_pipeline_018.sink0} {qsys_mm.response};add_connection {agent_pipeline_018.source0} {router_010.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_018.source0/router_010.sink} {qsys_mm.response};add_connection {axi_ad9144_dma_s_axi_agent.read_rp} {agent_pipeline_019.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9144_dma_s_axi_agent.read_rp/agent_pipeline_019.sink0} {qsys_mm.response};add_connection {agent_pipeline_019.source0} {router_011.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_019.source0/router_011.sink} {qsys_mm.response};add_connection {axi_ad9144_core_s_axi_wr_burst_adapter.source0} {agent_pipeline_020.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9144_core_s_axi_wr_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.command};add_connection {agent_pipeline_020.source0} {axi_ad9144_core_s_axi_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_020.source0/axi_ad9144_core_s_axi_agent.write_cp} {qsys_mm.command};add_connection {axi_ad9144_core_s_axi_rd_burst_adapter.source0} {agent_pipeline_021.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9144_core_s_axi_rd_burst_adapter.source0/agent_pipeline_021.sink0} {qsys_mm.command};add_connection {agent_pipeline_021.source0} {axi_ad9144_core_s_axi_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_021.source0/axi_ad9144_core_s_axi_agent.read_cp} {qsys_mm.command};add_connection {axi_ad9144_core_s_axi_agent.write_rp} {agent_pipeline_022.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9144_core_s_axi_agent.write_rp/agent_pipeline_022.sink0} {qsys_mm.response};add_connection {agent_pipeline_022.source0} {router_012.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_022.source0/router_012.sink} {qsys_mm.response};add_connection {axi_ad9144_core_s_axi_agent.read_rp} {agent_pipeline_023.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9144_core_s_axi_agent.read_rp/agent_pipeline_023.sink0} {qsys_mm.response};add_connection {agent_pipeline_023.source0} {router_013.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_023.source0/router_013.sink} {qsys_mm.response};add_connection {axi_ad9680_dma_s_axi_wr_burst_adapter.source0} {agent_pipeline_024.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9680_dma_s_axi_wr_burst_adapter.source0/agent_pipeline_024.sink0} {qsys_mm.command};add_connection {agent_pipeline_024.source0} {axi_ad9680_dma_s_axi_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_024.source0/axi_ad9680_dma_s_axi_agent.write_cp} {qsys_mm.command};add_connection {axi_ad9680_dma_s_axi_rd_burst_adapter.source0} {agent_pipeline_025.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9680_dma_s_axi_rd_burst_adapter.source0/agent_pipeline_025.sink0} {qsys_mm.command};add_connection {agent_pipeline_025.source0} {axi_ad9680_dma_s_axi_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_025.source0/axi_ad9680_dma_s_axi_agent.read_cp} {qsys_mm.command};add_connection {axi_ad9680_dma_s_axi_agent.write_rp} {agent_pipeline_026.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9680_dma_s_axi_agent.write_rp/agent_pipeline_026.sink0} {qsys_mm.response};add_connection {agent_pipeline_026.source0} {router_014.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_026.source0/router_014.sink} {qsys_mm.response};add_connection {axi_ad9680_dma_s_axi_agent.read_rp} {agent_pipeline_027.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9680_dma_s_axi_agent.read_rp/agent_pipeline_027.sink0} {qsys_mm.response};add_connection {agent_pipeline_027.source0} {router_015.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_027.source0/router_015.sink} {qsys_mm.response};add_connection {axi_ad9680_core_s_axi_wr_burst_adapter.source0} {agent_pipeline_028.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9680_core_s_axi_wr_burst_adapter.source0/agent_pipeline_028.sink0} {qsys_mm.command};add_connection {agent_pipeline_028.source0} {axi_ad9680_core_s_axi_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_028.source0/axi_ad9680_core_s_axi_agent.write_cp} {qsys_mm.command};add_connection {axi_ad9680_core_s_axi_rd_burst_adapter.source0} {agent_pipeline_029.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9680_core_s_axi_rd_burst_adapter.source0/agent_pipeline_029.sink0} {qsys_mm.command};add_connection {agent_pipeline_029.source0} {axi_ad9680_core_s_axi_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_029.source0/axi_ad9680_core_s_axi_agent.read_cp} {qsys_mm.command};add_connection {axi_ad9680_core_s_axi_agent.write_rp} {agent_pipeline_030.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9680_core_s_axi_agent.write_rp/agent_pipeline_030.sink0} {qsys_mm.response};add_connection {agent_pipeline_030.source0} {router_016.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_030.source0/router_016.sink} {qsys_mm.response};add_connection {axi_ad9680_core_s_axi_agent.read_rp} {agent_pipeline_031.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9680_core_s_axi_agent.read_rp/agent_pipeline_031.sink0} {qsys_mm.response};add_connection {agent_pipeline_031.source0} {router_017.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_031.source0/router_017.sink} {qsys_mm.response};add_connection {ad9144_jesd204_lane_pll_reconfig_burst_adapter.source0} {agent_pipeline_032.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_lane_pll_reconfig_burst_adapter.source0/agent_pipeline_032.sink0} {qsys_mm.command};add_connection {agent_pipeline_032.source0} {ad9144_jesd204_lane_pll_reconfig_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_032.source0/ad9144_jesd204_lane_pll_reconfig_agent.cp} {qsys_mm.command};add_connection {ad9144_jesd204_lane_pll_reconfig_agent.rp} {agent_pipeline_033.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_lane_pll_reconfig_agent.rp/agent_pipeline_033.sink0} {qsys_mm.response};add_connection {agent_pipeline_033.source0} {router_018.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_033.source0/router_018.sink} {qsys_mm.response};add_connection {ad9144_jesd204_link_pll_reconfig_burst_adapter.source0} {agent_pipeline_034.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_pll_reconfig_burst_adapter.source0/agent_pipeline_034.sink0} {qsys_mm.command};add_connection {agent_pipeline_034.source0} {ad9144_jesd204_link_pll_reconfig_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_034.source0/ad9144_jesd204_link_pll_reconfig_agent.cp} {qsys_mm.command};add_connection {ad9144_jesd204_link_pll_reconfig_agent.rp} {agent_pipeline_035.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_pll_reconfig_agent.rp/agent_pipeline_035.sink0} {qsys_mm.response};add_connection {agent_pipeline_035.source0} {router_019.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_035.source0/router_019.sink} {qsys_mm.response};add_connection {ad9680_jesd204_link_pll_reconfig_burst_adapter.source0} {agent_pipeline_036.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_pll_reconfig_burst_adapter.source0/agent_pipeline_036.sink0} {qsys_mm.command};add_connection {agent_pipeline_036.source0} {ad9680_jesd204_link_pll_reconfig_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_036.source0/ad9680_jesd204_link_pll_reconfig_agent.cp} {qsys_mm.command};add_connection {ad9680_jesd204_link_pll_reconfig_agent.rp} {agent_pipeline_037.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_pll_reconfig_agent.rp/agent_pipeline_037.sink0} {qsys_mm.response};add_connection {agent_pipeline_037.source0} {router_020.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_037.source0/router_020.sink} {qsys_mm.response};add_connection {avl_adxcfg_0_rcfg_s0_burst_adapter.source0} {agent_pipeline_038.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_0_rcfg_s0_burst_adapter.source0/agent_pipeline_038.sink0} {qsys_mm.command};add_connection {agent_pipeline_038.source0} {avl_adxcfg_0_rcfg_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_038.source0/avl_adxcfg_0_rcfg_s0_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_0_rcfg_s0_agent.rp} {agent_pipeline_039.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_0_rcfg_s0_agent.rp/agent_pipeline_039.sink0} {qsys_mm.response};add_connection {agent_pipeline_039.source0} {router_021.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_039.source0/router_021.sink} {qsys_mm.response};add_connection {avl_adxcfg_1_rcfg_s0_burst_adapter.source0} {agent_pipeline_040.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_1_rcfg_s0_burst_adapter.source0/agent_pipeline_040.sink0} {qsys_mm.command};add_connection {agent_pipeline_040.source0} {avl_adxcfg_1_rcfg_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_040.source0/avl_adxcfg_1_rcfg_s0_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_1_rcfg_s0_agent.rp} {agent_pipeline_041.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_1_rcfg_s0_agent.rp/agent_pipeline_041.sink0} {qsys_mm.response};add_connection {agent_pipeline_041.source0} {router_022.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_041.source0/router_022.sink} {qsys_mm.response};add_connection {avl_adxcfg_2_rcfg_s0_burst_adapter.source0} {agent_pipeline_042.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_2_rcfg_s0_burst_adapter.source0/agent_pipeline_042.sink0} {qsys_mm.command};add_connection {agent_pipeline_042.source0} {avl_adxcfg_2_rcfg_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_042.source0/avl_adxcfg_2_rcfg_s0_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_2_rcfg_s0_agent.rp} {agent_pipeline_043.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_2_rcfg_s0_agent.rp/agent_pipeline_043.sink0} {qsys_mm.response};add_connection {agent_pipeline_043.source0} {router_023.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_043.source0/router_023.sink} {qsys_mm.response};add_connection {avl_adxcfg_3_rcfg_s0_burst_adapter.source0} {agent_pipeline_044.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_3_rcfg_s0_burst_adapter.source0/agent_pipeline_044.sink0} {qsys_mm.command};add_connection {agent_pipeline_044.source0} {avl_adxcfg_3_rcfg_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_044.source0/avl_adxcfg_3_rcfg_s0_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_3_rcfg_s0_agent.rp} {agent_pipeline_045.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_3_rcfg_s0_agent.rp/agent_pipeline_045.sink0} {qsys_mm.response};add_connection {agent_pipeline_045.source0} {router_024.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_045.source0/router_024.sink} {qsys_mm.response};add_connection {avl_adxcfg_0_rcfg_s1_burst_adapter.source0} {agent_pipeline_046.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_0_rcfg_s1_burst_adapter.source0/agent_pipeline_046.sink0} {qsys_mm.command};add_connection {agent_pipeline_046.source0} {avl_adxcfg_0_rcfg_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_046.source0/avl_adxcfg_0_rcfg_s1_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_0_rcfg_s1_agent.rp} {agent_pipeline_047.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_0_rcfg_s1_agent.rp/agent_pipeline_047.sink0} {qsys_mm.response};add_connection {agent_pipeline_047.source0} {router_025.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_047.source0/router_025.sink} {qsys_mm.response};add_connection {avl_adxcfg_1_rcfg_s1_burst_adapter.source0} {agent_pipeline_048.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_1_rcfg_s1_burst_adapter.source0/agent_pipeline_048.sink0} {qsys_mm.command};add_connection {agent_pipeline_048.source0} {avl_adxcfg_1_rcfg_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_048.source0/avl_adxcfg_1_rcfg_s1_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_1_rcfg_s1_agent.rp} {agent_pipeline_049.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_1_rcfg_s1_agent.rp/agent_pipeline_049.sink0} {qsys_mm.response};add_connection {agent_pipeline_049.source0} {router_026.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_049.source0/router_026.sink} {qsys_mm.response};add_connection {avl_adxcfg_2_rcfg_s1_burst_adapter.source0} {agent_pipeline_050.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_2_rcfg_s1_burst_adapter.source0/agent_pipeline_050.sink0} {qsys_mm.command};add_connection {agent_pipeline_050.source0} {avl_adxcfg_2_rcfg_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_050.source0/avl_adxcfg_2_rcfg_s1_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_2_rcfg_s1_agent.rp} {agent_pipeline_051.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_2_rcfg_s1_agent.rp/agent_pipeline_051.sink0} {qsys_mm.response};add_connection {agent_pipeline_051.source0} {router_027.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_051.source0/router_027.sink} {qsys_mm.response};add_connection {avl_adxcfg_3_rcfg_s1_burst_adapter.source0} {agent_pipeline_052.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_3_rcfg_s1_burst_adapter.source0/agent_pipeline_052.sink0} {qsys_mm.command};add_connection {agent_pipeline_052.source0} {avl_adxcfg_3_rcfg_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_052.source0/avl_adxcfg_3_rcfg_s1_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_3_rcfg_s1_agent.rp} {agent_pipeline_053.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_3_rcfg_s1_agent.rp/agent_pipeline_053.sink0} {qsys_mm.response};add_connection {agent_pipeline_053.source0} {router_028.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_053.source0/router_028.sink} {qsys_mm.response};add_connection {sys_gpio_in_s1_burst_adapter.source0} {agent_pipeline_054.sink0} {avalon_streaming};preview_set_connection_tag {sys_gpio_in_s1_burst_adapter.source0/agent_pipeline_054.sink0} {qsys_mm.command};add_connection {agent_pipeline_054.source0} {sys_gpio_in_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_054.source0/sys_gpio_in_s1_agent.cp} {qsys_mm.command};add_connection {sys_gpio_in_s1_agent.rp} {agent_pipeline_055.sink0} {avalon_streaming};preview_set_connection_tag {sys_gpio_in_s1_agent.rp/agent_pipeline_055.sink0} {qsys_mm.response};add_connection {agent_pipeline_055.source0} {router_029.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_055.source0/router_029.sink} {qsys_mm.response};add_connection {sys_gpio_out_s1_burst_adapter.source0} {agent_pipeline_056.sink0} {avalon_streaming};preview_set_connection_tag {sys_gpio_out_s1_burst_adapter.source0/agent_pipeline_056.sink0} {qsys_mm.command};add_connection {agent_pipeline_056.source0} {sys_gpio_out_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_056.source0/sys_gpio_out_s1_agent.cp} {qsys_mm.command};add_connection {sys_gpio_out_s1_agent.rp} {agent_pipeline_057.sink0} {avalon_streaming};preview_set_connection_tag {sys_gpio_out_s1_agent.rp/agent_pipeline_057.sink0} {qsys_mm.response};add_connection {agent_pipeline_057.source0} {router_030.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_057.source0/router_030.sink} {qsys_mm.response};add_connection {sys_spi_spi_control_port_burst_adapter.source0} {agent_pipeline_058.sink0} {avalon_streaming};preview_set_connection_tag {sys_spi_spi_control_port_burst_adapter.source0/agent_pipeline_058.sink0} {qsys_mm.command};add_connection {agent_pipeline_058.source0} {sys_spi_spi_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_058.source0/sys_spi_spi_control_port_agent.cp} {qsys_mm.command};add_connection {sys_spi_spi_control_port_agent.rp} {agent_pipeline_059.sink0} {avalon_streaming};preview_set_connection_tag {sys_spi_spi_control_port_agent.rp/agent_pipeline_059.sink0} {qsys_mm.response};add_connection {agent_pipeline_059.source0} {router_031.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_059.source0/router_031.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {mux_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src2} {mux_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {mux_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src3} {mux_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.command};add_connection {mux_pipeline_007.source0} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_007.source0/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {mux_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.command};add_connection {mux_pipeline_008.source0} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_008.source0/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src4} {mux_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.command};add_connection {mux_pipeline_009.source0} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_009.source0/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {mux_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.command};add_connection {mux_pipeline_010.source0} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_010.source0/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src5} {mux_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.command};add_connection {mux_pipeline_011.source0} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_011.source0/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {mux_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/mux_pipeline_012.sink0} {qsys_mm.command};add_connection {mux_pipeline_012.source0} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_012.source0/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src6} {mux_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src6/mux_pipeline_013.sink0} {qsys_mm.command};add_connection {mux_pipeline_013.source0} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_013.source0/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {mux_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.command};add_connection {mux_pipeline_014.source0} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_014.source0/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src7} {mux_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.command};add_connection {mux_pipeline_015.source0} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_015.source0/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {mux_pipeline_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.command};add_connection {mux_pipeline_016.source0} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_016.source0/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src8} {mux_pipeline_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.command};add_connection {mux_pipeline_017.source0} {cmd_mux_016.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_017.source0/cmd_mux_016.sink1} {qsys_mm.command};add_connection {cmd_demux.src9} {mux_pipeline_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/mux_pipeline_018.sink0} {qsys_mm.command};add_connection {mux_pipeline_018.source0} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_018.source0/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src9} {mux_pipeline_019.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src9/mux_pipeline_019.sink0} {qsys_mm.command};add_connection {mux_pipeline_019.source0} {cmd_mux_017.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_019.source0/cmd_mux_017.sink1} {qsys_mm.command};add_connection {cmd_demux.src10} {mux_pipeline_020.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/mux_pipeline_020.sink0} {qsys_mm.command};add_connection {mux_pipeline_020.source0} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_020.source0/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src10} {mux_pipeline_021.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src10/mux_pipeline_021.sink0} {qsys_mm.command};add_connection {mux_pipeline_021.source0} {cmd_mux_018.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_021.source0/cmd_mux_018.sink1} {qsys_mm.command};add_connection {cmd_demux.src11} {mux_pipeline_022.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/mux_pipeline_022.sink0} {qsys_mm.command};add_connection {mux_pipeline_022.source0} {cmd_mux_019.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_022.source0/cmd_mux_019.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src11} {mux_pipeline_023.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src11/mux_pipeline_023.sink0} {qsys_mm.command};add_connection {mux_pipeline_023.source0} {cmd_mux_019.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_023.source0/cmd_mux_019.sink1} {qsys_mm.command};add_connection {cmd_demux.src12} {mux_pipeline_024.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/mux_pipeline_024.sink0} {qsys_mm.command};add_connection {mux_pipeline_024.source0} {cmd_mux_020.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_024.source0/cmd_mux_020.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src12} {mux_pipeline_025.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src12/mux_pipeline_025.sink0} {qsys_mm.command};add_connection {mux_pipeline_025.source0} {cmd_mux_020.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_025.source0/cmd_mux_020.sink1} {qsys_mm.command};add_connection {cmd_demux.src13} {mux_pipeline_026.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/mux_pipeline_026.sink0} {qsys_mm.command};add_connection {mux_pipeline_026.source0} {cmd_mux_021.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_026.source0/cmd_mux_021.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src13} {mux_pipeline_027.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src13/mux_pipeline_027.sink0} {qsys_mm.command};add_connection {mux_pipeline_027.source0} {cmd_mux_021.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_027.source0/cmd_mux_021.sink1} {qsys_mm.command};add_connection {cmd_demux.src14} {mux_pipeline_028.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src14/mux_pipeline_028.sink0} {qsys_mm.command};add_connection {mux_pipeline_028.source0} {cmd_mux_022.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_028.source0/cmd_mux_022.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src14} {mux_pipeline_029.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src14/mux_pipeline_029.sink0} {qsys_mm.command};add_connection {mux_pipeline_029.source0} {cmd_mux_022.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_029.source0/cmd_mux_022.sink1} {qsys_mm.command};add_connection {cmd_demux.src15} {mux_pipeline_030.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src15/mux_pipeline_030.sink0} {qsys_mm.command};add_connection {mux_pipeline_030.source0} {cmd_mux_023.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_030.source0/cmd_mux_023.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src15} {mux_pipeline_031.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src15/mux_pipeline_031.sink0} {qsys_mm.command};add_connection {mux_pipeline_031.source0} {cmd_mux_023.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_031.source0/cmd_mux_023.sink1} {qsys_mm.command};add_connection {cmd_demux.src16} {mux_pipeline_032.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src16/mux_pipeline_032.sink0} {qsys_mm.command};add_connection {mux_pipeline_032.source0} {cmd_mux_024.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_032.source0/cmd_mux_024.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src16} {mux_pipeline_033.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src16/mux_pipeline_033.sink0} {qsys_mm.command};add_connection {mux_pipeline_033.source0} {cmd_mux_024.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_033.source0/cmd_mux_024.sink1} {qsys_mm.command};add_connection {cmd_demux.src17} {mux_pipeline_034.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src17/mux_pipeline_034.sink0} {qsys_mm.command};add_connection {mux_pipeline_034.source0} {cmd_mux_025.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_034.source0/cmd_mux_025.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src17} {mux_pipeline_035.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src17/mux_pipeline_035.sink0} {qsys_mm.command};add_connection {mux_pipeline_035.source0} {cmd_mux_025.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_035.source0/cmd_mux_025.sink1} {qsys_mm.command};add_connection {cmd_demux.src18} {mux_pipeline_036.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src18/mux_pipeline_036.sink0} {qsys_mm.command};add_connection {mux_pipeline_036.source0} {cmd_mux_026.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_036.source0/cmd_mux_026.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src18} {mux_pipeline_037.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src18/mux_pipeline_037.sink0} {qsys_mm.command};add_connection {mux_pipeline_037.source0} {cmd_mux_026.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_037.source0/cmd_mux_026.sink1} {qsys_mm.command};add_connection {cmd_demux.src19} {mux_pipeline_038.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src19/mux_pipeline_038.sink0} {qsys_mm.command};add_connection {mux_pipeline_038.source0} {cmd_mux_027.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_038.source0/cmd_mux_027.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src19} {mux_pipeline_039.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src19/mux_pipeline_039.sink0} {qsys_mm.command};add_connection {mux_pipeline_039.source0} {cmd_mux_027.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_039.source0/cmd_mux_027.sink1} {qsys_mm.command};add_connection {cmd_demux.src20} {mux_pipeline_040.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src20/mux_pipeline_040.sink0} {qsys_mm.command};add_connection {mux_pipeline_040.source0} {cmd_mux_028.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_040.source0/cmd_mux_028.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src20} {mux_pipeline_041.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src20/mux_pipeline_041.sink0} {qsys_mm.command};add_connection {mux_pipeline_041.source0} {cmd_mux_028.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_041.source0/cmd_mux_028.sink1} {qsys_mm.command};add_connection {cmd_demux.src21} {mux_pipeline_042.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src21/mux_pipeline_042.sink0} {qsys_mm.command};add_connection {mux_pipeline_042.source0} {cmd_mux_029.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_042.source0/cmd_mux_029.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src21} {mux_pipeline_043.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src21/mux_pipeline_043.sink0} {qsys_mm.command};add_connection {mux_pipeline_043.source0} {cmd_mux_029.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_043.source0/cmd_mux_029.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_044.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_044.sink0} {qsys_mm.response};add_connection {mux_pipeline_044.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_044.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_045.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_045.sink0} {qsys_mm.response};add_connection {mux_pipeline_045.source0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_045.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {mux_pipeline_046.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/mux_pipeline_046.sink0} {qsys_mm.response};add_connection {mux_pipeline_046.source0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_046.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_006.src0} {mux_pipeline_047.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/mux_pipeline_047.sink0} {qsys_mm.response};add_connection {mux_pipeline_047.source0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_047.source0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_008.src0} {mux_pipeline_048.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/mux_pipeline_048.sink0} {qsys_mm.response};add_connection {mux_pipeline_048.source0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {mux_pipeline_048.source0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_010.src0} {mux_pipeline_049.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/mux_pipeline_049.sink0} {qsys_mm.response};add_connection {mux_pipeline_049.source0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {mux_pipeline_049.source0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_012.src0} {mux_pipeline_050.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/mux_pipeline_050.sink0} {qsys_mm.response};add_connection {mux_pipeline_050.source0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {mux_pipeline_050.source0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_014.src0} {mux_pipeline_051.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/mux_pipeline_051.sink0} {qsys_mm.response};add_connection {mux_pipeline_051.source0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {mux_pipeline_051.source0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_016.src0} {mux_pipeline_052.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/mux_pipeline_052.sink0} {qsys_mm.response};add_connection {mux_pipeline_052.source0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {mux_pipeline_052.source0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_017.src0} {mux_pipeline_053.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/mux_pipeline_053.sink0} {qsys_mm.response};add_connection {mux_pipeline_053.source0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {mux_pipeline_053.source0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_018.src0} {mux_pipeline_054.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/mux_pipeline_054.sink0} {qsys_mm.response};add_connection {mux_pipeline_054.source0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {mux_pipeline_054.source0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_019.src0} {mux_pipeline_055.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src0/mux_pipeline_055.sink0} {qsys_mm.response};add_connection {mux_pipeline_055.source0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {mux_pipeline_055.source0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_020.src0} {mux_pipeline_056.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_020.src0/mux_pipeline_056.sink0} {qsys_mm.response};add_connection {mux_pipeline_056.source0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {mux_pipeline_056.source0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_021.src0} {mux_pipeline_057.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src0/mux_pipeline_057.sink0} {qsys_mm.response};add_connection {mux_pipeline_057.source0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {mux_pipeline_057.source0/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_022.src0} {mux_pipeline_058.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_022.src0/mux_pipeline_058.sink0} {qsys_mm.response};add_connection {mux_pipeline_058.source0} {rsp_mux.sink14} {avalon_streaming};preview_set_connection_tag {mux_pipeline_058.source0/rsp_mux.sink14} {qsys_mm.response};add_connection {rsp_demux_023.src0} {mux_pipeline_059.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_023.src0/mux_pipeline_059.sink0} {qsys_mm.response};add_connection {mux_pipeline_059.source0} {rsp_mux.sink15} {avalon_streaming};preview_set_connection_tag {mux_pipeline_059.source0/rsp_mux.sink15} {qsys_mm.response};add_connection {rsp_demux_024.src0} {mux_pipeline_060.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_024.src0/mux_pipeline_060.sink0} {qsys_mm.response};add_connection {mux_pipeline_060.source0} {rsp_mux.sink16} {avalon_streaming};preview_set_connection_tag {mux_pipeline_060.source0/rsp_mux.sink16} {qsys_mm.response};add_connection {rsp_demux_025.src0} {mux_pipeline_061.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_025.src0/mux_pipeline_061.sink0} {qsys_mm.response};add_connection {mux_pipeline_061.source0} {rsp_mux.sink17} {avalon_streaming};preview_set_connection_tag {mux_pipeline_061.source0/rsp_mux.sink17} {qsys_mm.response};add_connection {rsp_demux_026.src0} {mux_pipeline_062.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_026.src0/mux_pipeline_062.sink0} {qsys_mm.response};add_connection {mux_pipeline_062.source0} {rsp_mux.sink18} {avalon_streaming};preview_set_connection_tag {mux_pipeline_062.source0/rsp_mux.sink18} {qsys_mm.response};add_connection {rsp_demux_027.src0} {mux_pipeline_063.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_027.src0/mux_pipeline_063.sink0} {qsys_mm.response};add_connection {mux_pipeline_063.source0} {rsp_mux.sink19} {avalon_streaming};preview_set_connection_tag {mux_pipeline_063.source0/rsp_mux.sink19} {qsys_mm.response};add_connection {rsp_demux_028.src0} {mux_pipeline_064.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_028.src0/mux_pipeline_064.sink0} {qsys_mm.response};add_connection {mux_pipeline_064.source0} {rsp_mux.sink20} {avalon_streaming};preview_set_connection_tag {mux_pipeline_064.source0/rsp_mux.sink20} {qsys_mm.response};add_connection {rsp_demux_029.src0} {mux_pipeline_065.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_029.src0/mux_pipeline_065.sink0} {qsys_mm.response};add_connection {mux_pipeline_065.source0} {rsp_mux.sink21} {avalon_streaming};preview_set_connection_tag {mux_pipeline_065.source0/rsp_mux.sink21} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_066.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_066.sink0} {qsys_mm.response};add_connection {mux_pipeline_066.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_066.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {mux_pipeline_067.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/mux_pipeline_067.sink0} {qsys_mm.response};add_connection {mux_pipeline_067.source0} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_067.source0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_005.src0} {mux_pipeline_068.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/mux_pipeline_068.sink0} {qsys_mm.response};add_connection {mux_pipeline_068.source0} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_068.source0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_007.src0} {mux_pipeline_069.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/mux_pipeline_069.sink0} {qsys_mm.response};add_connection {mux_pipeline_069.source0} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_069.source0/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_009.src0} {mux_pipeline_070.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/mux_pipeline_070.sink0} {qsys_mm.response};add_connection {mux_pipeline_070.source0} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {mux_pipeline_070.source0/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_011.src0} {mux_pipeline_071.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/mux_pipeline_071.sink0} {qsys_mm.response};add_connection {mux_pipeline_071.source0} {rsp_mux_001.sink5} {avalon_streaming};preview_set_connection_tag {mux_pipeline_071.source0/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_013.src0} {mux_pipeline_072.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/mux_pipeline_072.sink0} {qsys_mm.response};add_connection {mux_pipeline_072.source0} {rsp_mux_001.sink6} {avalon_streaming};preview_set_connection_tag {mux_pipeline_072.source0/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_015.src0} {mux_pipeline_073.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/mux_pipeline_073.sink0} {qsys_mm.response};add_connection {mux_pipeline_073.source0} {rsp_mux_001.sink7} {avalon_streaming};preview_set_connection_tag {mux_pipeline_073.source0/rsp_mux_001.sink7} {qsys_mm.response};add_connection {rsp_demux_016.src1} {mux_pipeline_074.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src1/mux_pipeline_074.sink0} {qsys_mm.response};add_connection {mux_pipeline_074.source0} {rsp_mux_001.sink8} {avalon_streaming};preview_set_connection_tag {mux_pipeline_074.source0/rsp_mux_001.sink8} {qsys_mm.response};add_connection {rsp_demux_017.src1} {mux_pipeline_075.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src1/mux_pipeline_075.sink0} {qsys_mm.response};add_connection {mux_pipeline_075.source0} {rsp_mux_001.sink9} {avalon_streaming};preview_set_connection_tag {mux_pipeline_075.source0/rsp_mux_001.sink9} {qsys_mm.response};add_connection {rsp_demux_018.src1} {mux_pipeline_076.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src1/mux_pipeline_076.sink0} {qsys_mm.response};add_connection {mux_pipeline_076.source0} {rsp_mux_001.sink10} {avalon_streaming};preview_set_connection_tag {mux_pipeline_076.source0/rsp_mux_001.sink10} {qsys_mm.response};add_connection {rsp_demux_019.src1} {mux_pipeline_077.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src1/mux_pipeline_077.sink0} {qsys_mm.response};add_connection {mux_pipeline_077.source0} {rsp_mux_001.sink11} {avalon_streaming};preview_set_connection_tag {mux_pipeline_077.source0/rsp_mux_001.sink11} {qsys_mm.response};add_connection {rsp_demux_020.src1} {mux_pipeline_078.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_020.src1/mux_pipeline_078.sink0} {qsys_mm.response};add_connection {mux_pipeline_078.source0} {rsp_mux_001.sink12} {avalon_streaming};preview_set_connection_tag {mux_pipeline_078.source0/rsp_mux_001.sink12} {qsys_mm.response};add_connection {rsp_demux_021.src1} {mux_pipeline_079.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src1/mux_pipeline_079.sink0} {qsys_mm.response};add_connection {mux_pipeline_079.source0} {rsp_mux_001.sink13} {avalon_streaming};preview_set_connection_tag {mux_pipeline_079.source0/rsp_mux_001.sink13} {qsys_mm.response};add_connection {rsp_demux_022.src1} {mux_pipeline_080.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_022.src1/mux_pipeline_080.sink0} {qsys_mm.response};add_connection {mux_pipeline_080.source0} {rsp_mux_001.sink14} {avalon_streaming};preview_set_connection_tag {mux_pipeline_080.source0/rsp_mux_001.sink14} {qsys_mm.response};add_connection {rsp_demux_023.src1} {mux_pipeline_081.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_023.src1/mux_pipeline_081.sink0} {qsys_mm.response};add_connection {mux_pipeline_081.source0} {rsp_mux_001.sink15} {avalon_streaming};preview_set_connection_tag {mux_pipeline_081.source0/rsp_mux_001.sink15} {qsys_mm.response};add_connection {rsp_demux_024.src1} {mux_pipeline_082.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_024.src1/mux_pipeline_082.sink0} {qsys_mm.response};add_connection {mux_pipeline_082.source0} {rsp_mux_001.sink16} {avalon_streaming};preview_set_connection_tag {mux_pipeline_082.source0/rsp_mux_001.sink16} {qsys_mm.response};add_connection {rsp_demux_025.src1} {mux_pipeline_083.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_025.src1/mux_pipeline_083.sink0} {qsys_mm.response};add_connection {mux_pipeline_083.source0} {rsp_mux_001.sink17} {avalon_streaming};preview_set_connection_tag {mux_pipeline_083.source0/rsp_mux_001.sink17} {qsys_mm.response};add_connection {rsp_demux_026.src1} {mux_pipeline_084.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_026.src1/mux_pipeline_084.sink0} {qsys_mm.response};add_connection {mux_pipeline_084.source0} {rsp_mux_001.sink18} {avalon_streaming};preview_set_connection_tag {mux_pipeline_084.source0/rsp_mux_001.sink18} {qsys_mm.response};add_connection {rsp_demux_027.src1} {mux_pipeline_085.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_027.src1/mux_pipeline_085.sink0} {qsys_mm.response};add_connection {mux_pipeline_085.source0} {rsp_mux_001.sink19} {avalon_streaming};preview_set_connection_tag {mux_pipeline_085.source0/rsp_mux_001.sink19} {qsys_mm.response};add_connection {rsp_demux_028.src1} {mux_pipeline_086.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_028.src1/mux_pipeline_086.sink0} {qsys_mm.response};add_connection {mux_pipeline_086.source0} {rsp_mux_001.sink20} {avalon_streaming};preview_set_connection_tag {mux_pipeline_086.source0/rsp_mux_001.sink20} {qsys_mm.response};add_connection {rsp_demux_029.src1} {mux_pipeline_087.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_029.src1/mux_pipeline_087.sink0} {qsys_mm.response};add_connection {mux_pipeline_087.source0} {rsp_mux_001.sink21} {avalon_streaming};preview_set_connection_tag {mux_pipeline_087.source0/rsp_mux_001.sink21} {qsys_mm.response};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_lane_pll_reconfig_translator.reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_pll_reconfig_translator.reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_pll_reconfig_translator.reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s0_translator.reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s0_translator.reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s0_translator.reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s0_translator.reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s1_translator.reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s1_translator.reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s1_translator.reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s1_translator.reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_gpio_in_s1_translator.reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_gpio_out_s1_translator.reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_spi_spi_control_port_translator.reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_hps_h2f_lw_axi_master_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_management_agent.reset_sink} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_management_agent.reset_sink} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_reconfig_agent.reset_sink} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_reconfig_agent.reset_sink} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {axi_ad9144_dma_s_axi_agent.reset_sink} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {axi_ad9144_core_s_axi_agent.reset_sink} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {axi_ad9680_dma_s_axi_agent.reset_sink} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {axi_ad9680_core_s_axi_agent.reset_sink} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_lane_pll_reconfig_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_pll_reconfig_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_pll_reconfig_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s0_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s0_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s0_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s0_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s1_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s1_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s1_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s1_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_gpio_in_s1_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_gpio_in_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_gpio_in_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_gpio_out_s1_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_gpio_out_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_gpio_out_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_spi_spi_control_port_agent.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_spi_spi_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_spi_spi_control_port_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_024.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_025.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_026.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_027.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_028.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_029.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_030.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_031.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_hps_h2f_lw_axi_master_wr_limiter.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_hps_h2f_lw_axi_master_rd_limiter.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_management_wr_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_management_rd_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_management_wr_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_management_rd_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_reconfig_wr_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_reconfig_rd_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_reconfig_wr_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_reconfig_rd_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {axi_ad9144_dma_s_axi_wr_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {axi_ad9144_dma_s_axi_rd_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {axi_ad9144_core_s_axi_wr_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {axi_ad9144_core_s_axi_rd_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {axi_ad9680_dma_s_axi_wr_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {axi_ad9680_dma_s_axi_rd_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {axi_ad9680_core_s_axi_wr_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {axi_ad9680_core_s_axi_rd_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_lane_pll_reconfig_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_pll_reconfig_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_pll_reconfig_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s0_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s0_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s0_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s0_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s1_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s1_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s1_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s1_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_gpio_in_s1_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_gpio_out_s1_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_spi_spi_control_port_burst_adapter.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_019.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_020.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_021.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_022.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_023.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_024.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_025.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_026.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_027.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_028.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_029.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_019.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_020.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_021.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_022.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_023.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_024.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_025.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_026.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_027.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_028.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_029.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_002.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_003.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_008.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_009.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_010.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_011.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_012.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_013.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_014.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_015.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_016.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_017.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_018.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_019.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_020.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_021.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_022.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_023.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_024.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_025.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_026.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_027.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_028.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_029.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_030.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_031.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_032.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_033.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_034.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_035.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_036.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_037.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_038.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_039.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_040.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_041.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_042.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_043.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_044.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_045.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_046.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_047.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_048.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_049.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_050.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_051.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_052.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_053.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_054.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_055.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_056.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_057.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_058.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_059.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_014.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_015.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_016.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_017.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_018.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_019.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_020.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_021.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_022.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_023.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_024.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_025.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_026.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_027.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_028.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_029.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_030.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_031.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_032.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_033.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_034.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_035.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_036.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_037.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_038.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_039.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_040.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_041.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_042.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_043.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_044.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_045.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_046.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_047.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_048.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_049.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_050.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_051.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_052.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_053.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_054.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_055.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_056.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_057.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_058.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_059.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_060.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_061.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_062.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_063.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_064.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_065.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_066.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_067.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_068.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_069.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_070.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_071.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_072.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_073.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_074.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_075.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_076.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_077.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_078.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_079.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_080.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_081.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_082.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_083.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_084.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_085.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_086.cr0_reset} {reset};add_connection {sys_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_087.cr0_reset} {reset};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_lane_pll_reconfig_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_pll_reconfig_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_pll_reconfig_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s0_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s0_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s0_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s0_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_in_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_out_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_spi_spi_control_port_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_hps_h2f_lw_axi_master_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_management_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_management_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_reconfig_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_reconfig_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9144_dma_s_axi_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9144_core_s_axi_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9680_dma_s_axi_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9680_core_s_axi_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_lane_pll_reconfig_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_pll_reconfig_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_pll_reconfig_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s0_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s0_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s0_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s0_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_in_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_in_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_in_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_out_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_out_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_out_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_spi_spi_control_port_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_spi_spi_control_port_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_spi_spi_control_port_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_024.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_025.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_026.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_027.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_028.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_029.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_030.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_031.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_hps_h2f_lw_axi_master_wr_limiter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_hps_h2f_lw_axi_master_rd_limiter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_management_wr_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_management_rd_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_management_wr_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_management_rd_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_reconfig_wr_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_reconfig_rd_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_reconfig_wr_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_reconfig_rd_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9144_dma_s_axi_wr_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9144_dma_s_axi_rd_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9144_core_s_axi_wr_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9144_core_s_axi_rd_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9680_dma_s_axi_wr_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9680_dma_s_axi_rd_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9680_core_s_axi_wr_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9680_core_s_axi_rd_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_lane_pll_reconfig_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_pll_reconfig_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_pll_reconfig_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s0_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s0_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s0_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s0_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s1_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s1_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s1_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s1_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_in_s1_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_out_s1_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_spi_spi_control_port_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_019.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_019.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_020.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_020.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_021.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_021.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_022.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_022.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_023.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_023.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_024.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_024.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_025.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_025.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_026.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_026.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_027.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_027.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_028.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_028.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_029.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_029.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {limiter_pipeline_002.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {limiter_pipeline_003.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_008.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_009.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_010.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_011.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_012.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_013.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_014.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_015.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_016.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_017.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_018.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_019.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_020.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_021.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_022.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_023.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_024.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_025.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_026.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_027.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_028.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_029.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_030.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_031.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_032.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_033.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_034.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_035.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_036.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_037.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_038.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_039.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_040.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_041.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_042.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_043.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_044.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_045.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_046.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_047.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_048.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_049.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_050.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_051.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_052.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_053.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_054.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_055.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_056.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_057.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_058.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_059.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_014.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_015.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_016.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_017.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_018.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_019.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_020.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_021.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_022.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_023.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_024.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_025.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_026.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_027.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_028.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_029.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_030.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_031.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_032.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_033.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_034.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_035.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_036.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_037.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_038.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_039.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_040.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_041.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_042.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_043.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_044.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_045.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_046.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_047.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_048.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_049.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_050.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_051.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_052.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_053.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_054.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_055.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_056.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_057.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_058.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_059.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_060.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_061.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_062.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_063.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_064.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_065.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_066.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_067.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_068.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_069.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_070.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_071.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_072.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_073.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_074.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_075.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_076.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_077.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_078.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_079.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_080.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_081.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_082.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_083.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_084.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_085.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_086.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_087.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_hps_h2f_lw_axi_reset_reset_bridge.clk} {clock};add_interface {ad9144_jesd204_link_management} {axi4lite} {master};set_interface_property {ad9144_jesd204_link_management} {EXPORT_OF} {ad9144_jesd204_link_management_agent.altera_axi_master};add_interface {ad9144_jesd204_link_reconfig} {axi4lite} {master};set_interface_property {ad9144_jesd204_link_reconfig} {EXPORT_OF} {ad9144_jesd204_link_reconfig_agent.altera_axi_master};add_interface {ad9680_jesd204_link_management} {axi4lite} {master};set_interface_property {ad9680_jesd204_link_management} {EXPORT_OF} {ad9680_jesd204_link_management_agent.altera_axi_master};add_interface {ad9680_jesd204_link_reconfig} {axi4lite} {master};set_interface_property {ad9680_jesd204_link_reconfig} {EXPORT_OF} {ad9680_jesd204_link_reconfig_agent.altera_axi_master};add_interface {axi_ad9144_core_s_axi} {axi4lite} {master};set_interface_property {axi_ad9144_core_s_axi} {EXPORT_OF} {axi_ad9144_core_s_axi_agent.altera_axi_master};add_interface {axi_ad9144_dma_s_axi} {axi4lite} {master};set_interface_property {axi_ad9144_dma_s_axi} {EXPORT_OF} {axi_ad9144_dma_s_axi_agent.altera_axi_master};add_interface {axi_ad9680_core_s_axi} {axi4lite} {master};set_interface_property {axi_ad9680_core_s_axi} {EXPORT_OF} {axi_ad9680_core_s_axi_agent.altera_axi_master};add_interface {axi_ad9680_dma_s_axi} {axi4lite} {master};set_interface_property {axi_ad9680_dma_s_axi} {EXPORT_OF} {axi_ad9680_dma_s_axi_agent.altera_axi_master};add_interface {sys_hps_h2f_lw_axi_master} {axi} {slave};set_interface_property {sys_hps_h2f_lw_axi_master} {EXPORT_OF} {sys_hps_h2f_lw_axi_master_agent.altera_axi_slave};add_interface {sys_clk_clk} {clock} {slave};set_interface_property {sys_clk_clk} {EXPORT_OF} {sys_clk_clk_clock_bridge.in_clk};add_interface {sys_hps_h2f_lw_axi_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sys_hps_h2f_lw_axi_reset_reset_bridge_in_reset} {EXPORT_OF} {sys_hps_h2f_lw_axi_reset_reset_bridge.in_reset};add_interface {ad9144_jesd204_lane_pll_reconfig} {avalon} {master};set_interface_property {ad9144_jesd204_lane_pll_reconfig} {EXPORT_OF} {ad9144_jesd204_lane_pll_reconfig_translator.avalon_anti_slave_0};add_interface {ad9144_jesd204_link_pll_reconfig} {avalon} {master};set_interface_property {ad9144_jesd204_link_pll_reconfig} {EXPORT_OF} {ad9144_jesd204_link_pll_reconfig_translator.avalon_anti_slave_0};add_interface {ad9680_jesd204_link_pll_reconfig} {avalon} {master};set_interface_property {ad9680_jesd204_link_pll_reconfig} {EXPORT_OF} {ad9680_jesd204_link_pll_reconfig_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_0_rcfg_s0} {avalon} {master};set_interface_property {avl_adxcfg_0_rcfg_s0} {EXPORT_OF} {avl_adxcfg_0_rcfg_s0_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_0_rcfg_s1} {avalon} {master};set_interface_property {avl_adxcfg_0_rcfg_s1} {EXPORT_OF} {avl_adxcfg_0_rcfg_s1_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_1_rcfg_s0} {avalon} {master};set_interface_property {avl_adxcfg_1_rcfg_s0} {EXPORT_OF} {avl_adxcfg_1_rcfg_s0_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_1_rcfg_s1} {avalon} {master};set_interface_property {avl_adxcfg_1_rcfg_s1} {EXPORT_OF} {avl_adxcfg_1_rcfg_s1_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_2_rcfg_s0} {avalon} {master};set_interface_property {avl_adxcfg_2_rcfg_s0} {EXPORT_OF} {avl_adxcfg_2_rcfg_s0_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_2_rcfg_s1} {avalon} {master};set_interface_property {avl_adxcfg_2_rcfg_s1} {EXPORT_OF} {avl_adxcfg_2_rcfg_s1_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_3_rcfg_s0} {avalon} {master};set_interface_property {avl_adxcfg_3_rcfg_s0} {EXPORT_OF} {avl_adxcfg_3_rcfg_s0_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_3_rcfg_s1} {avalon} {master};set_interface_property {avl_adxcfg_3_rcfg_s1} {EXPORT_OF} {avl_adxcfg_3_rcfg_s1_translator.avalon_anti_slave_0};add_interface {sys_gpio_in_s1} {avalon} {master};set_interface_property {sys_gpio_in_s1} {EXPORT_OF} {sys_gpio_in_s1_translator.avalon_anti_slave_0};add_interface {sys_gpio_out_s1} {avalon} {master};set_interface_property {sys_gpio_out_s1} {EXPORT_OF} {sys_gpio_out_s1_translator.avalon_anti_slave_0};add_interface {sys_spi_spi_control_port} {avalon} {master};set_interface_property {sys_spi_spi_control_port} {EXPORT_OF} {sys_spi_spi_control_port_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ad9144_jesd204.lane_pll_reconfig} {0};set_module_assignment {interconnect_id.ad9144_jesd204.link_management} {1};set_module_assignment {interconnect_id.ad9144_jesd204.link_pll_reconfig} {2};set_module_assignment {interconnect_id.ad9144_jesd204.link_reconfig} {3};set_module_assignment {interconnect_id.ad9680_jesd204.link_management} {4};set_module_assignment {interconnect_id.ad9680_jesd204.link_pll_reconfig} {5};set_module_assignment {interconnect_id.ad9680_jesd204.link_reconfig} {6};set_module_assignment {interconnect_id.avl_adxcfg_0.rcfg_s0} {7};set_module_assignment {interconnect_id.avl_adxcfg_0.rcfg_s1} {8};set_module_assignment {interconnect_id.avl_adxcfg_1.rcfg_s0} {9};set_module_assignment {interconnect_id.avl_adxcfg_1.rcfg_s1} {10};set_module_assignment {interconnect_id.avl_adxcfg_2.rcfg_s0} {11};set_module_assignment {interconnect_id.avl_adxcfg_2.rcfg_s1} {12};set_module_assignment {interconnect_id.avl_adxcfg_3.rcfg_s0} {13};set_module_assignment {interconnect_id.avl_adxcfg_3.rcfg_s1} {14};set_module_assignment {interconnect_id.axi_ad9144_core.s_axi} {15};set_module_assignment {interconnect_id.axi_ad9144_dma.s_axi} {16};set_module_assignment {interconnect_id.axi_ad9680_core.s_axi} {17};set_module_assignment {interconnect_id.axi_ad9680_dma.s_axi} {18};set_module_assignment {interconnect_id.sys_gpio_in.s1} {19};set_module_assignment {interconnect_id.sys_gpio_out.s1} {20};set_module_assignment {interconnect_id.sys_hps.h2f_lw_axi_master} {0};set_module_assignment {interconnect_id.sys_spi.spi_control_port} {21};" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_sco5kda.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_sco5kda_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_sco5kda.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_sco5kda_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="mm_interconnect_1" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_sco5kda"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_nd37m2a"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_x755yui"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_zmkuk4q"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_fj5toyq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_csf2saa"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_b5cmpua"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_k33pe2y"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_thds5li"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_f6lxjaq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_6bjmpii"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_n4gpyna"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_vjsmska"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_slave_ni"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_eoohzri"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_agent"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.1"
   name="system_bd_altera_mm_interconnect_181_jfe3fkq">
  <parameter name="AUTO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {axi_ad9680_dma_m_dest_axi_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {ID_WIDTH} {1};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {RDATA_WIDTH} {128};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {WDATA_WIDTH} {128};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {USE_ADDR_USER} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {WRITE_ISSUING_CAPABILITY} {8};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BEGIN_BURST} {211};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_CACHE_H} {222};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_CACHE_L} {219};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_ADDR_SIDEBAND_H} {209};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_ADDR_SIDEBAND_L} {205};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_PROTECTION_H} {218};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_PROTECTION_L} {216};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BURST_SIZE_H} {202};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BURST_SIZE_L} {200};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BURST_TYPE_H} {204};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BURST_TYPE_L} {203};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_RESPONSE_STATUS_L} {223};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_RESPONSE_STATUS_H} {224};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BURSTWRAP_H} {199};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BURSTWRAP_L} {191};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BYTE_CNT_H} {190};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_DATA_H} {127};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_SRC_ID_H} {213};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_SRC_ID_L} {213};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_DEST_ID_H} {214};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_DEST_ID_L} {214};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_THREAD_ID_H} {215};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_THREAD_ID_L} {215};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_QOS_L} {212};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_QOS_H} {212};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_ORI_BURST_SIZE_L} {225};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_ORI_BURST_SIZE_H} {227};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_DATA_SIDEBAND_H} {210};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_DATA_SIDEBAND_L} {210};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {ST_DATA_W} {228};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {ID} {1};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sys_hps.f2sdram0_data&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {axi_ad9144_dma_m_src_axi_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {ID_WIDTH} {1};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {RDATA_WIDTH} {128};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {WDATA_WIDTH} {128};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {USE_ADDR_USER} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BEGIN_BURST} {211};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_CACHE_H} {222};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_CACHE_L} {219};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_ADDR_SIDEBAND_H} {209};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_ADDR_SIDEBAND_L} {205};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_PROTECTION_H} {218};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_PROTECTION_L} {216};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BURST_SIZE_H} {202};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BURST_SIZE_L} {200};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BURST_TYPE_H} {204};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BURST_TYPE_L} {203};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_RESPONSE_STATUS_L} {223};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_RESPONSE_STATUS_H} {224};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BURSTWRAP_H} {199};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BURSTWRAP_L} {191};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BYTE_CNT_H} {190};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_DATA_H} {127};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_SRC_ID_H} {213};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_SRC_ID_L} {213};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_DEST_ID_H} {214};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_DEST_ID_L} {214};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_THREAD_ID_H} {215};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_THREAD_ID_L} {215};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_QOS_L} {212};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_QOS_H} {212};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_ORI_BURST_SIZE_L} {225};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_ORI_BURST_SIZE_H} {227};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_DATA_SIDEBAND_H} {210};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_DATA_SIDEBAND_L} {210};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {ST_DATA_W} {228};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {ID} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sys_hps.f2sdram0_data&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {sys_hps_f2sdram0_data_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_QOS_H} {212};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_QOS_L} {212};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_THREAD_ID_H} {215};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_THREAD_ID_L} {215};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_RESPONSE_STATUS_H} {224};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_RESPONSE_STATUS_L} {223};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_BEGIN_BURST} {211};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_CACHE_H} {222};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_CACHE_L} {219};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_DATA_SIDEBAND_H} {210};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_DATA_SIDEBAND_L} {210};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_ADDR_SIDEBAND_H} {209};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_ADDR_SIDEBAND_L} {205};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_BURST_TYPE_H} {204};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_BURST_TYPE_L} {203};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_PROTECTION_H} {218};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_PROTECTION_L} {216};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_BURST_SIZE_H} {202};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_BURST_SIZE_L} {200};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_BURSTWRAP_H} {199};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_BURSTWRAP_L} {191};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_BYTE_CNT_H} {190};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_DATA_H} {127};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_SRC_ID_H} {213};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_SRC_ID_L} {213};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_DEST_ID_H} {214};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_DEST_ID_L} {214};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_ORI_BURST_SIZE_L} {225};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PKT_ORI_BURST_SIZE_H} {227};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {ADDR_USER_WIDTH} {5};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {ST_DATA_W} {228};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {RDATA_WIDTH} {128};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {WDATA_WIDTH} {128};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {AXI_SLAVE_ID_W} {4};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {WRITE_ACCEPTANCE_CAPABILITY} {8};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {READ_ACCEPTANCE_CAPABILITY} {8};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {ID} {0};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {sys_hps_f2sdram0_data_agent} {USE_ADDR_USER} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {175};set_instance_parameter_value {router} {PKT_ADDR_L} {144};set_instance_parameter_value {router} {PKT_PROTECTION_H} {218};set_instance_parameter_value {router} {PKT_PROTECTION_L} {216};set_instance_parameter_value {router} {PKT_DEST_ID_H} {214};set_instance_parameter_value {router} {PKT_DEST_ID_L} {214};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router} {PKT_TRANS_READ} {179};set_instance_parameter_value {router} {ST_DATA_W} {228};set_instance_parameter_value {router} {ST_CHANNEL_W} {4};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x100000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {175};set_instance_parameter_value {router_001} {PKT_ADDR_L} {144};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {218};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {216};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {214};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {214};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_001} {ST_DATA_W} {228};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x100000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {175};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {218};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {216};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {214};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {214};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_002} {ST_DATA_W} {228};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x100000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {175};set_instance_parameter_value {router_003} {PKT_ADDR_L} {144};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {218};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {216};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {214};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {214};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_003} {ST_DATA_W} {228};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {write write };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {175};set_instance_parameter_value {router_004} {PKT_ADDR_L} {144};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {218};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {216};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {214};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {214};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_004} {ST_DATA_W} {228};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {read read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {175};set_instance_parameter_value {router_005} {PKT_ADDR_L} {144};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {218};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {216};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {214};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {214};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_005} {ST_DATA_W} {228};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {228};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {228};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {228};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {228};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {228};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {228};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {228};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {228};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {228};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {228};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {228};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {228};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {4};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {4};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {4};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {4};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {4};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {4};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {4};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {4};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {4};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {4};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};add_instance {axi_ad9680_dma_m_dest_axi_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sys_dma_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_dma_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {175000000};set_instance_parameter_value {sys_dma_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {rsp_mux.src} {axi_ad9680_dma_m_dest_axi_agent.write_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/axi_ad9680_dma_m_dest_axi_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_001.src} {axi_ad9680_dma_m_dest_axi_agent.read_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/axi_ad9680_dma_m_dest_axi_agent.read_rp} {qsys_mm.response};add_connection {rsp_mux_002.src} {axi_ad9144_dma_m_src_axi_agent.write_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/axi_ad9144_dma_m_src_axi_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_003.src} {axi_ad9144_dma_m_src_axi_agent.read_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/axi_ad9144_dma_m_src_axi_agent.read_rp} {qsys_mm.response};add_connection {axi_ad9680_dma_m_dest_axi_agent.write_cp} {router.sink} {avalon_streaming};preview_set_connection_tag {axi_ad9680_dma_m_dest_axi_agent.write_cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {axi_ad9680_dma_m_dest_axi_agent.read_cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {axi_ad9680_dma_m_dest_axi_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {axi_ad9144_dma_m_src_axi_agent.write_cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {axi_ad9144_dma_m_src_axi_agent.write_cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {axi_ad9144_dma_m_src_axi_agent.read_cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {axi_ad9144_dma_m_src_axi_agent.read_cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux.src} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {sys_hps_f2sdram0_data_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/sys_hps_f2sdram0_data_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.command};add_connection {agent_pipeline_001.source0} {sys_hps_f2sdram0_data_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/sys_hps_f2sdram0_data_agent.read_cp} {qsys_mm.command};add_connection {sys_hps_f2sdram0_data_agent.write_rp} {agent_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {sys_hps_f2sdram0_data_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.response};add_connection {agent_pipeline_002.source0} {router_004.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_002.source0/router_004.sink} {qsys_mm.response};add_connection {sys_hps_f2sdram0_data_agent.read_rp} {agent_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {sys_hps_f2sdram0_data_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_005.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_003.source0/router_005.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_003.src0} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_004.sink0} {qsys_mm.response};add_connection {mux_pipeline_004.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_004.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_005.sink0} {qsys_mm.response};add_connection {mux_pipeline_005.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_005.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_006.sink0} {qsys_mm.response};add_connection {mux_pipeline_006.source0} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_006.source0/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src1} {mux_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/mux_pipeline_007.sink0} {qsys_mm.response};add_connection {mux_pipeline_007.source0} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_007.source0/rsp_mux_003.sink0} {qsys_mm.response};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {axi_ad9680_dma_m_dest_axi_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {axi_ad9144_dma_m_src_axi_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {sys_hps_f2sdram0_data_agent.reset_sink} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {axi_ad9680_dma_m_dest_axi_agent.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {axi_ad9144_dma_m_src_axi_agent.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {sys_hps_f2sdram0_data_agent.clock_sink} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.clk} {clock};add_interface {axi_ad9144_dma_m_src_axi} {axi} {slave};set_interface_property {axi_ad9144_dma_m_src_axi} {EXPORT_OF} {axi_ad9144_dma_m_src_axi_agent.altera_axi_slave};add_interface {axi_ad9680_dma_m_dest_axi} {axi} {slave};set_interface_property {axi_ad9680_dma_m_dest_axi} {EXPORT_OF} {axi_ad9680_dma_m_dest_axi_agent.altera_axi_slave};add_interface {sys_hps_f2sdram0_data} {axi} {master};set_interface_property {sys_hps_f2sdram0_data} {EXPORT_OF} {sys_hps_f2sdram0_data_agent.altera_axi_master};add_interface {sys_dma_clk_clk} {clock} {slave};set_interface_property {sys_dma_clk_clk} {EXPORT_OF} {sys_dma_clk_clk_clock_bridge.in_clk};add_interface {axi_ad9680_dma_m_dest_axi_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {axi_ad9680_dma_m_dest_axi_reset_reset_bridge_in_reset} {EXPORT_OF} {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.in_reset};set_module_assignment {interconnect_id.axi_ad9144_dma.m_src_axi} {0};set_module_assignment {interconnect_id.axi_ad9680_dma.m_dest_axi} {1};set_module_assignment {interconnect_id.sys_hps.f2sdram0_data} {0};" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_jfe3fkq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_jfe3fkq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_jfe3fkq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_jfe3fkq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="mm_interconnect_2" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_jfe3fkq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_a3opjsa"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_6j3q3si"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_m5jixwa"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_54dmmfa"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_slave_ni"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_se6h4cq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_xc6jyli"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_vd7rmzq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_u6yp66a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_irq_mapper"
   version="18.1"
   name="system_bd_altera_irq_mapper_181_wwa5frq">
  <parameter name="NUM_RCVRS" value="6" />
  <parameter name="IRQ_MAP" value="0:8,1:9,2:10,3:11,4:5,5:7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_irq_mapper_181\synth\system_bd_altera_irq_mapper_181_wwa5frq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_irq_mapper_181\synth\system_bd_altera_irq_mapper_181_wwa5frq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="irq_mapper" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_irq_mapper_181_wwa5frq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_irq_mapper"
   version="18.1"
   name="system_bd_altera_irq_mapper_181_acw3b6a">
  <parameter name="NUM_RCVRS" value="0" />
  <parameter name="IRQ_MAP" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_irq_mapper_181\synth\system_bd_altera_irq_mapper_181_acw3b6a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_irq_mapper_181\synth\system_bd_altera_irq_mapper_181_acw3b6a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="irq_mapper_001" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_irq_mapper_181_acw3b6a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="system_bd_altera_avalon_st_adapter_181_6jlituq">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="128" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="outDataWidth" value="128" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="inDataWidth" value="128" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_6jlituq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_6jlituq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_6jlituq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_6jlituq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="avalon_st_adapter" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_6jlituq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_timing_adapter_181_4ceyadi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_fpll_a10"
   version="18.1"
   name="altera_xcvr_fpll_a10">
  <parameter name="cmu_fpll_pll_n_counter_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_enable" value="true" />
  <parameter name="core_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_output_clock_frequency_3" value="0 ps" />
  <parameter name="cmu_fpll_output_clock_frequency_2" value="0 ps" />
  <parameter name="numeric_speed_grade" value="1" />
  <parameter name="cmu_fpll_bw_sel" value="high" />
  <parameter name="cmu_fpll_output_clock_frequency_1" value="0 ps" />
  <parameter name="gui_outclk2_phase_shift_unit" value="0" />
  <parameter
     name="cmu_fpll_fpll_iqtxrxclk_out_enable"
     value="fpll_iqtxrxclk_out_disable" />
  <parameter name="cmu_fpll_pll_tclk_mux_en" value="false" />
  <parameter name="prot_mode" value="basic_tx" />
  <parameter name="cmu_fpll_pll_sup_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_dyn_low_bits" value="0" />
  <parameter name="f_out_c0_bitvec" value="000000001110111001101011001010000000" />
  <parameter name="cmu_fpll_prot_mode" value="basic_tx" />
  <parameter name="cmu_fpll_n_counter" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_lock_fltr_cfg" value="25" />
  <parameter
     name="cmu_fpll_pll_dprio_clk_vreg_boost"
     value="clk_fpll_vreg_no_voltage_boost" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_iqclk_sel"
     value="power_down" />
  <parameter name="cmu_fpll_max_fractional_percentage" value="99" />
  <parameter name="cmu_fpll_pll_device_variant" value="device1" />
  <parameter name="vco_freq_bitvec" value="000111011100110101100100111111110111" />
  <parameter name="cmu_fpll_pll_dprio_power_iso_en" value="false" />
  <parameter name="hssi_pma_cgb_master_datarate" value="0 bps" />
  <parameter name="cmu_fpll_min_fractional_percentage" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch2_src"
     value="pll_clkin_1_scratch2_src_vss" />
  <parameter name="gui_enable_iqtxrxclk_mode" value="false" />
  <parameter name="device_speed_grade" value="e3" />
  <parameter name="gui_enable_phase_alignment" value="false" />
  <parameter name="base_device" value="NIGHTFURY3" />
  <parameter name="pll_c_counter_3_prst" value="1" />
  <parameter name="gui_fractional_f" value="0.0" />
  <parameter name="cmu_fpll_f_min_pfd" value="25000000" />
  <parameter
     name="cmu_fpll_pll_vco_freq_band_1_fix_high"
     value="pll_vco_freq_band_1_fix_high_0" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="cmu_fpll_pll_dsm_ecn_test_en" value="false" />
  <parameter name="hssi_l_counter" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_actual_outclk0_frequency" value="100.0" />
  <parameter name="cmu_fpll_refclk_select_mux_silicon_rev" value="20nm5es" />
  <parameter name="gui_outclk1_actual_phase_shift" value="0.0" />
  <parameter name="cmu_fpll_pll_iqclk_mux_sel" value="power_down" />
  <parameter name="cmu_fpll_pll_c_counter_0_prst" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch3_src"
     value="pll_clkin_0_scratch3_src_vss" />
  <parameter name="full_outclk2_actual_phase_shift" value="" />
  <parameter name="pll_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_lpf_rstn_value" value="lpf_normal" />
  <parameter name="hssi_cascade_c_counter_ph_mux_prst" value="0" />
  <parameter name="gui_pll_set_hssi_m_counter" value="8" />
  <parameter name="set_altera_xcvr_fpll_a10_calibration_en" value="1" />
  <parameter name="gui_fractional_x" value="32" />
  <parameter name="gui_outclk3_actual_phase_shift_deg" value="0.0" />
  <parameter name="is_c10" value="0" />
  <parameter name="cmu_fpll_pll_vco_ph3_value" value="pll_vco_ph3_vss" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch2_src"
     value="pll_clkin_0_scratch2_src_vss" />
  <parameter name="pll_n_counter" value="1" />
  <parameter name="gui_actual_outclk2_frequency" value="100.0" />
  <parameter name="cmu_fpll_pll_cp_testmode" value="cp_normal" />
  <parameter name="cmu_fpll_f_max_pfd_bonded" value="600000000" />
  <parameter name="cmu_fpll_pll_powerdown_mode" value="false" />
  <parameter name="cmu_fpll_pll_c_counter_2_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_ph3_en" value="true" />
  <parameter name="core_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_m_counter_prst" value="1" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_bandwidth_range_low" value="1" />
  <parameter name="cmu_fpll_power_mode" value="low_power" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_manu_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_pll_bw_mode" value="hi_bw" />
  <parameter name="dbg_embedded_debug_enable" value="1" />
  <parameter name="cmu_fpll_datarate" value="0 Mbps" />
  <parameter name="is_protocol_PCIe" value="0" />
  <parameter name="c_counter1_bitvec" value="1" />
  <parameter name="cmu_fpll_pll_lf_resistance" value="lf_res_setting2" />
  <parameter name="enable_hfreq_clk" value="0" />
  <parameter name="pll_c_counter_2_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="core_c_counter_1_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_pcie_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_ph2_en" value="true" />
  <parameter name="gui_pll_n_counter" value="1" />
  <parameter name="cmu_fpll_out_freq" value="000000000000000000000000000000000000" />
  <parameter name="hssi_l_counter_bypass" value="1" />
  <parameter name="cmu_fpll_out_freq_hz" value="0 hz" />
  <parameter name="cmu_fpll_pll_c_counter_1_prst" value="1" />
  <parameter name="gui_outclk3_desired_phase_shift" value="0" />
  <parameter name="cmu_fpll_fpll_cal_test_sel" value="sel_cal_out_7_to_0" />
  <parameter
     name="cmu_fpll_pll_c_counter_1_in_src"
     value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="full_actual_outclk1_frequency" value="" />
  <parameter name="gui_outclk2_desired_phase_shift" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch1_src"
     value="pll_clkin_1_scratch1_src_vss" />
  <parameter name="gui_operation_mode" value="0" />
  <parameter name="gui_desired_hssi_cascade_frequency" value="100.0" />
  <parameter name="hssi_pma_cgb_master_op_mode" value="enabled" />
  <parameter name="cmu_fpll_top_or_bottom" value="tb_unknown" />
  <parameter name="hssi_l_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_hssi_output_clock_frequency" value="1250.0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clk_sel_override_value"
     value="select_clk0" />
  <parameter name="hssi_cascade_n_counter" value="1" />
  <parameter name="cmu_fpll_reference_clock_frequency" value="333.333333 MHz" />
  <parameter name="cmu_fpll_pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="cmu_fpll_pll_n_counter_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_reconfig_en" value="1" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_dyn_low_bits" value="0" />
  <parameter name="vco_frequency" value="7999.999991 MHz" />
  <parameter name="cmu_fpll_pll_m_counter_ph_mux_prst" value="0" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="cmu_fpll_input_tolerance" value="0" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="cmu_fpll_pll_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="hssi_cascade_pfd_frequency" value="300.0 MHz" />
  <parameter name="pll_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_output_clock_frequency_0" value="250.0 MHz" />
  <parameter name="core_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_m_counter" value="12" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_dprio_status_select" value="dprio_normal_status" />
  <parameter name="core_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="pll_iqclk_mux_sel" value="power_down" />
  <parameter name="gui_desired_refclk_frequency" value="100.0" />
  <parameter name="pll_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="rcfg_txt_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="enable_mcgb" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_3" value="1" />
  <parameter name="cmu_fpll_side" value="side_unknown" />
  <parameter name="cmu_fpll_pll_c_counter_0" value="8" />
  <parameter name="cmu_fpll_pll_dsm_fractional_division" value="1" />
  <parameter name="full_outclk0_actual_phase_shift" value="0.0" />
  <parameter name="cmu_fpll_pll_optimal" value="true" />
  <parameter name="cmu_fpll_pll_c_counter_2" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_1" value="1" />
  <parameter name="cmu_fpll_pll_ctrl_override_setting" value="true" />
  <parameter name="cmu_fpll_pll_c_counter_3_prst" value="1" />
  <parameter name="pfd_frequency" value="333.33333299999998 MHz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="f_out_c3_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_vco_freq_hz" value="7999999991" />
  <parameter name="cmu_fpll_pll_nreset_invert" value="false" />
  <parameter name="hssi_actual_using_fractional" value="false" />
  <parameter name="hssi_vco_frequency" value="300.0 MHz" />
  <parameter name="cmu_fpll_is_cascaded_pll" value="false" />
  <parameter name="cmu_fpll_pll_vco_ph2_value" value="pll_vco_ph2_vss" />
  <parameter name="pfd_freq_bitvec" value="000000010011110111100100001101010101" />
  <parameter name="generate_docs" value="0" />
  <parameter name="cmu_fpll_pll_lock_fltr_test" value="pll_lock_fltr_nrm" />
  <parameter name="cmu_fpll_pll_l_counter" value="1" />
  <parameter name="gui_hssi_prot_mode" value="0" />
  <parameter name="gui_desired_outclk2_frequency" value="100.0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_sw_refclk_src"
     value="pll_sw_refclk_src_clk_0" />
  <parameter name="mapped_primary_pll_buffer" value="N/A" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_src"
     value="pll_clkin_1_src_vss" />
  <parameter name="mapped_output_clock_frequency" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="cmu_fpll_pll_core_vreg1_atbsel" value="atb_disabled1" />
  <parameter name="cmu_fpll_pll_dsm_fractional_value_ready" value="pll_k_ready" />
  <parameter name="cmu_fpll_enable_idle_fpll_support" value="idle_none" />
  <parameter name="hssi_pma_cgb_master_silicon_rev" value="20nm3" />
  <parameter name="gui_pfd_frequency" value="333.33333299999998" />
  <parameter name="core_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="hssi_cascade_actual_using_fractional" value="false" />
  <parameter name="hssi_l_counter_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_vco_ph1_en" value="true" />
  <parameter name="core_c_counter_1_prst" value="1" />
  <parameter name="cmu_fpll_f_max_pfd" value="800000000" />
  <parameter name="enable_mcgb_pcie_clksw" value="0" />
  <parameter name="check_output_ports_mcgb" value="0" />
  <parameter name="cmu_fpll_pll_lf_ripplecap" value="lf_no_ripple" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="cmu_fpll_pll_calibration" value="true" />
  <parameter name="cmu_fpll_pll_dsm_ecn_bypass" value="false" />
  <parameter name="gui_desired_outclk1_frequency" value="100.0" />
  <parameter name="gui_outclk0_phase_shift_unit" value="0" />
  <parameter name="gui_outclk2_actual_phase_shift_deg" value="0 deg" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_fpll_vco_div_by_2_sel"
     value="bypass_divide_by_2" />
  <parameter name="core_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_pma_cgb_master_x1_div_m_sel" value="divbypass" />
  <parameter name="hssi_pcie_c_counter_0" value="1" />
  <parameter name="gui_enable_extswitch" value="false" />
  <parameter name="cmu_fpll_pm_speed_grade" value="e2" />
  <parameter name="cmu_fpll_pll_l_counter_bypass" value="false" />
  <parameter name="cmu_fpll_pll_c_counter_0_fine_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch4_src"
     value="pll_clkin_1_scratch4_src_vss" />
  <parameter name="enable_bonding_clks" value="0" />
  <parameter name="mcgb_div" value="1" />
  <parameter name="cmu_fpll_f_out_c2_hz" value="0 hz" />
  <parameter name="cmu_fpll_pll_vco_ph0_en" value="true" />
  <parameter name="mcgb_div_fnl" value="1" />
  <parameter name="primary_use" value="core" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="1" />
  <parameter name="hssi_dsm_fractional_division" value="1" />
  <parameter name="cmu_fpll_pll_atb" value="atb_selectdisable" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_xpm_cpvco_fpll_xpm_chgpmplf_fpll_cp_current_boost"
     value="normal_setting" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_pma_cgb_master_ser_mode" value="sixty_four_bit" />
  <parameter name="pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="hssi_m_counter" value="11" />
  <parameter name="gui_enable_dps" value="false" />
  <parameter name="gui_enable_manual_config" value="false" />
  <parameter name="core_vco_frequency_basic" value="7999.999991" />
  <parameter name="mcgb_out_datarate" value="0.0" />
  <parameter name="cmu_fpll_pll_c_counter_3_min_tco_enable" value="true" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_ppm_clk0_src" value="ppm_clk0_vss" />
  <parameter name="cmu_fpll_pll_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="phase_alignment_check_var" value="false" />
  <parameter name="cmu_fpll_pll_self_reset" value="false" />
  <parameter name="full_actual_refclk_frequency" value="0.0" />
  <parameter name="pll_datarate" value="0 Mbps" />
  <parameter name="cmu_fpll_f_out_c0_hz" value="0 hz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="cmu_fpll_phase_shift_3" value="0 ps" />
  <parameter name="cmu_fpll_phase_shift_2" value="0 ps" />
  <parameter name="gui_hip_cal_en" value="0" />
  <parameter name="dbg_stat_soft_logic_enable" value="1" />
  <parameter name="cmu_fpll_vco_freq" value="000111011100110101100100111111110111" />
  <parameter name="cmu_fpll_pll_vco_ph1_value" value="pll_vco_ph1_vss" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch3_src"
     value="pll_clkin_1_scratch3_src_vss" />
  <parameter
     name="cmu_fpll_pll_c_counter_2_in_src"
     value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_f_out_c1_hz" value="0 hz" />
  <parameter name="cmu_fpll_l_counter" value="1" />
  <parameter name="cmu_fpll_pll_ppm_clk1_src" value="ppm_clk1_vss" />
  <parameter name="cmu_fpll_f_max_vco_fractional" value="14025000000" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="pll_m_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="core_c_counter_2_coarse_dly" value="0 ps" />
  <parameter name="gui_desired_outclk3_frequency" value="100.0" />
  <parameter name="rcfg_debug" value="0" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_sw_dly" value="0" />
  <parameter name="cmu_fpll_pll_dprio_cvp_inter_sel" value="false" />
  <parameter name="cmu_fpll_phase_shift_1" value="0 ps" />
  <parameter name="cmu_fpll_pll_cmp_buf_dly" value="0 ps" />
  <parameter name="cmu_fpll_phase_shift_0" value="0.0 ps" />
  <parameter name="cmu_fpll_is_otn" value="false" />
  <parameter name="hssi_cascade_c_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_l_counter_enable" value="false" />
  <parameter name="hssi_pma_cgb_master_input_select_gen3" value="unused" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="fpll_refclk_select" value="0" />
  <parameter name="cmu_fpll_pll_vco_ph0_value" value="pll_vco_ph0_vss" />
  <parameter name="cmu_fpll_pll_c3_pllcout_enable" value="false" />
  <parameter name="cmu_fpll_analog_mode" value="user_custom" />
  <parameter name="pll_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting0" />
  <parameter name="cmu_fpll_pll_c_counter_1_ph_mux_prst" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_src"
     value="pll_clkin_0_src_vss" />
  <parameter name="core_c_counter_3_ph_mux_prst" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch4_src"
     value="pll_clkin_0_scratch4_src_vss" />
  <parameter name="pll_c_counter_1_ph_mux_prst" value="0" />
  <parameter name="pll_c_counter_3_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="pll_dsm_fractional_division" value="1" />
  <parameter name="core_c_counter_2_prst" value="1" />
  <parameter name="core_c_counter_0" value="8" />
  <parameter name="cmu_fpll_dps_en" value="false" />
  <parameter name="hssi_pma_cgb_master_input_select" value="fpll_top" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_auto_clk_sw_en" value="false" />
  <parameter name="core_c_counter_2" value="1" />
  <parameter name="pll_c_counter_2" value="1" />
  <parameter name="core_c_counter_1" value="1" />
  <parameter name="pll_c_counter_3" value="1" />
  <parameter name="l_counter_bitvec" value="1" />
  <parameter name="pll_c_counter_0" value="8" />
  <parameter name="core_c_counter_3" value="1" />
  <parameter name="pll_c_counter_1" value="1" />
  <parameter name="gui_enable_50G_support" value="false" />
  <parameter name="enable_analog_resets" value="0" />
  <parameter name="gui_pll_c_counter_3" value="1" />
  <parameter name="gui_pll_c_counter_2" value="1" />
  <parameter name="core_actual_using_fractional" value="false" />
  <parameter name="device_revision" value="20nm3" />
  <parameter name="f_out_c2_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="gui_outclk0_desired_phase_shift" value="0.0" />
  <parameter name="cmu_fpll_pll_c_counter_2_prst" value="1" />
  <parameter name="gui_enable_clk_bad" value="false" />
  <parameter name="cmu_fpll_pll_test_enable" value="false" />
  <parameter name="cmu_fpll_f_max_pfd_integer" value="800000000" />
  <parameter name="cmu_fpll_cgb_div" value="1" />
  <parameter name="cmu_fpll_pll_c0_pllcout_enable" value="true" />
  <parameter name="cmu_fpll_f_min_vco" value="6000000000" />
  <parameter name="cmu_fpll_initial_settings" value="true" />
  <parameter name="cmu_fpll_compensation_mode" value="direct" />
  <parameter name="core_c_counter_2_fine_dly" value="0 ps" />
  <parameter name="gui_actual_refclk_frequency" value="100.0" />
  <parameter name="enable_ext_lockdetect_ports" value="0" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_loss_sw_en" value="false" />
  <parameter name="device" value="10AS048H3F34E2SG" />
  <parameter name="cmu_fpll_f_max_div_two_bypass" value="1" />
  <parameter name="hssi_pcie_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="mcgb_aux_clkin_cnt" value="0" />
  <parameter name="cmu_fpll_vco_frequency" value="7999.999991 MHz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_iqclk_sel"
     value="power_down" />
  <parameter name="device_family" value="Arria 10" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk0_logical_to_physical_mapping"
     value="lvpecl" />
  <parameter name="gui_outclk1_actual_phase_shift_deg" value="0.0" />
  <parameter name="gui_number_of_output_clocks" value="1" />
  <parameter name="cmu_fpll_silicon_rev" value="20nm3" />
  <parameter name="cmu_fpll_primary_use" value="core" />
  <parameter
     name="cmu_fpll_pll_c_counter_3_in_src"
     value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_fpll_hclk_out_enable" value="fpll_hclk_out_disable" />
  <parameter name="pll_m_counter" value="12" />
  <parameter name="cmu_fpll_pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="cmu_fpll_f_max_pfd_fractional" value="800000000" />
  <parameter name="cmu_fpll_fpll_cas_out_enable" value="fpll_cas_out_disable" />
  <parameter name="cmu_fpll_pll_lf_cbig" value="lf_cbig_setting4" />
  <parameter name="enable_pll_reconfig" value="1" />
  <parameter name="gui_outclk3_actual_phase_shift" value="0.0" />
  <parameter name="hssi_cascade_dsm_fractional_division" value="1" />
  <parameter name="set_capability_reg_enable" value="1" />
  <parameter name="cmu_fpll_pll_m_counter_min_tco_enable" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch3_src"
     value="scratch3_power_down" />
  <parameter name="hssi_pcie_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="mapped_hip_cal_done_port" value="0" />
  <parameter name="gui_fpll_mode" value="0" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="set_csr_soft_logic_enable" value="1" />
  <parameter name="cmu_fpll_pll_ctrl_plniotri_override" value="false" />
  <parameter name="full_actual_outclk0_frequency" value="249.99999974999997" />
  <parameter name="gui_outclk3_phase_shift_unit" value="0" />
  <parameter name="c_counter0_bitvec" value="1" />
  <parameter name="full_outclk1_actual_phase_shift" value="" />
  <parameter name="pll_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="gui_outclk0_actual_phase_shift" value="0.0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="cmu_fpll_pll_c_counter_1_min_tco_enable" value="true" />
  <parameter name="enable_cascade_in" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="core_pfd_frequency" value="333.33333299999998" />
  <parameter name="cmu_fpll_pll_c2_pllcout_enable" value="false" />
  <parameter name="pll_c_counter_0_coarse_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_freq"
     value="000000010011110111100100001101010101" />
  <parameter name="cmu_fpll_duty_cycle_1" value="50" />
  <parameter name="cmu_fpll_duty_cycle_2" value="50" />
  <parameter name="cmu_fpll_duty_cycle_3" value="50" />
  <parameter name="hssi_cascade_c_counter" value="1" />
  <parameter name="gui_pll_set_hssi_k_counter" value="1" />
  <parameter name="hssi_pfd_frequency" value="300.0 MHz" />
  <parameter name="reference_clock_frequency" value="333.333333 MHz" />
  <parameter name="cmu_fpll_is_sdi" value="false" />
  <parameter name="cmu_fpll_power_rail_et" value="0" />
  <parameter name="cmu_fpll_m_counter" value="12" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clk_loss_edge"
     value="pll_clk_loss_both_edges" />
  <parameter name="cmu_fpll_duty_cycle_0" value="50" />
  <parameter name="cmu_fpll_f_out_c3_hz" value="0 hz" />
  <parameter name="n_counter_bitvec" value="1" />
  <parameter name="cmu_fpll_feedback" value="normal" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch0_src"
     value="pll_clkin_1_scratch0_src_vss" />
  <parameter name="cgb_div_bitvec" value="1" />
  <parameter name="full_actual_outclk2_frequency" value="" />
  <parameter name="core_dsm_fractional_division" value="0" />
  <parameter name="pll_clk_loss_edge" value="pll_clk_loss_both_edges" />
  <parameter name="cmu_fpll_m_counter_c0" value="1" />
  <parameter name="pll_c_counter_1_prst" value="1" />
  <parameter name="cmu_fpll_m_counter_c3" value="1" />
  <parameter name="c_counter3_bitvec" value="1" />
  <parameter name="cmu_fpll_m_counter_c2" value="1" />
  <parameter name="gui_pll_set_hssi_n_counter" value="1" />
  <parameter name="cmu_fpll_m_counter_c1" value="1" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_powerdown_mode" value="false" />
  <parameter name="core_c_counter_3_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_sup_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_core_vreg0_atbsel" value="atb_disabled" />
  <parameter name="gui_desired_outclk0_frequency" value="250.0" />
  <parameter
     name="hssi_pma_cgb_master_tx_ucontrol_reset_pcie"
     value="pcscorehip_controls_mcgb" />
  <parameter name="cmu_fpll_pll_tclk_sel" value="pll_tclk_m_src" />
  <parameter name="gui_self_reset_enabled" value="false" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_pfd_pulse_width"
     value="pulse_width_setting0" />
  <parameter name="rcfg_separate_avmm_busy" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_c1_pllcout_enable" value="false" />
  <parameter name="pll_c_counter_2_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_bandwidth_range_high" value="1" />
  <parameter name="gui_hssi_calc_output_clock_frequency" value="1250.0" />
  <parameter name="pll_c_counter_2_coarse_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_pll_dprio_fpll_vreg_boost"
     value="fpll_vreg_boost_1_step" />
  <parameter name="pll_c_counter_2_prst" value="1" />
  <parameter name="cmu_fpll_pll_op_mode" value="false" />
  <parameter name="cmu_fpll_pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="cmu_fpll_pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="cmu_fpll_pll_m_counter_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_bonding" value="pll_bonding" />
  <parameter name="cmu_fpll_pll_cp_compensation" value="true" />
  <parameter name="hssi_n_counter" value="1" />
  <parameter name="cmu_fpll_pll_dprio_force_inter_sel" value="false" />
  <parameter name="enable_pld_mcgb_cal_busy_port" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_2_min_tco_enable" value="true" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="gui_enable_manual_hssi_counters" value="false" />
  <parameter name="gui_outclk1_desired_phase_shift" value="0" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="cmu_fpll_f_out_c3" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_f_out_c2" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_f_out_c1" value="000000000000000000000000000000000000" />
  <parameter name="gui_actual_outclk1_frequency" value="100.0" />
  <parameter name="cmu_fpll_f_out_c0" value="000000001110111001101011001010000000" />
  <parameter name="system_info_device_family" value="Arria 10" />
  <parameter name="calibration_en" value="enable" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter name="pll_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_rstn_override" value="false" />
  <parameter name="core_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="gui_parameter_values" value="8,1,1,1,1,12,1,7999.999991 MHz,1" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_reference_clock_frequency_scratch" value="0 hz" />
  <parameter name="cmu_fpll_pll_c_counter_2_fine_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch1_src"
     value="pll_clkin_0_scratch1_src_vss" />
  <parameter name="feedback" value="normal" />
  <parameter name="cmu_fpll_pma_width" value="64" />
  <parameter name="core_c_counter_3_prst" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_refclk_select_mux_refclk_select0" value="lvpecl" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="cmu_fpll_refclk_select_mux_refclk_select1" value="ref_iqclk0" />
  <parameter name="f_out_c1_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="gui_is_downstream_cascaded_pll" value="false" />
  <parameter name="pll_l_counter" value="1" />
  <parameter name="hssi_cascade_m_counter" value="11" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_cal_vco_count_length"
     value="sel_8b_count" />
  <parameter name="compensation_mode" value="direct" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_dyn_high_bits" value="0" />
  <parameter name="cmu_fpll_f_max_band_9" value="1" />
  <parameter
     name="hssi_pma_cgb_master_cgb_enable_iqtxrxclk"
     value="disable_iqtxrxclk" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_fpll_refclk_source"
     value="normal_refclk" />
  <parameter name="cmu_fpll_f_max_band_6" value="6075045000" />
  <parameter name="pma_width" value="64" />
  <parameter name="cmu_fpll_f_max_band_5" value="5762211000" />
  <parameter name="cmu_fpll_f_max_band_8" value="14025000000" />
  <parameter name="cmu_fpll_f_max_band_7" value="6374148000" />
  <parameter name="gui_outclk0_actual_phase_shift_deg" value="0.0" />
  <parameter name="cmu_fpll_f_max_vco" value="14150000000" />
  <parameter name="gui_refclk_index" value="0" />
  <parameter name="gui_pll_set_hssi_l_counter" value="1" />
  <parameter name="enable_mcgb_debug_ports_parameters" value="0" />
  <parameter name="enable_hip_options" value="0" />
  <parameter name="gui_pll_dsm_fractional_division" value="1" />
  <parameter name="mcgb_in_clk_freq" value="0.0" />
  <parameter
     name="cmu_fpll_pll_c_counter_0_in_src"
     value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_pll_unlock_fltr_cfg" value="2" />
  <parameter name="gui_enable_low_f_support" value="false" />
  <parameter name="pma_width_bitvec" value="64" />
  <parameter name="cmu_fpll_f_min_band_0" value="7000000000" />
  <parameter name="cmu_fpll_pll_cal_status" value="false" />
  <parameter name="cmu_fpll_f_min_band_2" value="4287223000" />
  <parameter name="pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="cmu_fpll_f_min_band_1" value="3861860000" />
  <parameter name="cmu_fpll_pll_extra_csr" value="0" />
  <parameter name="gui_actual_outclk3_frequency" value="100.0" />
  <parameter name="cmu_fpll_f_max_band_2" value="4688476000" />
  <parameter name="cmu_fpll_f_min_band_8" value="6374148000" />
  <parameter name="hssi_cascade_c_counter_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_f_max_band_1" value="4287223000" />
  <parameter name="cmu_fpll_f_min_band_7" value="6075045000" />
  <parameter name="cmu_fpll_f_max_band_4" value="5423191000" />
  <parameter name="cmu_fpll_f_max_band_3" value="5072700000" />
  <parameter name="cmu_fpll_f_min_band_9" value="1" />
  <parameter name="cmu_fpll_f_min_band_4" value="5072700000" />
  <parameter
     name="output_freq_bitvec"
     value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_f_min_band_3" value="4688476000" />
  <parameter name="cmu_fpll_f_max_band_0" value="3861860000" />
  <parameter name="cmu_fpll_f_min_band_6" value="5762211000" />
  <parameter name="hssi_pma_cgb_master_prot_mode" value="basic_tx" />
  <parameter name="cmu_fpll_f_min_band_5" value="5423191000" />
  <parameter name="cmu_fpll_pll_ref_buf_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_core_cali_ref_off" value="true" />
  <parameter name="cmu_fpll_pll_l_counter_enable" value="false" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="cmu_fpll_pll_core_cali_vco_off" value="true" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="cmu_fpll_set_fpll_input_freq_range" value="0" />
  <parameter name="phase_shift_0" value="0.0 ps" />
  <parameter name="gui_outclk2_actual_phase_shift" value="0 ps" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_fpll_a10" />
  <parameter name="mcgb_enable_iqtxrxclk" value="disable_iqtxrxclk" />
  <parameter name="gui_enable_fractional" value="false" />
  <parameter name="gui_bw_sel" value="high" />
  <parameter
     name="refclk_freq_bitvec"
     value="000000010011110111100100001101010101" />
  <parameter name="cmu_fpll_pll_vccr_pd_en" value="true" />
  <parameter name="pll_actual_using_fractional" value="false" />
  <parameter name="silicon_rev" value="false" />
  <parameter name="cmu_fpll_calibration_en" value="enable" />
  <parameter name="full_outclk3_actual_phase_shift" value="" />
  <parameter name="core_m_counter" value="12" />
  <parameter name="phase_shift_3" value="0 ps" />
  <parameter name="phase_shift_2" value="0 ps" />
  <parameter name="pll_c_counter_1_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="phase_shift_1" value="0 ps" />
  <parameter name="gui_enable_pld_cal_busy_port" value="1" />
  <parameter name="cmu_fpll_pll_dprio_base_addr" value="256" />
  <parameter name="hssi_pma_cgb_master_cgb_power_down" value="normal_cgb" />
  <parameter name="pll_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_dyn_high_bits" value="0" />
  <parameter name="pll_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_fix" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_0_min_tco_enable" value="true" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_pll_m_counter" value="1" />
  <parameter name="full_actual_outclk3_frequency" value="" />
  <parameter name="core_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_m_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="output_clock_frequency_0" value="250.0 MHz" />
  <parameter name="output_clock_frequency_1" value="0 ps" />
  <parameter name="temp_bw_sel" value="high" />
  <parameter name="refclk_select1" value="ref_iqclk0" />
  <parameter name="gui_outclk1_phase_shift_unit" value="0" />
  <parameter name="refclk_select0" value="lvpecl" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch0_src"
     value="pll_clkin_0_scratch0_src_vss" />
  <parameter name="output_clock_frequency_2" value="0 ps" />
  <parameter name="output_clock_frequency_3" value="0 ps" />
  <parameter name="cmu_fpll_pll_n_counter" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_pll_datarate" value="0.0" />
  <parameter name="pll_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="core_n_counter" value="1" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_sel_override" value="normal" />
  <parameter name="cmu_fpll_pfd_freq" value="000000010011110111100100001101010101" />
  <parameter name="hssi_pcie_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_cp_current_setting" value="cp_current_setting26" />
  <parameter name="gui_silicon_rev" value="20nm5es" />
  <parameter name="cmu_fpll_pll_dprio_broadcast_en" value="false" />
  <parameter name="dbg_capability_reg_enable" value="1" />
  <parameter
     name="cmu_fpll_pll_vco_freq_band_0_fix_high"
     value="pll_vco_freq_band_0_fix_high_0" />
  <parameter name="pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting0" />
  <parameter name="hssi_pma_cgb_master_vccdreg_output" value="vccdreg_nominal" />
  <parameter
     name="cmu_fpll_pll_dprio_fpll_vreg1_boost"
     value="fpll_vreg1_boost_1_step" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_pfd_delay_compensation"
     value="normal_delay" />
  <parameter name="gui_iqtxrxclk_outclk_index" value="0" />
  <parameter name="cmu_fpll_pll_core_vccdreg_fw" value="vreg_fw5" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="core_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_cp_lf_order" value="lf_2nd_order" />
  <parameter name="hssi_cascade_c_counter_prst" value="1" />
  <parameter name="hssi_pma_cgb_master_observe_cgb_clocks" value="observe_nothing" />
  <parameter name="m_counter_bitvec" value="12" />
  <parameter name="pll_sw_refclk_src" value="pll_sw_refclk_src_clk_0" />
  <parameter name="cmu_fpll_pll_core_vccdreg_fb" value="vreg_fb5" />
  <parameter name="cmu_fpll_is_pa_core" value="false" />
  <parameter name="hssi_pcie_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="enable_fb_comp_bonding" value="0" />
  <parameter name="cmu_fpll_pll_cmu_rstn_value" value="true" />
  <parameter
     name="gui_parameter_list"
     value="C-counter-0,C-counter-1,C-counter-2,C-counter-3,L-counter,M-counter,N-counter,VCO Frequency,pll_dsm_fractional_division" />
  <parameter name="cmu_fpll_output_tolerance" value="0" />
  <parameter name="gui_enable_hip_cal_done_port" value="0" />
  <parameter name="gui_pll_c_counter_1" value="1" />
  <parameter name="gui_pll_c_counter_0" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch3_src"
     value="scratch3_power_down" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk0_logical_to_physical_mapping"
     value="lvpecl" />
  <parameter name="pll_c_counter_3_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_3_ph_mux_prst" value="0" />
  <parameter name="core_vco_frequency_adv" value="300.0 MHz" />
  <parameter name="c_counter2_bitvec" value="1" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="cmu_fpll_pll_m_counter_fine_dly" value="0 ps" />
  <parameter name="gui_enable_active_clk" value="false" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="gui_refclk_cnt" value="1" />
  <parameter name="hssi_cascade_vco_frequency" value="300.0 MHz" />
  <parameter name="core_c_counter_1_ph_mux_prst" value="0" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="cmu_fpll_hssi_output_clock_frequency" value="0 ps" />
  <parameter name="hssi_output_clock_frequency" value="0 ps" />
  <parameter name="core_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_fix" value="1" />
  <parameter name="core_c_counter_2_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_reference_clock_frequency" value="333.333333" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1" value="pll_freq_band0_1" />
  <parameter name="support_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0" value="pll_freq_band0" />
  <parameter name="hssi_cascade_c_counter_coarse_dly" value="0 ps" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\altera_xcvr_fpll_a10.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_native_avmm_nf.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\plain_files.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\altera_xcvr_fpll_a10.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_native_avmm_nf.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_fpll_a10_181\synth\plain_files.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_adi_jesd204_10_a5iqoiy" as="link_pll" />
  <instantiator instantiator="system_bd_adi_jesd204_10_wp44ijy" as="link_pll" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
 <entity kind="axi_adxcvr" version="1.0" name="axi_adxcvr">
  <parameter name="ID" value="0" />
  <parameter name="TX_OR_RX_N" value="1" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_adxcvr_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_adxcvr_10\synth\axi_adxcvr_up.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_adxcvr_10\synth\axi_adxcvr.v"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_adxcvr_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_adxcvr_10\synth\axi_adxcvr_up.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_adxcvr_10\synth\axi_adxcvr.v"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/axi_adxcvr/axi_adxcvr_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_adi_jesd204_10_a5iqoiy" as="axi_xcvr" />
  <instantiator instantiator="system_bd_adi_jesd204_10_wp44ijy" as="axi_xcvr" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: axi_adxcvr"</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_reset_control"
   version="18.1"
   name="altera_xcvr_reset_control">
  <parameter name="gui_rx_auto_reset" value="0" />
  <parameter name="T_TX_ANALOGRESET" value="0" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="T_TX_DIGITALRESET" value="20" />
  <parameter name="l_pll_select_width" value="1" />
  <parameter name="T_PLL_POWERDOWN" value="1000" />
  <parameter name="gui_tx_auto_reset" value="0" />
  <parameter name="TX_PLL_ENABLE" value="1" />
  <parameter name="l_pll_select_split" value="0" />
  <parameter name="l_pll_select_base" value="1" />
  <parameter name="l_terminate_pll" value="0" />
  <parameter name="SYS_CLK_IN_MHZ" value="100" />
  <parameter name="gui_pll_cal_busy" value="0" />
  <parameter name="REDUCED_SIM_TIME" value="1" />
  <parameter name="CHANNELS" value="1" />
  <parameter name="T_RX_DIGITALRESET" value="4000" />
  <parameter name="T_RX_ANALOGRESET" value="40" />
  <parameter name="T_PLL_LOCK_HYST" value="0" />
  <parameter name="PLLS" value="1" />
  <parameter name="gui_split_interfaces" value="0" />
  <parameter name="l_terminate_rx_manual" value="1" />
  <parameter name="TX_ENABLE" value="0" />
  <parameter name="EN_PLL_CAL_BUSY" value="0" />
  <parameter name="l_rx_manual_term" value="0" />
  <parameter name="TX_PER_CHANNEL" value="0" />
  <parameter name="l_terminate_rx" value="1" />
  <parameter name="RX_ENABLE" value="0" />
  <parameter name="l_terminate_tx" value="1" />
  <parameter name="l_tx_manual_term" value="0" />
  <parameter name="SYNCHRONIZE_PLL_RESET" value="0" />
  <parameter name="RX_PER_CHANNEL" value="0" />
  <parameter name="l_terminate_tx_manual" value="1" />
  <parameter name="SYNCHRONIZE_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_reset_control_181\synth\altera_xcvr_functions.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_reset_control_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_reset_control_181\synth\altera_xcvr_reset_control.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_reset_control_181\synth\alt_xcvr_reset_counter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_reset_control_181\synth\plain_files.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_reset_control_181\synth\altera_xcvr_functions.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_reset_control_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_reset_control_181\synth\altera_xcvr_reset_control.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_reset_control_181\synth\alt_xcvr_reset_counter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_reset_control_181\synth\plain_files.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_adi_jesd204_10_a5iqoiy"
     as="link_pll_reset_control,phy_reset_control" />
  <instantiator
     instantiator="system_bd_adi_jesd204_10_wp44ijy"
     as="link_pll_reset_control,phy_reset_control" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
  </messages>
 </entity>
 <entity
   kind="jesd204_phy"
   version="1.0"
   name="system_bd_jesd204_phy_10_y3vze4y">
  <parameter name="LANE_RATE" value="10000.0" />
  <parameter name="LANE_INVERT" value="0" />
  <parameter name="AUTO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="SOFT_PCS" value="true" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="REGISTER_INPUTS" value="0" />
  <parameter name="REFCLK_FREQUENCY" value="333.333333" />
  <parameter name="ID" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="TX_OR_RX_N" value="true" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_y3vze4y.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_y3vze4y_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_y3vze4y.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_y3vze4y_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd_adi_jesd204_10_a5iqoiy" as="phy" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_jesd204_phy_10_y3vze4y"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_tx"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_tw3fuoi"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_glue"</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_atx_pll_a10"
   version="18.1"
   name="system_bd_altera_xcvr_atx_pll_a10_181_tugmjny">
  <parameter name="enable_atx_to_fpll_cascade_out" value="0" />
  <parameter name="hssi_pma_cgb_master_input_select" value="lcpll_top" />
  <parameter name="refclk_cnt" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_pma_lc_refclk_select_mux_powerdown_mode" value="powerup" />
  <parameter name="manual_list" value="" />
  <parameter name="output_clock_frequency" value="5000.0 MHz" />
  <parameter name="prot_mode" value="Basic" />
  <parameter name="enable_analog_resets" value="0" />
  <parameter name="device_revision" value="20nm3" />
  <parameter name="atx_pll_primary_use" value="hssi_x1" />
  <parameter name="atx_pll_tank_band" value="lc_band4" />
  <parameter name="fb_select_fnl" value="direct_fb" />
  <parameter name="enable_16G_path" value="0" />
  <parameter name="set_l_cascade_counter" value="15" />
  <parameter name="refclk_index" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch4_src"
     value="scratch4_src_lvpecl" />
  <parameter name="atx_pll_lf_cbig_size" value="lf_cbig_setting4" />
  <parameter
     name="rcfg_param_labels"
     value="rcfg_debug,Enable dynamic reconfiguration,Enable Altera Debug Master Endpoint,Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE,Enable avmm_busy port,Enable capability registers,Set user-defined IP identifier,Enable control and status registers,enable_pld_atx_cal_busy_port,Support mode,Protocol mode,Bandwidth,Number of PLL reference clocks,Selected reference clock source,Primary PLL clock output buffer,Enable PLL GX clock output port,Enable PLL GT clock output port,Enable PCIe clock output port,Enable cascade clock output port,Enable calibration status ports for HIP,Enable PCIe hard IP calibration,PLL output frequency,PLL integer reference clock frequency,PLL fractional reference clock frequency,PLL fractional reference clock frequency,Multiply factor (M-Counter),Divide factor (N-Counter),Divide factor (L-Counter),Divide factor (L-Cascade Counter),predivide factor (L-Cascade Predivider),Fractional multiply factor (K),Include Master Clock Generation Block,Clock division factor,Enable x6/xN non-bonded high-speed clock output port,Enable PCIe clock switch interface,Number of auxiliary MCGB clock input ports.,Enable bonding clock output ports,Enable feedback compensation bonding,PMA interface width,enable_pld_mcgb_cal_busy_port" />
  <parameter name="atx_pll_initial_settings" value="true" />
  <parameter name="l_cascade_predivider" value="1" />
  <parameter
     name="auto_list"
     value="61.728395 {m 81 effective_m 81 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 62.500000 {m 80 effective_m 80 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 63.291139 {m 79 effective_m 79 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 64.102564 {m 78 effective_m 78 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 64.935065 {m 77 effective_m 77 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 65.789474 {m 76 effective_m 76 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 66.666667 {m 75 effective_m 75 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 67.567568 {m 74 effective_m 74 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 68.493151 {m 73 effective_m 73 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 69.444444 {m 72 effective_m 72 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 70.422535 {m 71 effective_m 71 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 71.428571 {m 70 effective_m 70 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 72.463768 {m 69 effective_m 69 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 73.529412 {m 68 effective_m 68 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 74.626866 {m 67 effective_m 67 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 75.757576 {m 66 effective_m 66 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 76.923077 {m 65 effective_m 65 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 78.125000 {m 64 effective_m 64 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 79.365079 {m 63 effective_m 63 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 80.645161 {m 62 effective_m 62 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 81.967213 {m 61 effective_m 61 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 83.333333 {m 60 effective_m 60 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 84.745763 {m 59 effective_m 59 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 86.206897 {m 58 effective_m 58 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 87.719298 {m 57 effective_m 57 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 89.285714 {m 56 effective_m 56 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 90.909091 {m 55 effective_m 55 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 92.592593 {m 54 effective_m 54 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 94.339623 {m 53 effective_m 53 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 96.153846 {m 52 effective_m 52 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 98.039216 {m 51 effective_m 51 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 100.000000 {m 50 effective_m 50 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 102.040816 {m 49 effective_m 49 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 104.166667 {m 48 effective_m 48 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 106.382979 {m 47 effective_m 47 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 108.695652 {m 46 effective_m 46 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 111.111111 {m 45 effective_m 45 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 113.636364 {m 44 effective_m 44 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 116.279070 {m 43 effective_m 43 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 119.047619 {m 42 effective_m 42 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 121.951220 {m 41 effective_m 41 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 123.456790 {m 81 effective_m 81 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 125.000000 {m 40 effective_m 40 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 126.582278 {m 79 effective_m 79 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 128.205128 {m 39 effective_m 39 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 129.870130 {m 77 effective_m 77 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 131.578947 {m 38 effective_m 38 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 133.333333 {m 75 effective_m 75 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 135.135135 {m 37 effective_m 37 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 136.986301 {m 73 effective_m 73 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 138.888889 {m 36 effective_m 36 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 140.845070 {m 71 effective_m 71 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 142.857143 {m 35 effective_m 35 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 144.927536 {m 69 effective_m 69 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 147.058824 {m 34 effective_m 34 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 149.253731 {m 67 effective_m 67 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 151.515152 {m 33 effective_m 33 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 153.846154 {m 65 effective_m 65 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 156.250000 {m 32 effective_m 32 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 158.730159 {m 63 effective_m 63 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 161.290323 {m 31 effective_m 31 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 163.934426 {m 61 effective_m 61 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 166.666667 {m 30 effective_m 30 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 169.491525 {m 59 effective_m 59 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 172.413793 {m 29 effective_m 29 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 175.438596 {m 57 effective_m 57 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 178.571429 {m 28 effective_m 28 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 181.818182 {m 55 effective_m 55 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 185.185185 {m 27 effective_m 27 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 188.679245 {m 53 effective_m 53 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 192.307692 {m 26 effective_m 26 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 196.078431 {m 51 effective_m 51 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 200.000000 {m 25 effective_m 25 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 204.081633 {m 49 effective_m 49 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 208.333333 {m 24 effective_m 24 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 212.765957 {m 47 effective_m 47 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 217.391304 {m 23 effective_m 23 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 222.222222 {m 45 effective_m 45 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 227.272727 {m 22 effective_m 22 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 232.558140 {m 43 effective_m 43 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 238.095238 {m 21 effective_m 21 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 243.902439 {m 41 effective_m 41 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 246.913580 {m 81 effective_m 81 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 250.000000 {m 20 effective_m 20 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 253.164557 {m 79 effective_m 79 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 256.410256 {m 39 effective_m 39 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 259.740260 {m 77 effective_m 77 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 263.157895 {m 19 effective_m 19 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 266.666667 {m 75 effective_m 75 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 270.270270 {m 37 effective_m 37 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 273.972603 {m 73 effective_m 73 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 277.777778 {m 18 effective_m 18 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 281.690141 {m 71 effective_m 71 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 285.714286 {m 35 effective_m 35 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 289.855072 {m 69 effective_m 69 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 294.117647 {m 17 effective_m 17 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 298.507463 {m 67 effective_m 67 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 303.030303 {m 33 effective_m 33 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 307.692308 {m 65 effective_m 65 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 312.500000 {m 16 effective_m 16 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 317.460317 {m 63 effective_m 63 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 322.580645 {m 31 effective_m 31 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 327.868852 {m 61 effective_m 61 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 333.333333 {m 15 effective_m 15 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 338.983051 {m 59 effective_m 59 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 344.827586 {m 29 effective_m 29 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 350.877193 {m 57 effective_m 57 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 357.142857 {m 28 effective_m 28 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 363.636364 {m 55 effective_m 55 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 370.370370 {m 27 effective_m 27 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 377.358491 {m 53 effective_m 53 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 384.615385 {m 26 effective_m 26 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 392.156863 {m 51 effective_m 51 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 400.000000 {m 25 effective_m 25 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 408.163265 {m 49 effective_m 49 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 416.666667 {m 24 effective_m 24 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 425.531915 {m 47 effective_m 47 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 434.782609 {m 23 effective_m 23 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 444.444444 {m 45 effective_m 45 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 454.545455 {m 22 effective_m 22 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 465.116279 {m 43 effective_m 43 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 476.190476 {m 21 effective_m 21 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 487.804878 {m 41 effective_m 41 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 493.827160 {m 81 effective_m 81 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 500.000000 {m 20 effective_m 20 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 506.329114 {m 79 effective_m 79 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 512.820513 {m 39 effective_m 39 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 519.480519 {m 77 effective_m 77 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 526.315789 {m 19 effective_m 19 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 533.333333 {m 75 effective_m 75 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 540.540541 {m 37 effective_m 37 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 547.945205 {m 73 effective_m 73 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 555.555556 {m 18 effective_m 18 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 563.380282 {m 71 effective_m 71 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 571.428571 {m 35 effective_m 35 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 579.710145 {m 69 effective_m 69 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 588.235294 {m 17 effective_m 17 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 597.014925 {m 67 effective_m 67 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 606.060606 {m 33 effective_m 33 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 615.384615 {m 65 effective_m 65 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 625.000000 {m 16 effective_m 16 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 634.920635 {m 63 effective_m 63 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 645.161290 {m 31 effective_m 31 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 655.737705 {m 61 effective_m 61 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 666.666667 {m 15 effective_m 15 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 677.966102 {m 59 effective_m 59 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 689.655172 {m 29 effective_m 29 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 701.754386 {m 57 effective_m 57 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 714.285714 {m 28 effective_m 28 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 727.272727 {m 55 effective_m 55 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 740.740741 {m 27 effective_m 27 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 754.716981 {m 53 effective_m 53 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 769.230769 {m 26 effective_m 26 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 784.313725 {m 51 effective_m 51 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 800.000000 {m 25 effective_m 25 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0}" />
  <parameter name="atx_pll_is_cascaded_pll" value="false" />
  <parameter name="hssi_refclk_divider_iostandard" value="lvpecl" />
  <parameter name="atx_pll_dsm_fractional_division" value="1" />
  <parameter name="atx_pll_is_otn" value="false" />
  <parameter name="enable_16G_buffer_fnl" value="false" />
  <parameter name="enable_ext_lockdetect_ports" value="0" />
  <parameter name="atx_pll_tank_voltage_fine" value="vreg_setting5" />
  <parameter name="enable_hip_cal_done_port" value="0" />
  <parameter name="enable_debug_ports_parameters" value="0" />
  <parameter name="device" value="10AS048H3F34E2SG" />
  <parameter name="atx_pll_dsm_ecn_test_en" value="false" />
  <parameter name="atx_pll_device_variant" value="device1" />
  <parameter name="hssi_pma_cgb_master_datarate" value="10000000000 bps" />
  <parameter name="ref_clk_div" value="1" />
  <parameter name="set_l_cascade_predivider" value="1" />
  <parameter name="atx_pll_f_min_tank_2" value="11400000000 Hz" />
  <parameter name="atx_pll_f_min_tank_1" value="8800000000 Hz" />
  <parameter name="set_output_clock_frequency" value="5000.0" />
  <parameter name="atx_pll_f_min_tank_0" value="6500000000 Hz" />
  <parameter name="atx_pll_pm_speed_grade" value="e3" />
  <parameter name="mcgb_aux_clkin_cnt" value="0" />
  <parameter name="atx_pll_tank_voltage_coarse" value="vreg_setting_coarse0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="base_device" value="NIGHTFURY3" />
  <parameter name="atx_pll_cp_compensation_enable" value="true" />
  <parameter name="atx_pll_power_mode" value="low_power" />
  <parameter name="feedback_clock_frequency_fnl" value="156.25" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_step_size" value="0" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="output_clock_datarate" value="10000.0" />
  <parameter name="enable_pll_reconfig" value="1" />
  <parameter name="atx_pll_f_max_pfd_fractional" value="0 hz" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_expected_voltage" value="0" />
  <parameter name="set_capability_reg_enable" value="1" />
  <parameter name="atx_pll_dsm_fractional_value_ready" value="pll_k_ready" />
  <parameter name="atx_pll_regulator_bypass" value="reg_enable" />
  <parameter
     name="atx_pll_xcpvco_xchgpmplf_cp_current_boost"
     value="normal_setting" />
  <parameter name="k_counter" value="1" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter name="atx_pll_cp_current_setting" value="cp_current_setting23" />
  <parameter name="mapped_hip_cal_done_port" value="0" />
  <parameter name="set_csr_soft_logic_enable" value="1" />
  <parameter name="atx_pll_output_clock_frequency" value="5000000000 Hz" />
  <parameter name="atx_pll_f_max_ref" value="800000000 Hz" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_refclk_src"
     value="src_lvpecl" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_refclk_divider_sup_mode" value="user_mode" />
  <parameter name="hssi_refclk_divider_clkbuf_sel" value="high_vcm" />
  <parameter name="enable_fb_comp_bonding_fnl" value="0" />
  <parameter name="atx_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_refclk_divider_enable_lvpecl" value="lvpecl_enable" />
  <parameter name="atx_pll_dprio_vreg_boost_step_size" value="0" />
  <parameter name="bw_sel" value="medium" />
  <parameter
     name="rcfg_params"
     value="rcfg_debug,enable_pll_reconfig,rcfg_jtag_enable,rcfg_separate_avmm_busy,rcfg_enable_avmm_busy_port,set_capability_reg_enable,set_user_identifier,set_csr_soft_logic_enable,enable_pld_atx_cal_busy_port,support_mode,prot_mode,bw_sel,refclk_cnt,refclk_index,primary_pll_buffer,enable_8G_path,enable_16G_path,enable_pcie_clk,enable_cascade_out,enable_hip_cal_done_port,set_hip_cal_en,set_output_clock_frequency,set_auto_reference_clock_frequency,set_manual_reference_clock_frequency,set_fref_clock_frequency,set_m_counter,set_ref_clk_div,set_l_counter,set_l_cascade_counter,set_l_cascade_predivider,set_k_counter,enable_mcgb,mcgb_div,enable_hfreq_clk,enable_mcgb_pcie_clksw,mcgb_aux_clkin_cnt,enable_bonding_clks,enable_fb_comp_bonding,pma_width,enable_pld_mcgb_cal_busy_port" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_step_size" value="0" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="atx_pll_cp_testmode" value="cp_normal" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="atx_pll_dprio_lc_vreg_boost_expected_voltage" value="0" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="atx_pll_dprio_vreg1_boost_step_size" value="0" />
  <parameter name="atx_pll_f_min_vco" value="7200000000 Hz" />
  <parameter name="test_mode" value="0" />
  <parameter name="hssi_refclk_divider_vcm_pup" value="pup_off" />
  <parameter name="atx_pll_underrange_voltage" value="under_setting4" />
  <parameter name="atx_pll_output_regulator_supply" value="vreg1v_setting0" />
  <parameter name="vco_freq" value="10000.0 MHz" />
  <parameter name="atx_pll_f_max_lcnt_fpll_cascading" value="1200000000" />
  <parameter name="atx_pll_powerdown_mode" value="powerup" />
  <parameter name="set_manual_reference_clock_frequency" value="200.0" />
  <parameter name="atx_pll_l_counter" value="2" />
  <parameter name="set_fref_clock_frequency" value="156.25" />
  <parameter name="atx_pll_l_counter_scratch" value="1" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="atx_pll_power_rail_et" value="950" />
  <parameter name="dbg_embedded_debug_enable" value="1" />
  <parameter name="atx_pll_cal_status" value="cal_in_progress" />
  <parameter name="is_protocol_PCIe" value="0" />
  <parameter name="enable_8G_path" value="1" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_scratch" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch3_src"
     value="scratch3_src_lvpecl" />
  <parameter name="atx_pll_cgb_div" value="1" />
  <parameter name="prot_mode_fnl" value="basic_tx" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="atx_pll_hclk_divide" value="1" />
  <parameter name="enable_hfreq_clk" value="0" />
  <parameter name="atx_pll_silicon_rev" value="20nm3" />
  <parameter name="atx_pll_clk_high_perf_voltage" value="0" />
  <parameter name="atx_pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_scratch" value="0" />
  <parameter name="atx_pll_iqclk_mux_sel" value="iqtxrxclk0" />
  <parameter
     name="hssi_pma_cgb_master_tx_ucontrol_reset_pcie"
     value="pcscorehip_controls_mcgb" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="enable_pld_atx_cal_busy_port" value="1" />
  <parameter name="rcfg_separate_avmm_busy" value="1" />
  <parameter name="set_l_counter" value="16" />
  <parameter name="hssi_pma_cgb_master_op_mode" value="enabled" />
  <parameter name="atx_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="atx_pll_f_min_pfd" value="61440000 Hz" />
  <parameter name="hssi_refclk_divider_clk_divider" value="div2_off" />
  <parameter name="m_counter" value="15" />
  <parameter name="atx_pll_ref_clk_div" value="1" />
  <parameter name="enable_pld_mcgb_cal_busy_port" value="0" />
  <parameter name="atx_pll_enable_idle_atx_pll_support" value="idle_none" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="atx_pll_enable_lc_calibration" value="true" />
  <parameter name="atx_pll_pfd_pulse_width" value="pulse_width_setting0" />
  <parameter name="atx_pll_expected_lc_boost_voltage" value="0" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="primary_pll_buffer" value="GX clock output buffer" />
  <parameter name="set_altera_xcvr_atx_pll_a10_calibration_en" value="1" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter name="rcfg_txt_file_enable" value="0" />
  <parameter name="calibration_en" value="enable" />
  <parameter name="enable_mcgb" value="0" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="atx_pll_calibration_mode" value="cal_off" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="atx_pll_is_sdi" value="false" />
  <parameter
     name="gui_parameter_values"
     value="1,2,15,1,select_vco_output,1,5000.0 MHz,10000.0 MHz,10000.0 Mbps" />
  <parameter name="atx_pll_dprio_lc_vreg_boost_scratch" value="0" />
  <parameter name="atx_pll_reference_clock_frequency" value="333333333 Hz" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="iqclk_mux_sel" value="iqtxrxclk0" />
  <parameter name="set_m_counter" value="24" />
  <parameter name="pma_speedgrade" value="e3" />
  <parameter name="enable_fractional" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch2_src"
     value="scratch2_src_lvpecl" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="atx_pll_clk_low_power_voltage" value="0" />
  <parameter name="atx_pll_vccdreg_clk" value="vreg_clk5" />
  <parameter name="hssi_refclk_divider_optimal" value="true" />
  <parameter name="generate_docs" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_iqclk_sel"
     value="power_down" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter
     name="hssi_pma_cgb_master_cgb_enable_iqtxrxclk"
     value="disable_iqtxrxclk" />
  <parameter name="pma_width" value="64" />
  <parameter name="atx_pll_clk_mid_power_voltage" value="0" />
  <parameter name="reference_clock_frequency_fnl" value="333.333333 MHz" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="enable_cascade_out" value="0" />
  <parameter name="atx_pll_lc_atb" value="atb_selectdisable" />
  <parameter name="enable_mcgb_debug_ports_parameters" value="0" />
  <parameter name="datarate" value="10000.0 Mbps" />
  <parameter name="mapped_primary_pll_buffer" value="GX clock output buffer" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter name="atx_pll_cp_lf_order" value="lf_3rd_order" />
  <parameter name="atx_pll_min_fractional_percentage" value="0" />
  <parameter name="enable_hip_options" value="0" />
  <parameter name="mcgb_in_clk_freq" value="5000.0" />
  <parameter name="effective_m_counter" value="1" />
  <parameter name="mapped_output_clock_frequency" value="5000.0 MHz" />
  <parameter name="atx_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="atx_pll_f_max_vco" value="14400000000 Hz" />
  <parameter name="atx_pll_f_min_ref" value="61440000 Hz" />
  <parameter name="atx_pll_enable_lc_vreg_calibration" value="true" />
  <parameter name="atx_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="check_output_ports_pll" value="0" />
  <parameter name="hssi_pma_cgb_master_silicon_rev" value="20nm3" />
  <parameter name="dsm_mode" value="dsm_mode_integer" />
  <parameter name="atx_pll_overrange_voltage" value="over_setting0" />
  <parameter name="hssi_pma_cgb_master_prot_mode" value="basic_tx" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="atx_pll_dprio_lc_vreg1_boost_scratch" value="0" />
  <parameter name="atx_pll_cascadeclk_test" value="cascadetest_off" />
  <parameter name="hssi_pma_lc_refclk_select_mux_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_atx_pll_a10" />
  <parameter name="set_hip_cal_en" value="0" />
  <parameter name="enable_mcgb_pcie_clksw" value="0" />
  <parameter name="mcgb_enable_iqtxrxclk" value="disable_iqtxrxclk" />
  <parameter name="check_output_ports_mcgb" value="0" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="atx_pll_bonding" value="pll_bonding" />
  <parameter name="atx_pll_dprio_lc_vreg1_boost_expected_voltage" value="0" />
  <parameter name="atx_pll_enable_hclk" value="hclk_disabled" />
  <parameter name="silicon_rev" value="false" />
  <parameter name="hssi_pma_cgb_master_x1_div_m_sel" value="divbypass" />
  <parameter name="atx_pll_lc_mode" value="lccmu_normal" />
  <parameter name="atx_pll_sup_mode" value="user_mode" />
  <parameter name="set_auto_reference_clock_frequency" value="333.333333" />
  <parameter name="atx_pll_lc_to_fpll_l_counter_scratch" value="1" />
  <parameter name="atx_pll_vco_freq" value="10000000000 Hz" />
  <parameter name="atx_pll_l_counter_enable" value="true" />
  <parameter name="enable_bonding_clks" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="mcgb_div" value="1" />
  <parameter name="mcgb_div_fnl" value="1" />
  <parameter name="hssi_pma_cgb_master_cgb_power_down" value="normal_cgb" />
  <parameter name="atx_pll_d2a_voltage" value="d2a_setting_4" />
  <parameter name="atx_pll_side" value="side_unknown" />
  <parameter name="hssi_refclk_divider_powerdown_mode" value="powerup" />
  <parameter name="primary_use" value="hssi_x1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch1_src"
     value="scratch1_src_lvpecl" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="1" />
  <parameter name="atx_pll_bw_sel" value="medium" />
  <parameter name="set_ref_clk_div" value="1" />
  <parameter name="atx_pll_pfd_delay_compensation" value="normal_delay" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_pma_cgb_master_ser_mode" value="sixty_four_bit" />
  <parameter name="atx_pll_f_max_pfd" value="350000000 Hz" />
  <parameter name="mcgb_out_datarate" value="10000.0" />
  <parameter name="atx_pll_dsm_ecn_bypass" value="false" />
  <parameter name="set_k_counter" value="2000000000" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="atx_pll_bonding_mode" value="cpri_bonding" />
  <parameter name="l_cascade_counter" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter name="hssi_refclk_divider_sel_pldclk" value="iqclk_sel_lvpecl" />
  <parameter name="atx_pll_f_max_x1" value="8700000000 Hz" />
  <parameter name="atx_pll_max_fractional_percentage" value="100" />
  <parameter
     name="hssi_refclk_divider_core_clk_lvpecl"
     value="core_clk_lvpecl_off" />
  <parameter name="atx_pll_pma_width" value="64" />
  <parameter name="atx_pll_tank_sel" value="lctank1" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="enable_manual_configuration" value="1" />
  <parameter name="l_counter" value="2" />
  <parameter name="enable_8G_buffer_fnl" value="true" />
  <parameter name="atx_pll_fb_select" value="direct_fb" />
  <parameter name="hssi_refclk_divider_term_tristate" value="tristate_off" />
  <parameter name="enable_pcie_clk" value="0" />
  <parameter name="dbg_capability_reg_enable" value="1" />
  <parameter name="hssi_pma_cgb_master_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="hssi_pma_lc_refclk_select_mux_silicon_rev" value="20nm3" />
  <parameter name="atx_pll_lf_ripplecap" value="lf_ripple_cap_0" />
  <parameter name="dbg_stat_soft_logic_enable" value="1" />
  <parameter name="atx_pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting1" />
  <parameter name="atx_pll_f_max_tank_2" value="14400000000 Hz" />
  <parameter name="atx_pll_f_max_tank_1" value="11400000000 Hz" />
  <parameter name="atx_pll_f_max_tank_0" value="8800000000 Hz" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="hssi_pma_cgb_master_observe_cgb_clocks" value="observe_nothing" />
  <parameter
     name="pll_setting"
     value="refclk {333.333333 MHz} m_cnt 15 n_cnt 1 l_cnt 2 k_cnt 1 l_cascade 1 l_cascade_predivider 1 outclk {5000.0 MHz}" />
  <parameter name="lc_refclk_select" value="0" />
  <parameter name="rcfg_debug" value="0" />
  <parameter name="atx_pll_vccdreg_fb" value="vreg_fb8" />
  <parameter name="atx_pll_prot_mode" value="basic_tx" />
  <parameter name="atx_pll_n_counter_scratch" value="1" />
  <parameter name="atx_pll_vco_bypass_enable" value="false" />
  <parameter name="atx_pll_datarate" value="10000000000 bps" />
  <parameter name="atx_pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="enable_fb_comp_bonding" value="0" />
  <parameter name="atx_pll_lc_to_fpll_l_counter" value="lcounter_setting0" />
  <parameter name="hssi_pma_cgb_master_input_select_gen3" value="unused" />
  <parameter
     name="gui_parameter_list"
     value="K counter (valid in fractional mode),L counter (valid in non-cascade mode),M counter,N counter,L cascade predivider/VCO divider(valid in cascade mode) ,L cascade counter (valid in cascade mode),PLL output frequency,vco_freq,datarate" />
  <parameter name="atx_pll_fpll_refclk_selection" value="select_vco_output" />
  <parameter name="atx_pll_m_counter" value="15" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_expected_voltage" value="0" />
  <parameter name="select_manual_config" value="false" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="atx_pll_vccdreg_fw" value="vreg_fw5" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch0_src"
     value="scratch0_src_lvpecl" />
  <parameter name="atx_pll_f_max_vco_fractional" value="0 hz" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="atx_pll_lf_resistance" value="lf_setting1" />
  <parameter name="hssi_refclk_divider_silicon_rev" value="20nm3" />
  <parameter name="support_mode" value="user_mode" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\a10_xcvr_atx_pll.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\system_bd_altera_xcvr_atx_pll_a10_181_tugmjny.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_opt_logic_tugmjny.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\a10_xcvr_atx_pll.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\system_bd_altera_xcvr_atx_pll_a10_181_tugmjny.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_opt_logic_tugmjny.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_adi_jesd204_10_a5iqoiy" as="lane_pll" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_atx_pll_a10_181_tugmjny"</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
 <entity kind="axi_jesd204_tx" version="1.0" name="axi_jesd204_tx">
  <parameter name="NUM_LANES" value="4" />
  <parameter name="ID" value="0" />
  <parameter name="NUM_LINKS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\axi_jesd204_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\axi_jesd204_tx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\jesd204_up_tx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\jesd204_up_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\jesd204_up_sysref.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\sync_data.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\util_cdc_constr.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\axi_jesd204_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\axi_jesd204_tx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\jesd204_up_tx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\jesd204_up_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\jesd204_up_sysref.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\sync_data.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\util_cdc_constr.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_tx_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/jesd204/axi_jesd204_tx/axi_jesd204_tx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_adi_jesd204_10_a5iqoiy" as="axi_jesd204_tx" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: axi_jesd204_tx"</message>
  </messages>
 </entity>
 <entity kind="jesd204_tx" version="1.0" name="jesd204_tx">
  <parameter name="NUM_LANES" value="4" />
  <parameter name="NUM_LINKS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\jesd204_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\jesd204_tx_ctrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\jesd204_tx_lane.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\jesd204_tx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\jesd204_eof_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\jesd204_lmfc.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\jesd204_scrambler.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\util_cdc_constr.tcl"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\jesd204_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\jesd204_tx_ctrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\jesd204_tx_lane.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\jesd204_tx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\jesd204_eof_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\jesd204_lmfc.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\jesd204_scrambler.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_tx_10\synth\util_cdc_constr.tcl"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_tx/jesd204_tx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_adi_jesd204_10_a5iqoiy" as="jesd204_tx" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: jesd204_tx"</message>
  </messages>
 </entity>
 <entity kind="util_adcfifo" version="1.0" name="alt_mem_asym">
  <parameter name="A_ADDRESS_WIDTH" value="0" />
  <parameter name="B_DATA_WIDTH" value="128" />
  <parameter name="A_DATA_WIDTH" value="128" />
  <parameter name="B_ADDRESS_WIDTH" value="16" />
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_adcfifo_10\synth\alt_mem_asym.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_adcfifo_10\synth\alt_mem_asym_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_adcfifo_10\synth\alt_mem_asym.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\util_adcfifo_10\synth\alt_mem_asym_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="util_adcfifo" as="alt_mem_asym" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_vay5xwy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_tvjdyoy"</message>
  </messages>
 </entity>
 <entity
   kind="jesd204_phy"
   version="1.0"
   name="system_bd_jesd204_phy_10_yzziaaq">
  <parameter name="LANE_RATE" value="10000.0" />
  <parameter name="LANE_INVERT" value="0" />
  <parameter name="AUTO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="SOFT_PCS" value="true" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="REGISTER_INPUTS" value="0" />
  <parameter name="REFCLK_FREQUENCY" value="333.333333" />
  <parameter name="ID" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="TX_OR_RX_N" value="false" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_yzziaaq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_yzziaaq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_yzziaaq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_yzziaaq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd_adi_jesd204_10_wp44ijy" as="phy" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_jesd204_phy_10_yzziaaq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_jqrxabi"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_rx"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_glue"</message>
  </messages>
 </entity>
 <entity kind="axi_jesd204_rx" version="1.0" name="axi_jesd204_rx">
  <parameter name="NUM_LANES" value="4" />
  <parameter name="ID" value="0" />
  <parameter name="NUM_LINKS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\axi_jesd204_rx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\axi_jesd204_rx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\jesd204_up_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\jesd204_up_rx_lane.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\jesd204_up_ilas_mem.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\jesd204_up_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\jesd204_up_sysref.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\sync_data.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\util_cdc_constr.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\axi_jesd204_rx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\axi_jesd204_rx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\jesd204_up_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\jesd204_up_rx_lane.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\jesd204_up_ilas_mem.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\jesd204_up_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\jesd204_up_sysref.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\sync_data.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\util_cdc_constr.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\axi_jesd204_rx_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/jesd204/axi_jesd204_rx/axi_jesd204_rx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_adi_jesd204_10_wp44ijy" as="axi_jesd204_rx" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: axi_jesd204_rx"</message>
  </messages>
 </entity>
 <entity kind="jesd204_rx" version="1.0" name="jesd204_rx">
  <parameter name="NUM_LANES" value="4" />
  <parameter name="NUM_LINKS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_rx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\align_mux.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\elastic_buffer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_ilas_monitor.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_lane_latency_monitor.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_rx_cgs.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_rx_ctrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_rx_lane.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_rx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_eof_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_lmfc.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_scrambler.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\pipeline_stage.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_rx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\align_mux.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\elastic_buffer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_ilas_monitor.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_lane_latency_monitor.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_rx_cgs.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_rx_ctrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_rx_lane.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_rx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_eof_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_lmfc.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\jesd204_scrambler.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_rx_10\synth\pipeline_stage.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_rx/jesd204_rx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_adi_jesd204_10_wp44ijy" as="jesd204_rx" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: jesd204_rx"</message>
  </messages>
 </entity>
 <entity kind="avl_dacfifo" version="1.0" name="alt_mem_asym_wr">
  <parameter name="A_ADDRESS_WIDTH" value="12" />
  <parameter name="B_DATA_WIDTH" value="512" />
  <parameter name="A_DATA_WIDTH" value="128" />
  <parameter name="B_ADDRESS_WIDTH" value="8" />
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\alt_mem_asym_wr.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\alt_mem_asym_wr_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\alt_mem_asym_wr.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\alt_mem_asym_wr_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="avl_dacfifo" as="alt_mem_asym_wr" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym_wr"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_7c4hvii"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_yqcukcq"</message>
  </messages>
 </entity>
 <entity kind="avl_dacfifo" version="1.0" name="alt_mem_asym_rd">
  <parameter name="A_ADDRESS_WIDTH" value="0" />
  <parameter name="B_DATA_WIDTH" value="128" />
  <parameter name="A_DATA_WIDTH" value="512" />
  <parameter name="B_ADDRESS_WIDTH" value="12" />
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\alt_mem_asym_rd.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\alt_mem_asym_rd_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\alt_mem_asym_rd.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\alt_mem_asym_rd_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="avl_dacfifo" as="alt_mem_asym_rd" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym_rd"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_ommashy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_3tckbay"</message>
  </messages>
 </entity>
 <entity kind="avl_dacfifo" version="1.0" name="alt_mem_asym_bypass">
  <parameter name="A_ADDRESS_WIDTH" value="10" />
  <parameter name="B_DATA_WIDTH" value="128" />
  <parameter name="A_DATA_WIDTH" value="128" />
  <parameter name="B_ADDRESS_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\alt_mem_asym_bypass.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\alt_mem_asym_bypass_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\alt_mem_asym_bypass.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\avl_dacfifo_10\synth\alt_mem_asym_bypass_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="avl_dacfifo" as="alt_mem_asym_bypass" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym_bypass"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_wryanuq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_sebxbea"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif_arch_nf"
   version="18.1"
   name="system_bd_altera_emif_arch_nf_181_s254kwy">
  <parameter name="BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR_DIFF_CHIP" value="3" />
  <parameter name="CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC" value="11" />
  <parameter name="PHY_DDR4_DATA_IN_MODE_ENUM" value="IN_OCT_120_CAL" />
  <parameter name="DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR4_RTT_PARK" value="DDR4_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_QDR2_STARTING_VREFIN" value="70.0" />
  <parameter name="DIAG_DDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_QDR4_USE_ADDR_PARITY" value="false" />
  <parameter name="MEM_DDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
  <parameter name="SEC_HMC_CFG_DDR4_MPS_ADDR_MIRROR" value="0" />
  <parameter name="SEC_HMC_CFG_TCL" value="12" />
  <parameter name="PHY_RLD3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR2_RDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_VERBOSE_IOAUX" value="false" />
  <parameter name="PORT_AFI_BWS_N_WIDTH" value="1" />
  <parameter name="PHY_DDR4_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_12" />
  <parameter name="MEM_LPDDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_RLD2_DK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_CKE_WIDTH" value="1" />
  <parameter name="CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="PORT_MEM_Q_WIDTH" value="1" />
  <parameter name="PORT_MEM_RPS_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter
     name="CTRL_RLD3_ADDR_ORDER_ENUM"
     value="RLD3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="MEM_RLD2_TCKH_CYC" value="0.45" />
  <parameter name="MEM_DDR3_TIS_PS" value="60" />
  <parameter name="MEM_DDR3_TIH_PS" value="95" />
  <parameter name="MEM_READ_LATENCY" value="12.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TCCD_S_CYC" value="4" />
  <parameter name="PORT_MEM_DQS_PINLOC_8" value="0" />
  <parameter name="PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQS_PINLOC_7" value="0" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="PORT_MEM_RAS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_6" value="0" />
  <parameter name="BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_DQS_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_TTL_ADDR_WIDTH" value="1" />
  <parameter name="PINS_C2L_DRIVEN_8" value="0" />
  <parameter name="PINS_C2L_DRIVEN_9" value="0" />
  <parameter name="PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RLD2_DQ_PER_RD_GROUP" value="9" />
  <parameter name="PORT_MEM_RM_WIDTH" value="1" />
  <parameter name="PLL_DISALLOW_EXTRA_CLKS" value="false" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_AC_NS" value="0.18" />
  <parameter name="SILICON_REV" value="20nm3" />
  <parameter name="PRI_HMC_CFG_SLOT_ROTATE_EN" value="0" />
  <parameter name="PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PINS_INVERT_OE_12" value="0" />
  <parameter name="PRI_HMC_CFG_MEM_IF_BANKADDR_WIDTH" value="bank_width_2" />
  <parameter name="PINS_INVERT_OE_10" value="0" />
  <parameter name="PINS_INVERT_OE_11" value="0" />
  <parameter name="SEC_HMC_CFG_MEM_IF_BGADDR_WIDTH" value="bg_width_1" />
  <parameter name="DIAG_FAST_SIM" value="true" />
  <parameter
     name="PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter
     name="MEM_DDR4_FINE_GRANULARITY_REFRESH"
     value="DDR4_FINE_REFRESH_FIXED_1X" />
  <parameter name="PHY_DDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_MR" value="0" />
  <parameter name="PLL_ADD_EXTRA_CLKS" value="0" />
  <parameter name="PINS_C2L_DRIVEN_0" value="251457486" />
  <parameter name="PINS_C2L_DRIVEN_1" value="259007" />
  <parameter name="PHY_QDR4_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_C2L_DRIVEN_2" value="234881024" />
  <parameter name="PINS_C2L_DRIVEN_3" value="1060893631" />
  <parameter name="PINS_C2L_DRIVEN_4" value="4046" />
  <parameter name="PINS_C2L_DRIVEN_5" value="0" />
  <parameter name="PINS_C2L_DRIVEN_6" value="0" />
  <parameter name="PINS_C2L_DRIVEN_7" value="0" />
  <parameter name="PLL_SIM_PHYCLK_0_FREQ_PS" value="1888" />
  <parameter name="MEM_DDR4_MPR_READ_FORMAT" value="DDR4_MPR_READ_FORMAT_SERIAL" />
  <parameter name="PHY_QDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_RLD3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_DFT_NF_CORE_CLK_BUF_OUT_WIDTH" value="2" />
  <parameter name="MEM_DDR4_VREFDQ_TRAINING_VALUE" value="74.9" />
  <parameter name="PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS" />
  <parameter name="PHY_RLD3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT" value="25" />
  <parameter name="BOARD_DDR4_TIS_DERATING_PS" value="0" />
  <parameter name="DIAG_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TWTR_L_CYC" value="4" />
  <parameter name="MEM_DDR3_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="BOARD_DDR4_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PHY_RLD2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_WTCL" value="10" />
  <parameter name="BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR4_PER_DRAM_ADDR" value="false" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_READDATA_WIDTH" value="8" />
  <parameter name="MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_RM_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DBI_N_WIDTH" value="8" />
  <parameter name="BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_RM_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_CFG_N_WIDTH" value="1" />
  <parameter name="MEM_QDR4_TCKQK_MAX_PS" value="225" />
  <parameter name="PORT_MEM_RM_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_0" value="16781320" />
  <parameter name="PORT_AFI_CS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_2" value="130138212" />
  <parameter name="SEC_HMC_CFG_GEAR_DOWN_EN" value="disable" />
  <parameter name="PORT_MEM_DINVA_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_1" value="92315676" />
  <parameter name="SEC_HMC_CFG_SLOT_ROTATE_EN" value="0" />
  <parameter name="PHY_TARGET_IS_ES3" value="false" />
  <parameter name="MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
  <parameter name="PHY_TARGET_IS_ES2" value="false" />
  <parameter name="PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1067.0" />
  <parameter name="PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_AFI_RDATA_DBI_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_COL_ADDR_WIDTH" value="10" />
  <parameter name="DIAG_QDR2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="BOARD_LPDDR3_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="DIAG_DDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="EX_DESIGN_GUI_RLD2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
  <parameter name="DIAG_LPDDR3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
  <parameter name="MEM_QDR2_DATA_PER_DEVICE" value="36" />
  <parameter name="SEC_HMC_CFG_ZQCS_TO_VALID" value="65" />
  <parameter name="BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT" value="25" />
  <parameter name="PORT_CTRL_MMR_SLAVE_RDATA_WIDTH" value="32" />
  <parameter name="PHY_HMC_CLK_RATIO" value="2" />
  <parameter name="BOARD_LPDDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="PORT_MEM_CAS_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_DATA_LATENCY" value="LPDDR3_DL_RL12_WL6" />
  <parameter name="BOARD_RLD3_RCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_AC_PAR_EN" value="false" />
  <parameter name="C2P_P2C_CLK_RATIO" value="4" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD_DIFF_BG" value="13" />
  <parameter name="SEQ_SIM_CPU_CLK_DIVIDE" value="1" />
  <parameter name="DIAG_DDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_PS" value="5500" />
  <parameter name="BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_QDR4_SPEEDBIN_ENUM" value="QDR4_SPEEDBIN_2133" />
  <parameter name="MEM_QDR4_AC_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="NUM_OF_HMC_PORTS" value="1" />
  <parameter name="DIAG_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PRI_HMC_CFG_ENABLE_ECC" value="disable" />
  <parameter name="PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD_DIFF_BG" value="2" />
  <parameter name="SEC_HMC_CFG_REORDER_DATA" value="enable" />
  <parameter name="MEM_DDR3_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_DB_DQ_DRV_ENUM" value="DDR4_DB_DRV_STR_RZQ_7" />
  <parameter name="MEM_DDR3_TDSS_CYC" value="0.18" />
  <parameter name="SEC_HMC_CFG_SLOT_OFFSET" value="2" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_DDR3_TREFI_US" value="7.8" />
  <parameter name="DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="SEC_HMC_CFG_MRS_TO_VALID" value="7" />
  <parameter name="MEM_DDR4_TWLH_PS" value="108.0" />
  <parameter name="PLL_N_CNT_HIGH" value="256" />
  <parameter name="MEM_DDR3_TDSH_CYC" value="0.18" />
  <parameter name="BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="DIAG_DDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_CFG_N_PINLOC_0" value="0" />
  <parameter name="DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PORT_CAL_DEBUG_WDATA_WIDTH" value="32" />
  <parameter name="MEM_QDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_1" value="0" />
  <parameter name="SEC_HMC_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_4" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
  <parameter
     name="CTRL_DDR3_ADDR_ORDER_ENUM"
     value="DDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="SEQ_SYNTH_CAL_CLK_DIVIDE" value="8" />
  <parameter name="PINS_DB_IN_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
  <parameter name="SEC_HMC_CFG_DQSTRK_TO_VALID" value="4" />
  <parameter name="MEM_DDR4_TWLS_PS" value="108.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
  <parameter name="PRI_RDATA_TILE_INDEX" value="1" />
  <parameter name="MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PRI_HMC_CFG_SRF_ENTRY_EXIT_BLOCK" value="presrfexit" />
  <parameter name="SEC_HMC_CFG_ENABLE_ECC" value="disable" />
  <parameter name="DIAG_QDR2_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR3_TFAW_CYC" value="27" />
  <parameter name="BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PRI_AC_TILE_INDEX" value="1" />
  <parameter name="MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PRI_HMC_CFG_SLOT_OFFSET" value="2" />
  <parameter name="PRI_HMC_CFG_OPEN_PAGE_EN" value="enable" />
  <parameter name="CTRL_DDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR3_SPEEDBIN_ENUM" value="DDR3_SPEEDBIN_2133" />
  <parameter name="PRI_HMC_CFG_PCH_TO_VALID" value="8" />
  <parameter name="MEM_DDR4_TQSH_CYC" value="0.4" />
  <parameter name="DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE" value="false" />
  <parameter name="PORT_CTRL_AMM_WDATA_WIDTH" value="512" />
  <parameter name="LANES_USAGE_1" value="5" />
  <parameter name="LANES_USAGE_0" value="765762413" />
  <parameter name="PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="LANES_USAGE_3" value="0" />
  <parameter name="LANES_USAGE_2" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_4" value="0" />
  <parameter name="CTRL_DDR3_MMR_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_TRRD_CYC" value="8" />
  <parameter name="PRI_HMC_CFG_ACT_TO_RDWR" value="7" />
  <parameter name="PORT_AFI_CA_WIDTH" value="1" />
  <parameter name="PHY_DDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_DATA_IN_MODE_AUTOGEN_WCNT" value="39" />
  <parameter name="PORT_MEM_DM_PINLOC_7" value="0" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PORT_MEM_DM_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_LDB_N_PINLOC_0" value="0" />
  <parameter name="PLL_M_CNT_LOW" value="2" />
  <parameter name="PHY_QDR2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_1" value="0" />
  <parameter
     name="DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TTL_DM_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_4" value="0" />
  <parameter name="PHY_RLD2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="PORT_MEM_D_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_1" value="0" />
  <parameter name="PHY_TARGET_SPEEDGRADE" value="E2" />
  <parameter name="PHY_RLD3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
  <parameter name="PORT_MEM_D_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_6" value="0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_DEVICE_DEPTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_9" value="0" />
  <parameter name="PHY_LPDDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CENTER_TIDS_1" value="0" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="CENTER_TIDS_2" value="0" />
  <parameter name="MEM_RLD2_DEVICE_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
  <parameter name="MEM_DDR3_CFG_GEN_SBE" value="false" />
  <parameter name="HMC_TIDS_1" value="0" />
  <parameter name="HMC_TIDS_0" value="5511685" />
  <parameter name="BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR3_TTL_CS_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PHY_CORE_CLKS_SHARING_ENUM" value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_HAS_SIM_SUPPORT" value="true" />
  <parameter name="MEM_QDR2_WIDTH_EXPANDED" value="false" />
  <parameter name="CENTER_TIDS_0" value="5249028" />
  <parameter name="HMC_TIDS_2" value="0" />
  <parameter name="MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR4_TTL_DQ_WIDTH" value="64" />
  <parameter name="PORT_AFI_BG_WIDTH" value="1" />
  <parameter name="MEM_DDR4_SPEEDBIN_ENUM" value="DDR4_SPEEDBIN_2400" />
  <parameter name="CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_RD_ODT_ON" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_0" value="0" />
  <parameter name="PLL_M_CNT_EVEN_DUTY_EN" value="false" />
  <parameter name="PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PORT_MEM_DOFF_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PORT_MEM_DQ_PINLOC_9" value="45131815" />
  <parameter name="PORT_MEM_DQ_PINLOC_8" value="39883810" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_110" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_7" value="34635807" />
  <parameter name="MEM_LPDDR3_TDSS_CYC" value="0.2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_111" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_6" value="31484954" />
  <parameter name="EX_DESIGN_GUI_QDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_112" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_5" value="26236949" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_113" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_4" value="20990994" />
  <parameter name="DIAG_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_114" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_3" value="15742989" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_115" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_2" value="10494984" />
  <parameter name="PORT_MEM_DQ_PINLOC_1" value="7346179" />
  <parameter name="PORT_MEM_DQ_PINLOC_0" value="2098240" />
  <parameter name="CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_DDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_AFI_WDATA_DBI_N_WIDTH" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_116" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_1" value="0" />
  <parameter name="MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_117" value="0" />
  <parameter name="SEC_HMC_CFG_MRR_TO_VALID" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_0" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_118" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_3" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_119" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_US" value="3.9" />
  <parameter name="PORT_MEM_C_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_4" value="0" />
  <parameter name="MEM_RLD3_TIS_AC_MV" value="150" />
  <parameter name="PLL_VCO_TO_MEM_CLK_FREQ_RATIO" value="1" />
  <parameter name="MEM_DDR4_R_ODT0_2X2" value="off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_120" value="0" />
  <parameter name="PHY_DDR3_CAL_ADDR1" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_121" value="0" />
  <parameter name="PHY_DDR3_CAL_ADDR0" value="0" />
  <parameter name="MEM_RLD2_TWL" value="9" />
  <parameter name="MEM_LPDDR3_TDH_DC_MV" value="100" />
  <parameter name="BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_122" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_123" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_124" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_125" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_126" value="0" />
  <parameter name="MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
  <parameter name="BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="EX_DESIGN_GUI_DDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT0_1X1" value="on" />
  <parameter name="SEC_HMC_CFG_POWER_SAVING_EXIT_CYC" value="3" />
  <parameter name="SEQ_SIM_CAL_CLK_DIVIDE" value="32" />
  <parameter name="MEM_LPDDR3_R_ODT0_1X1" value="off" />
  <parameter name="PHY_DDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
  <parameter name="HMC_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PLL_C_CNT_PRST_0" value="1" />
  <parameter name="PLL_C_CNT_PRST_1" value="1" />
  <parameter name="PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
  <parameter name="PLL_C_CNT_PRST_2" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_127" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_PRST_3" value="1" />
  <parameter
     name="MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
     value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_128" value="0" />
  <parameter name="PLL_C_CNT_PRST_4" value="1" />
  <parameter name="PORT_MEM_DK_N_PINLOC_2" value="0" />
  <parameter name="PLL_C_CNT_PRST_5" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_1" value="0" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_REG_ADDR_WIDTH" value="9" />
  <parameter name="PLL_C_CNT_PRST_6" value="1" />
  <parameter name="PLL_C_CNT_PRST_7" value="1" />
  <parameter name="DIAG_RLD2_ABSTRACT_PHY" value="false" />
  <parameter name="PLL_C_CNT_PRST_8" value="1" />
  <parameter name="PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT_DIFF_BG" value="2" />
  <parameter name="PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="PORT_MEM_DK_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_5" value="0" />
  <parameter name="PHY_QDR2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_QDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TFAW_NS" value="25.0" />
  <parameter name="BOARD_LPDDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_WPS_N_PINLOC_0" value="0" />
  <parameter name="PRI_RDATA_LANE_INDEX" value="3" />
  <parameter name="EX_DESIGN_GUI_QDR2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_DM_WIDTH" value="1" />
  <parameter name="PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_AFI_DQS_BURST_WIDTH" value="1" />
  <parameter name="PORT_MEM_DKB_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_46" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_47" value="0" />
  <parameter name="PINS_OCT_MODE_12" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_48" value="0" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="PINS_OCT_MODE_11" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_100" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_3" value="0" />
  <parameter name="PINS_OCT_MODE_10" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_101" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_4" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_102" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_5" value="0" />
  <parameter name="MEM_RLD3_QK_WIDTH" value="4" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_103" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_104" value="0" />
  <parameter name="PHY_QDR2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="SEQ_SYNTH_OSC_FREQ_MHZ" value="450" />
  <parameter name="PRI_HMC_CFG_SRF_TO_VALID" value="513" />
  <parameter name="PORT_MEM_DKA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="FAMILY_ENUM" value="FAMILY_ARRIA10" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PHY_DDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_ADDR_WIDTH" value="21" />
  <parameter name="DIAG_BOARD_DELAY_CONFIG_STR" value="" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_105" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_106" value="0" />
  <parameter name="MEM_LPDDR3_TRP_NS" value="18.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_107" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_108" value="0" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_109" value="0" />
  <parameter name="MEM_DDR3_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="DIAG_CPA_OUT_1_EN" value="false" />
  <parameter name="INTERNAL_TESTING_MODE" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BL" value="2" />
  <parameter name="MEM_RLD3_TIS_PS" value="85" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="SEC_HMC_CFG_SHORT_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_DDR4_TCL" value="12" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_QK_WIDTH" value="1" />
  <parameter name="BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_Q_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PRI_HMC_CFG_MRS_TO_VALID" value="7" />
  <parameter name="PHY_DDR4_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="PHY_RLD2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_DB_OUT_BYPASS_11" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_12" value="0" />
  <parameter name="PRI_HMC_CFG_PCH_ALL_TO_VALID" value="8" />
  <parameter name="PHY_RLD2_PING_PONG_EN" value="false" />
  <parameter name="PINS_DB_OUT_BYPASS_10" value="0" />
  <parameter name="PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PRI_HMC_CFG_WR_TO_RD_DIFF_CHIP" value="6" />
  <parameter name="PHY_RLD2_IO_VOLTAGE" value="1.8" />
  <parameter name="MEM_LPDDR3_TQSH_CYC" value="0.38" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_MR3" value="0" />
  <parameter name="MEM_DDR3_MR2" value="0" />
  <parameter name="MEM_DDR3_MR1" value="0" />
  <parameter name="BOARD_RLD3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_MR0" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_1" value="0" />
  <parameter name="MEM_RLD3_TIH_PS" value="65" />
  <parameter name="PINS_PER_LANE" value="12" />
  <parameter name="PORT_MEM_K_N_PINLOC_0" value="0" />
  <parameter name="BOARD_DDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TMRD_CK_CYC" value="4" />
  <parameter name="PORT_MEM_K_N_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_TRL" value="8" />
  <parameter name="PORT_MEM_K_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_3" value="0" />
  <parameter name="DIAG_QDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_QDR2_AVL_SYMBOL_WIDTH" value="9" />
  <parameter
     name="MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
     value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
  <parameter name="MEM_RLD2_TRC" value="8" />
  <parameter name="DIAG_QDR2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_TDS_PS" value="-30" />
  <parameter name="PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_TDH_PS" value="5" />
  <parameter name="PORT_AFI_CFG_N_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PRI_HMC_CFG_SB_CG_DISABLE" value="disable" />
  <parameter name="PORT_MEM_LDA_N_WIDTH" value="1" />
  <parameter name="PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_QDR2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="PORT_MEM_ODT_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR_DIFF_BG" value="5" />
  <parameter
     name="PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_LPDDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="BOARD_QDR2_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_RLD2_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="BOARD_RLD3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PORT_MEM_CQ_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RCD_CKE_IBT_ENUM" value="DDR4_RCD_CKE_IBT_100" />
  <parameter name="BOARD_DDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="MEM_QDR2_BWS_N_PER_DEVICE" value="4" />
  <parameter name="PORT_CAL_MASTER_BYTEEN_WIDTH" value="4" />
  <parameter name="MEM_DDR4_READ_DBI" value="false" />
  <parameter name="MEM_DDR3_TTL_CK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PORT_AFI_LBK1_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="PINS_DB_OE_BYPASS_10" value="0" />
  <parameter name="PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_DB_OE_BYPASS_11" value="0" />
  <parameter name="PORT_MEM_LDA_N_PINLOC_0" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_12" value="0" />
  <parameter name="MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_1" value="4101" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_0" value="6302724" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_3" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_2" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_5" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_4" value="0" />
  <parameter name="MEM_DDR4_RM_WIDTH" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_7" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_6" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_9" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_8" value="0" />
  <parameter name="PORT_MEM_RPS_N_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
  <parameter name="DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
  <parameter name="MEM_DDR4_TDQSCKDS" value="450" />
  <parameter name="MEM_QDR2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PORT_CTRL_ECC_RDATA_ID_WIDTH" value="13" />
  <parameter name="BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDQSCKDL" value="1200" />
  <parameter name="MEM_DDR4_TDQSCKDM" value="900" />
  <parameter name="BOARD_QDR4_CK_SLEW_RATE" value="4.0" />
  <parameter
     name="MEM_DDR4_DB_RTT_PARK_ENUM"
     value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
  <parameter name="PORT_AFI_DM_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_LOW_3" value="3" />
  <parameter name="PLL_C_CNT_LOW_2" value="2" />
  <parameter name="PHY_RLD3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PLL_C_CNT_LOW_1" value="1" />
  <parameter name="PLL_C_CNT_LOW_0" value="2" />
  <parameter name="PINS_RATE_10" value="0" />
  <parameter name="PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_RATE_12" value="0" />
  <parameter name="PINS_RATE_11" value="0" />
  <parameter name="PLL_C_CNT_LOW_8" value="256" />
  <parameter name="PLL_C_CNT_LOW_7" value="256" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PLL_C_CNT_LOW_6" value="256" />
  <parameter name="PLL_C_CNT_LOW_5" value="256" />
  <parameter name="PLL_C_CNT_LOW_4" value="3" />
  <parameter name="PHY_HAS_DCC" value="true" />
  <parameter name="PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PHY_QDR2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_AFI_RDATA_EN_FULL_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_INTERFACE_ID" value="0" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="SEC_HMC_CFG_PDN_PERIOD" value="0" />
  <parameter name="PHY_DDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_QKB_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD_DIFF_CHIP" value="4" />
  <parameter name="PHY_QDR4_CK_IO_STD_ENUM" value="unset" />
  <parameter
     name="EX_DESIGN_GUI_DDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="PORT_MEM_QK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_AFI_RDATA_DINV_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_8" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_7" value="false" />
  <parameter name="PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RD_ODT_PERIOD" value="7" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_6" value="false" />
  <parameter name="MEM_QDR4_DEVICE_DEPTH" value="1" />
  <parameter name="PORT_HPS_EMIF_E2H_GP_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_5" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_4" value="true" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_3" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_QDR2_ADDR_WIDTH" value="19" />
  <parameter name="LANES_USAGE_AUTOGEN_WCNT" value="4" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_2" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_1" value="false" />
  <parameter name="PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DK_N_WIDTH" value="1" />
  <parameter name="PORT_CAL_MASTER_RDATA_WIDTH" value="32" />
  <parameter name="DIAG_DDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_6" value="0.0 MHz" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_7" value="0.0 MHz" />
  <parameter name="PRI_WDATA_TILE_INDEX" value="1" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_4" value="6566 ps" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_5" value="0.0 MHz" />
  <parameter name="EX_DESIGN_GUI_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_1" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_8" value="0.0 MHz" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="PHY_QDR2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_LPDDR3_TDH_DERATING_PS" value="0" />
  <parameter name="PORT_AFI_C_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_D_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PRI_HMC_CFG_GEAR_DOWN_EN" value="disable" />
  <parameter name="PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_MEM_DKA_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3" value="50.0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1" value="50.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_2" value="3752 ps" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0" value="50.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_3" value="6566 ps" />
  <parameter name="DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_0" value="3752 ps" />
  <parameter name="PLL_MAPPED_REFERENCE_CLOCK_FREQUENCY" value="266.75" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_1" value="1876 ps" />
  <parameter name="PORT_AFI_PAR_WIDTH" value="1" />
  <parameter name="PORT_CTRL_AMM_RDATA_WIDTH" value="512" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PHY_RLD2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="BOARD_DDR4_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_2" value="0" />
  <parameter name="AC_PIN_MAP_SCHEME" value="use_0_1_2_lane" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_5" value="0" />
  <parameter name="PORT_CAL_DEBUG_OUT_ADDRESS_WIDTH" value="24" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="PRI_HMC_CFG_MEM_IF_COLADDR_WIDTH" value="col_width_10" />
  <parameter name="BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_DDR3_CS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_TINIT_US" value="500" />
  <parameter name="PHY_RLD3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_DM_EN" value="true" />
  <parameter name="PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="PLL_MAPPED_VCO_FREQUENCY" value="1067.0 MHz" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_0" value="false" />
  <parameter name="PORT_CAL_DEBUG_OUT_WDATA_WIDTH" value="32" />
  <parameter name="PORT_MEM_DQA_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
  <parameter name="DIAG_QDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TWR_NS" value="15.0" />
  <parameter name="PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TQH_UI" value="0.74" />
  <parameter name="MEM_QDR2_CQ_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_TRP_CYC" value="14" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_3" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_4" value="0 ps" />
  <parameter name="PORT_MEM_WE_N_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_1" value="117 ps" />
  <parameter name="PORT_MEM_WE_N_PINLOC_1" value="0" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_2" value="117 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_0" value="117 ps" />
  <parameter name="PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_DDR4_TRRD_S_CYC" value="4" />
  <parameter
     name="DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PORT_AFI_ACT_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_ODT_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DBI_RD_ENABLE" value="false" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_7" value="0 ps" />
  <parameter name="PLL_VCO_CLK_FREQ_MHZ" value="1067.0" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_8" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_5" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_6" value="0 ps" />
  <parameter name="DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="SEC_HMC_CFG_ARF_TO_VALID" value="140" />
  <parameter name="PORT_MEM_RWB_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PORT_HPS_EMIF_H2E_WIDTH" value="4096" />
  <parameter name="SEC_WDATA_TILE_INDEX" value="1" />
  <parameter name="MEM_DDR4_TCCD_L_CYC" value="4" />
  <parameter name="PHY_RLD3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_ENABLE_SOFT_M20K" value="true" />
  <parameter name="PLL_N_CNT_EVEN_DUTY_EN" value="false" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_LO" value="4" />
  <parameter name="MEM_RLD3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PORT_MEM_CQ_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_CQ_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKB_PINLOC_3" value="0" />
  <parameter name="MEM_LPDDR3_TDSH_CYC" value="0.2" />
  <parameter name="PORT_MEM_QKB_PINLOC_4" value="0" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="PORT_MEM_QKB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QKB_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TWR_CYC" value="12" />
  <parameter name="DIAG_RLD2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_QKB_PINLOC_0" value="0" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_DDR4_ODT_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter
     name="CTRL_DDR4_ADDR_ORDER_ENUM"
     value="DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG" />
  <parameter name="MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="PINS_INVERT_WR_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_DQ_PER_DQS" value="8" />
  <parameter name="PORT_MEM_QKB_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="PHY_QDR4_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PLL_M_CNT_HIGH" value="2" />
  <parameter name="CTRL_LPDDR3_REORDER_EN" value="true" />
  <parameter name="DIAG_DDR3_INTERFACE_ID" value="0" />
  <parameter name="DIAG_USE_CPA_LOCK" value="false" />
  <parameter name="PORT_MEM_QKB_PINLOC_5" value="0" />
  <parameter name="PORT_AFI_RRANK_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
  <parameter name="MEM_DDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD3_TQH_CYC" value="0.38" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_AFI_ODT_WIDTH" value="1" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_RLD3_MULTIBANK_REF_DELAY" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
  <parameter name="CTRL_LPDDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PRI_HMC_CFG_ZQCS_TO_VALID" value="65" />
  <parameter name="MEM_DDR3_TRCD_CYC" value="14" />
  <parameter name="MEM_DDR4_READ_PREAMBLE" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_11" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
  <parameter name="PRI_HMC_CFG_WR_AP_TO_VALID" value="25" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_12" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
  <parameter name="BOARD_QDR2_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_10" value="0" />
  <parameter name="PRI_HMC_CFG_ENABLE_RC" value="enable" />
  <parameter name="PORT_MEM_A_PINLOC_AUTOGEN_WCNT" value="17" />
  <parameter
     name="PHY_FPGA_SPEEDGRADE_GUI"
     value="E2 (Production) - change device under &apos;View&apos;-&gt;&apos;Device Family&apos;" />
  <parameter name="PRI_HMC_CFG_MEM_IF_ROWADDR_WIDTH" value="row_width_16" />
  <parameter name="DIAG_QDR2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PINS_WDB_15" value="0" />
  <parameter name="PINS_WDB_14" value="0" />
  <parameter
     name="MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="PINS_WDB_13" value="54" />
  <parameter name="PINS_WDB_12" value="920202672" />
  <parameter name="PINS_WDB_11" value="920347830" />
  <parameter name="PINS_WDB_10" value="819686802" />
  <parameter name="MEM_DDR4_ALERT_N_AC_LANE" value="0" />
  <parameter name="PHY_DDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_WDB_19" value="0" />
  <parameter name="PINS_WDB_18" value="0" />
  <parameter name="PINS_WDB_17" value="0" />
  <parameter name="PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="266.75" />
  <parameter name="DIAG_RLD3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PINS_WDB_16" value="0" />
  <parameter name="MEM_LPDDR3_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_WR_AP_TO_VALID" value="25" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PRI_HMC_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="MEM_RLD3_DM_EN" value="true" />
  <parameter name="MEM_DDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR3_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PINS_WDB_26" value="0" />
  <parameter name="PORT_MEM_REF_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PINS_WDB_25" value="0" />
  <parameter name="MEM_DDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_QDR4_ADDR_INV_ENA" value="false" />
  <parameter name="PINS_WDB_24" value="0" />
  <parameter name="PINS_WDB_23" value="0" />
  <parameter name="BOARD_DDR3_TDS_DERATING_PS" value="0" />
  <parameter name="PINS_WDB_22" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PINS_WDB_21" value="0" />
  <parameter name="DIAG_DDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PINS_WDB_20" value="0" />
  <parameter name="MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
  <parameter name="CTRL_DDR4_MMR_EN" value="false" />
  <parameter name="PINS_WDB_29" value="0" />
  <parameter name="PINS_WDB_28" value="0" />
  <parameter name="OCT_SIZE" value="2" />
  <parameter name="MEM_DDR4_TTL_ADDR_WIDTH" value="17" />
  <parameter name="PINS_WDB_27" value="0" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ3" value="61440" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ2" value="3840" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ1" value="240" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ0" value="15" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="MEM_DDR4_TIH_DC_MV" value="75" />
  <parameter name="PINS_WDB_37" value="0" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="PINS_WDB_36" value="0" />
  <parameter name="PINS_WDB_35" value="0" />
  <parameter name="BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PINS_WDB_34" value="0" />
  <parameter name="PINS_WDB_33" value="0" />
  <parameter name="PINS_WDB_32" value="0" />
  <parameter name="BOARD_RLD3_TIH_DERATING_PS" value="0" />
  <parameter name="PINS_WDB_31" value="0" />
  <parameter name="DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PINS_WDB_30" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_5" value="0" />
  <parameter name="PINS_WDB_38" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PORT_MEM_CS_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_0" value="51201" />
  <parameter name="BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_TDS_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_LPDDR3_TFAW_NS" value="50.0" />
  <parameter name="PRI_HMC_CFG_SRF_TO_ZQ_CAL" value="449" />
  <parameter name="SEC_HMC_CFG_MPS_EXIT_CKE_TO_CS" value="6" />
  <parameter name="PORT_AFI_RPS_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_TDH_PS" value="100" />
  <parameter name="MEM_QDR2_TCQD_NS" value="0.09" />
  <parameter name="PHY_QDR2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_AREF_PROTOCOL_ENUM" value="RLD3_AREF_BAC" />
  <parameter name="PORT_AFI_CAS_N_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_ACT_TO_RDWR" value="7" />
  <parameter name="PHY_QDR2_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_DDR4_RANKS_PER_DIMM" value="1" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PHY_USERMODE_OCT" value="false" />
  <parameter name="PORT_MEM_PE_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PORT_MEM_CA_PINLOC_AUTOGEN_WCNT" value="17" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PRI_HMC_CFG_MPS_EXIT_CKE_TO_CS" value="6" />
  <parameter name="CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_TDS_PS" value="75" />
  <parameter name="SEC_HMC_CFG_MPS_TO_VALID" value="768" />
  <parameter name="PORT_MEM_AP_PINLOC_0" value="0" />
  <parameter name="PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD3_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_TCL" value="14" />
  <parameter name="BOARD_RLD3_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TDQSQ_PS" value="66" />
  <parameter name="MEM_LPDDR3_TWLH_PS" value="175.0" />
  <parameter name="BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_QDR2_K_WIDTH" value="1" />
  <parameter name="PINS_OCT_MODE_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODTN" value="," />
  <parameter name="MEM_DDR3_TIS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TRCD_NS" value="13.09" />
  <parameter name="MEM_DDR4_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_WRITE_CMD_LATENCY" value="5" />
  <parameter name="MEM_QDR2_TSA_NS" value="0.23" />
  <parameter name="SEC_HMC_CFG_LOCAL_IF_CS_WIDTH" value="cs_width_0" />
  <parameter name="PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_RLD3_DQ_PER_RD_GROUP" value="9" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_DDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0" value="117.15089034676663" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1" value="117.15089034676663" />
  <parameter name="MEM_QDR4_ADDR_WIDTH" value="21" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2" value="117.15089034676663" />
  <parameter name="PHY_RLD2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5" value="0.0" />
  <parameter name="MEM_DDR4_TRP_NS" value="13.32" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8" value="0.0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="REGISTER_AFI" value="true" />
  <parameter name="MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
  <parameter name="MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PORT_CTRL_ECC_READ_INFO_WIDTH" value="3" />
  <parameter name="PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_MPS_EXIT_CS_TO_CKE" value="5" />
  <parameter name="PORT_AFI_AP_WIDTH" value="1" />
  <parameter name="PHY_DDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR2_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_REORDER_READ" value="enable" />
  <parameter name="MEM_DDR4_RCD_ODT_IBT_ENUM" value="DDR4_RCD_ODT_IBT_100" />
  <parameter name="SEC_HMC_CFG_MEM_IF_BANKADDR_WIDTH" value="bank_width_2" />
  <parameter name="PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="SEC_HMC_CFG_ARBITER_TYPE" value="twot" />
  <parameter name="MEM_RLD2_DM_WIDTH" value="1" />
  <parameter name="PORT_CAL_MASTER_WDATA_WIDTH" value="32" />
  <parameter name="MEM_DDR3_W_ODT0_1X1" value="on" />
  <parameter name="CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
  <parameter name="MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PINS_C2L_DRIVEN_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT0" value="," />
  <parameter name="MEM_DDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT2" value="," />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT1" value="," />
  <parameter name="MEM_LPDDR3_TWLS_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT3" value="," />
  <parameter name="PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_COL_CMD_SLOT" value="2" />
  <parameter name="PHY_DDR3_PING_PONG_EN" value="false" />
  <parameter
     name="EX_DESIGN_GUI_DDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
  <parameter name="BOARD_QDR4_RCLK_ISI_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_MPS_EXIT_CS_TO_CKE" value="5" />
  <parameter name="PHY_REF_CLK_FREQ_MHZ" value="266.75" />
  <parameter name="MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="DIAG_DDR4_INTERFACE_ID" value="0" />
  <parameter name="PLL_SIM_PHYCLK_FB_FREQ_PS" value="3776" />
  <parameter name="PHY_QDR2_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PORT_MEM_PAR_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PINS_DB_IN_BYPASS_10" value="0" />
  <parameter name="SEC_HMC_CFG_SB_CG_DISABLE" value="disable" />
  <parameter name="DIAG_RLD3_INTERFACE_ID" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_11" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_12" value="0" />
  <parameter name="BOARD_RLD3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_DDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PORT_MEM_QKB_WIDTH" value="1" />
  <parameter name="PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_0" value="50177" />
  <parameter name="PHY_RLD3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TDQSCKDS" value="450" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="MEM_DDR3_TDQSCKDM" value="900" />
  <parameter name="PORT_AFI_RAS_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TDQSCKDL" value="1200" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="SEQ_SYNTH_CPU_CLK_DIVIDE" value="2" />
  <parameter name="CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DATA_CALIBRATED_OCT" value="true" />
  <parameter name="PHY_QDR4_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_10" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_11" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_12" value="0" />
  <parameter name="DIAG_RLD3_BYPASS_USER_STAGE" value="true" />
  <parameter name="SEC_HMC_CFG_ROW_CMD_SLOT" value="1" />
  <parameter name="PHY_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="BOARD_DDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="SEC_HMC_CFG_RD_AP_TO_VALID" value="13" />
  <parameter name="MEM_LPDDR3_DQS_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_WR_ODT_PERIOD" value="6" />
  <parameter name="SEC_HMC_CFG_PERIOD_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="CTRL_DDR4_STARVE_LIMIT" value="10" />
  <parameter name="BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="SEC_HMC_CFG_RD_ODT_PERIOD" value="7" />
  <parameter name="SEC_HMC_CFG_WR_TO_PCH" value="18" />
  <parameter name="BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="0" />
  <parameter name="PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="0" />
  <parameter name="PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="0" />
  <parameter name="CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR_DIFF_BG" value="2" />
  <parameter name="MEM_DDR4_TDQSQ_UI" value="0.17" />
  <parameter name="PORT_MEM_QKA_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PORT_AFI_WDATA_DINV_WIDTH" value="1" />
  <parameter name="PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
  <parameter name="MEM_RLD3_DEVICE_DEPTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PRI_HMC_CFG_DDR4_MPS_ADDR_MIRROR" value="0" />
  <parameter name="PORT_CAL_DEBUG_OUT_BYTEEN_WIDTH" value="4" />
  <parameter name="CTRL_LPDDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_REORDER_EN" value="true" />
  <parameter name="BOARD_DDR4_RDATA_ISI_NS" value="0.075" />
  <parameter name="PRI_HMC_CFG_MPR_TO_VALID" value="16" />
  <parameter name="PORT_MEM_DINVB_WIDTH" value="1" />
  <parameter name="CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="SEC_HMC_CFG_WR_ODT_ON" value="0" />
  <parameter name="PORT_MEM_WE_N_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_20" value="0" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_11" value="0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_14" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_15" value="0" />
  <parameter name="MEM_RLD3_DATA_LATENCY_MODE_ENUM" value="RLD3_DL_RL16_WL17" />
  <parameter name="PORT_MEM_DQA_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_19" value="0" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR" value="5" />
  <parameter name="MEM_DDR4_TDQSCK_DERV_PS" value="2" />
  <parameter name="MEM_DDR4_CKE_PER_DIMM" value="1" />
  <parameter name="PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_MEM_CLK_FREQ_MHZ" value="1067.0" />
  <parameter name="BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="MEM_QDR2_BWS_EN" value="true" />
  <parameter name="PRI_HMC_CFG_WR_TO_RD" value="13" />
  <parameter name="DIAG_QDR2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TQSH_CYC" value="0.4" />
  <parameter name="MEM_DDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="BOARD_DDR3_TIH_DERATING_PS" value="0" />
  <parameter name="CTRL_DDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_RLD3_TQKQ_MAX_PS" value="75" />
  <parameter
     name="PHY_RLD3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_QDR4_DATA_INV_ENA" value="true" />
  <parameter name="PINS_RATE_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_DDR4_RCD_CA_IBT_ENUM" value="DDR4_RCD_CA_IBT_100" />
  <parameter name="MEM_DDR4_R_ODT0_1X1" value="off" />
  <parameter name="DIAG_RLD3_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_TTL_BANK_ADDR_WIDTH" value="2" />
  <parameter name="DIAG_RLD2_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RLD2_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_CONFIG_ENUM" value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
  <parameter name="PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DINV_WIDTH" value="4" />
  <parameter name="MEM_LPDDR3_TMRR_CK_CYC" value="4" />
  <parameter name="PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_TRAS_CYC" value="35" />
  <parameter name="PHY_RLD2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="DIAG_BYPASS_USER_STAGE" value="true" />
  <parameter name="BOARD_LPDDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PORT_MEM_QKA_N_WIDTH" value="1" />
  <parameter name="PHY_DDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_RLD3_TDH_DC_MV" value="100" />
  <parameter name="PRI_HMC_CFG_16_ACT_TO_ACT" value="0" />
  <parameter name="PORT_MEM_CQ_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PORT_AFI_RM_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TWR_CYC" value="16" />
  <parameter name="BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_0" value="0" />
  <parameter name="DIAG_ABSTRACT_PHY_RLAT" value="15" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR" value="2" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="false" />
  <parameter name="PLL_M_CNT_BYPASS_EN" value="false" />
  <parameter name="DIAG_FAST_SIM_OVERRIDE" value="FAST_SIM_OVERRIDE_DEFAULT" />
  <parameter name="SEC_WDATA_LANE_INDEX" value="3" />
  <parameter name="MEM_LPDDR3_CK_WIDTH" value="1" />
  <parameter name="PRI_HMC_CFG_MEM_CLK_DISABLE_ENTRY_CYC" value="14" />
  <parameter name="BOARD_QDR2_WCLK_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_3" value="0" />
  <parameter name="DIAG_RLD3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PRI_HMC_CFG_CS_TO_CHIP_MAPPING" value="33825" />
  <parameter name="MEM_DDR4_TREFI_US" value="7.8" />
  <parameter name="MEM_RLD2_CS_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_CS_TO_CHIP_MAPPING" value="33825" />
  <parameter name="PHY_QDR4_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="SEC_HMC_CFG_16_ACT_TO_ACT" value="0" />
  <parameter name="PRI_HMC_CFG_DQSTRK_TO_VALID" value="4" />
  <parameter name="PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_CFG_GEN_SBE" value="false" />
  <parameter name="PORT_MEM_DM_PINLOC_12" value="0" />
  <parameter
     name="MEM_DDR4_AC_PARITY_LATENCY"
     value="DDR4_AC_PARITY_LATENCY_DISABLE" />
  <parameter name="PORT_MEM_DM_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_10" value="0" />
  <parameter name="PHY_LPDDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="CTRL_DDR4_ECC_EN" value="false" />
  <parameter name="MEM_RLD2_DM_EN" value="true" />
  <parameter name="BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
  <parameter name="PORT_AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
  <parameter name="PORT_MEM_ODT_PINLOC_3" value="0" />
  <parameter name="PORT_AFI_BA_WIDTH" value="1" />
  <parameter name="PORT_MEM_ODT_PINLOC_2" value="0" />
  <parameter name="PRI_HMC_CFG_RFSH_WARN_THRESHOLD" value="4" />
  <parameter name="PORT_MEM_ODT_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_ODT_PINLOC_0" value="53249" />
  <parameter name="MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
  <parameter name="PORT_MEM_ODT_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_ODT_PINLOC_4" value="0" />
  <parameter name="PRI_HMC_CFG_ROW_CMD_SLOT" value="1" />
  <parameter name="MEM_DDR4_TINIT_CK" value="533500" />
  <parameter name="PORT_MEM_PAR_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT1" value="," />
  <parameter name="PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT0" value="," />
  <parameter name="DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT3" value="," />
  <parameter name="MEM_DDR3_R_DERIVED_ODT2" value="," />
  <parameter name="MEM_DDR3_TRFC_NS" value="160.0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_0" value="0" />
  <parameter name="MEM_DDR4_CHIP_ID_WIDTH" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_CA_WIDTH" value="1" />
  <parameter name="PORT_AFI_RDATA_WIDTH" value="1" />
  <parameter name="PORT_CTRL_ECC_WRITE_INFO_WIDTH" value="15" />
  <parameter name="PHY_LPDDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PORT_MEM_K_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_CS_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_2" value="0" />
  <parameter name="PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
  <parameter name="MEM_DDR4_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_TTL_BANK_GROUP_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_REORDER_READ" value="enable" />
  <parameter name="CTRL_DDR4_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR4_USE_DEFAULT_ODT" value="true" />
  <parameter name="PHY_RLD3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_RTT_WR_ENUM" value="DDR4_RTT_WR_ODT_DISABLED" />
  <parameter name="BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_LOCAL_IF_CS_WIDTH" value="cs_width_0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODTN" value="," />
  <parameter
     name="EX_DESIGN_GUI_RLD2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_DQ_PINLOC_15" value="110207079" />
  <parameter name="PORT_DFT_NF_PLL_NUM_SHIFT_WIDTH" value="3" />
  <parameter name="BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_16" value="115455082" />
  <parameter name="PORT_MEM_DQ_PINLOC_13" value="101808221" />
  <parameter name="PORT_MEM_DQ_PINLOC_14" value="107056226" />
  <parameter name="PORT_MEM_DQ_PINLOC_11" value="91314261" />
  <parameter name="PHY_LPDDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQ_PINLOC_12" value="96562266" />
  <parameter name="BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_10" value="48280620" />
  <parameter name="PHY_LPDDR3_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_RWA_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_DQ_PINLOC_19" value="129099897" />
  <parameter name="PORT_MEM_DQ_PINLOC_17" value="120703087" />
  <parameter
     name="PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_DQ_PINLOC_18" value="123851892" />
  <parameter name="BOARD_QDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="PRI_HMC_CFG_MMR_CMD_TO_VALID" value="16" />
  <parameter name="DIAG_LPDDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR3_DQS_WIDTH" value="8" />
  <parameter name="PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DKB_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT0" value="(Drive) RZQ/7 (34 Ohm),-,-,-" />
  <parameter name="DIAG_QDR2_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_QDR4_TWL_CYC" value="5" />
  <parameter name="DIAG_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="PORT_MEM_DINVB_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="DIAG_RLD2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CK_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
  <parameter name="PRI_HMC_CFG_PDN_PERIOD" value="0" />
  <parameter name="MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="SEC_HMC_CFG_OPEN_PAGE_EN" value="enable" />
  <parameter name="CTRL_USER_PRIORITY_EN" value="false" />
  <parameter name="PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PRI_HMC_CFG_USER_RFSH_EN" value="disable" />
  <parameter name="MEM_DDR3_TDQSCK_PS" value="180" />
  <parameter name="PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TIS_AC_MV" value="150" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ0" value="15" />
  <parameter name="DIAG_QDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ3" value="61440" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ2" value="3840" />
  <parameter name="PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ1" value="240" />
  <parameter name="PHY_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSS_CYC" value="0.27" />
  <parameter name="DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_CS_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_40" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0" />
  <parameter name="MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PORT_MEM_DQ_PINLOC_41" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0" />
  <parameter name="DIAG_QDR2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="117" />
  <parameter name="MEM_QDR4_DEVICE_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="117" />
  <parameter name="PINS_C2L_DRIVEN_10" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_14" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="117" />
  <parameter name="PORT_MEM_A_PINLOC_13" value="0" />
  <parameter name="MEM_DDR3_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PORT_MEM_A_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_48" value="0" />
  <parameter name="PHY_QDR4_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_C2L_DRIVEN_12" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_46" value="0" />
  <parameter name="PINS_C2L_DRIVEN_11" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_47" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_44" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_46" value="0" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD" value="2" />
  <parameter name="PORT_MEM_DQA_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_44" value="0" />
  <parameter name="PORT_AFI_WDATA_VALID_WIDTH" value="1" />
  <parameter name="MEM_DDR3_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="PORT_MEM_DQA_PINLOC_47" value="0" />
  <parameter name="PRI_HMC_CFG_ADDR_ORDER" value="chip_row_bank_col" />
  <parameter name="PORT_MEM_DQA_PINLOC_48" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_4" value="0" />
  <parameter name="PINS_USAGE_12" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_1" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
  <parameter name="MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
  <parameter name="PORT_MEM_K_PINLOC_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PORT_MEM_K_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CS_N_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
  <parameter name="DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PORT_MEM_K_PINLOC_2" value="0" />
  <parameter name="PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDL" value="614" />
  <parameter name="BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_Q_PINLOC_7" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCKDM" value="511" />
  <parameter name="PORT_MEM_Q_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_8" value="0" />
  <parameter name="BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_Q_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_2" value="0" />
  <parameter name="PRI_HMC_CFG_DQSTRK_TO_VALID_LAST" value="24" />
  <parameter name="PORT_MEM_Q_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_4" value="0" />
  <parameter name="BOARD_QDR4_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PORT_MEM_Q_PINLOC_1" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCKDS" value="220" />
  <parameter name="PORT_MEM_Q_PINLOC_0" value="0" />
  <parameter name="MEM_DDR4_R_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="DIAG_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PINS_INVERT_WR_0" value="537002016" />
  <parameter
     name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PINS_INVERT_WR_1" value="2048" />
  <parameter name="PINS_INVERT_WR_2" value="536870912" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="DIAG_QDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PINS_INVERT_WR_3" value="8390656" />
  <parameter name="PINS_INVERT_WR_4" value="32" />
  <parameter name="PINS_INVERT_WR_5" value="0" />
  <parameter name="PINS_INVERT_WR_6" value="0" />
  <parameter name="PINS_INVERT_WR_7" value="0" />
  <parameter name="PINS_INVERT_WR_8" value="0" />
  <parameter name="PINS_INVERT_WR_9" value="0" />
  <parameter name="DBI_WR_ENABLE" value="false" />
  <parameter name="PORT_DFT_NF_IOAUX_PIO_OUT_WIDTH" value="8" />
  <parameter name="PORT_AFI_PE_N_WIDTH" value="1" />
  <parameter name="MEM_RLD2_BL" value="4" />
  <parameter name="PORT_MEM_DQ_PINLOC_26" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_25" value="0" />
  <parameter name="MEM_RLD2_QK_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PRI_HMC_CFG_MPS_DQSTRK_DISABLE" value="disable" />
  <parameter name="PORT_MEM_DQ_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_30" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_31" value="0" />
  <parameter name="PRI_HMC_CFG_MRR_TO_VALID" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_20" value="134347902" />
  <parameter
     name="MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_21" value="133249" />
  <parameter name="EX_DESIGN_GUI_RLD3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_MEM_DQA_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_21" value="0" />
  <parameter name="MEM_DDR3_TRAS_NS" value="33.0" />
  <parameter name="PORT_MEM_DQA_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_25" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_29" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_26" value="0" />
  <parameter name="SEC_HMC_CFG_MPS_DQSTRK_DISABLE" value="disable" />
  <parameter name="PORT_MEM_DQA_PINLOC_29" value="0" />
  <parameter name="MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
  <parameter name="CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
  <parameter name="PHY_LPDDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXT_DOCS" value="false" />
  <parameter name="MEM_DDR4_ALERT_PAR_EN" value="true" />
  <parameter name="DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PRI_HMC_CFG_POWER_SAVING_EXIT_CYC" value="3" />
  <parameter name="PORT_MEM_DQ_PINLOC_30" value="0" />
  <parameter name="PORT_AFI_LBK0_N_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PINS_USAGE_10" value="0" />
  <parameter name="DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
  <parameter name="PINS_USAGE_11" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_37" value="0" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_35" value="0" />
  <parameter name="BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_33" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_41" value="0" />
  <parameter name="MEM_DDR4_TTL_RM_WIDTH" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PORT_MEM_DQ_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_42" value="0" />
  <parameter name="MEM_LPDDR3_DRV_STR" value="LPDDR3_DRV_STR_40D_40U" />
  <parameter name="PORT_MEM_DQ_PINLOC_31" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_32" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_40" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_34" value="0" />
  <parameter name="MEM_RLD2_TDS_NS" value="0.17" />
  <parameter name="PORT_MEM_DKA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_35" value="0" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PORT_MEM_DKA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_REF_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_32" value="0" />
  <parameter name="MEM_QDR4_BL" value="2" />
  <parameter name="PORT_MEM_DKA_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_33" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_37" value="0" />
  <parameter name="PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_DDR4_WCLK_ISI_NS" value="0.038" />
  <parameter name="SEC_RDATA_TILE_INDEX" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR_DIFF_CHIP" value="3" />
  <parameter name="DIAG_RLD2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TTL_ODT_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TDH_NS" value="0.17" />
  <parameter name="DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PRI_HMC_CFG_WR_ODT_PERIOD" value="6" />
  <parameter name="PORT_MEM_DKB_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_ADDR_WIDTH" value="1" />
  <parameter name="MEM_DDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_TTL_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_DDR3_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_RLD3_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_QDR2_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_CTRL_AMM_BCOUNT_WIDTH" value="7" />
  <parameter name="PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_DEFAULT_VREFOUT" value="true" />
  <parameter name="MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="BOARD_QDR2_K_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="MEM_DDR3_DLL_EN" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="SEC_HMC_CFG_ACT_TO_PCH" value="18" />
  <parameter name="MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
  <parameter name="SEC_HMC_CFG_MMR_CMD_TO_VALID" value="16" />
  <parameter name="SEC_HMC_CFG_4_ACT_TO_ACT" value="16" />
  <parameter name="CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_QDR2_TSD_NS" value="0.23" />
  <parameter
     name="PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PLL_VCO_FREQ_PS_STR" value="938 ps" />
  <parameter name="PHY_DDR4_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="PORT_MEM_REF_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_LBK1_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PHY_QDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR3" value="197120" />
  <parameter name="EX_DESIGN_GUI_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_AUTOGEN_WCNT" value="129" />
  <parameter name="PLL_REF_CLK_FREQ_PS_STR_FROM_API" value="3752 ps" />
  <parameter name="PHY_QDR2_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR5" value="1056" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR4" value="264192" />
  <parameter name="DIAG_EXPOSE_DFT_SIGNALS" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="266.75" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="533.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="266.75" />
  <parameter name="MEM_DDR4_TREFI_CYC" value="8323" />
  <parameter name="DIAG_DDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="152.42857142857142" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="152.42857142857142" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="SEC_HMC_CFG_SRF_TO_ZQ_CAL" value="449" />
  <parameter name="PHY_QDR4_PING_PONG_EN" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DKB_WIDTH" value="1" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_1" value="0" />
  <parameter name="CTRL_QDR4_AVL_SYMBOL_WIDTH" value="9" />
  <parameter name="DIAG_QDR2_ABSTRACT_PHY" value="false" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_0" value="0" />
  <parameter name="MEM_RLD2_TQKH_HCYC" value="0.9" />
  <parameter name="MEM_LPDDR3_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TTL_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TTL_DQ_WIDTH" value="72" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_TTL_DATA_WIDTH" value="64" />
  <parameter name="MEM_DDR4_TDVWP_UI" value="0.72" />
  <parameter name="PHY_LPDDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PORT_CTRL_SELF_REFRESH_REQ_WIDTH" value="4" />
  <parameter name="CTRL_RLD2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_TRCD_CYC" value="15" />
  <parameter name="PORT_MEM_RPS_N_PINLOC_0" value="0" />
  <parameter name="PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR_DIFF_BG" value="5" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_LPDDR3_TIH_PS" value="100" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="PORT_MEM_DQS_PINLOC_12" value="0" />
  <parameter name="PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQS_PINLOC_11" value="0" />
  <parameter name="MEM_DDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="DIAG_QDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_DQS_PINLOC_10" value="0" />
  <parameter name="PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
  <parameter name="MEM_DDR3_TTL_ODT_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_LDB_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_DDR4_DQS_WIDTH" value="8" />
  <parameter name="MEM_LPDDR3_TRCD_CYC" value="17" />
  <parameter name="PRI_HMC_CFG_REORDER_RDATA" value="enable" />
  <parameter name="PRI_HMC_CFG_WR_ODT_ON" value="0" />
  <parameter name="BOARD_DDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="PRI_HMC_CFG_RB_RESERVED_ENTRY" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_1" value="145895565" />
  <parameter name="PORT_MEM_WE_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_0" value="149044251" />
  <parameter name="MEM_DDR4_DQ_PER_DQS" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_3" value="139597959" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_2" value="142746762" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_5" value="83972192" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_4" value="113369220" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_USE_RS232_UART" value="false" />
  <parameter name="PRI_HMC_CFG_SHORT_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_LPDDR3_TIS_PS" value="75" />
  <parameter name="MEM_RLD3_WRITE_PROTOCOL_ENUM" value="RLD3_WRITE_1BANK" />
  <parameter name="DIAG_SOFT_NIOS_MODE" value="SOFT_NIOS_MODE_DISABLED" />
  <parameter name="PINS_GPIO_MODE_11" value="0" />
  <parameter name="MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
  <parameter name="PINS_GPIO_MODE_10" value="0" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PINS_GPIO_MODE_12" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_7" value="55630906" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_6" value="75572298" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_9" value="12" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_8" value="25202736" />
  <parameter name="PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_CONFIG_ENUM" value="CONFIG_PHY_ONLY" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_Q_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_DQSTRK_TO_VALID_LAST" value="24" />
  <parameter name="MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="PORT_MEM_DK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PRI_HMC_CFG_SRF_AUTOEXIT_EN" value="disable" />
  <parameter name="PLL_FBCLK_MUX_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="PRI_HMC_CFG_ACT_TO_PCH" value="18" />
  <parameter name="PLL_FBCLK_MUX_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="MEM_DDR4_TRRD_L_CYC" value="4" />
  <parameter name="MEM_DDR4_W_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="MEM_DDR4_TRCD_NS" value="13.32" />
  <parameter name="PORT_MEM_LBK0_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_DQ_WIDTH" value="72" />
  <parameter name="MEM_LPDDR3_TWL_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="BOARD_LPDDR3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_TRTP_CYC" value="9" />
  <parameter name="PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP"
     value="Range 2 - 45% to 77.5%" />
  <parameter
     name="DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_LPDDR3_DM_EN" value="true" />
  <parameter name="DIAG_DDR4_CAL_ADDR0" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT0" value="(Nominal) RZQ/7 (34 Ohm),-,-,-" />
  <parameter name="DIAG_DDR4_CAL_ADDR1" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter
     name="EX_DESIGN_GUI_QDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_DDR4_REF_CLK_FREQ_MHZ" value="266.75" />
  <parameter name="MEM_QDR2_THA_NS" value="0.18" />
  <parameter name="BOARD_LPDDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
  <parameter name="BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_AUTOGEN_WCNT" value="11" />
  <parameter name="PORT_MEM_D_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_12" value="0" />
  <parameter name="PHY_DDR4_DEFAULT_IO" value="true" />
  <parameter name="PORT_MEM_D_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_17" value="0" />
  <parameter name="DIAG_DDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PORT_MEM_D_PINLOC_16" value="0" />
  <parameter name="MEM_DDR4_ALERT_N_AC_PIN" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PORT_MEM_D_PINLOC_19" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_18" value="0" />
  <parameter name="CTRL_LPDDR3_MMR_EN" value="false" />
  <parameter name="PORT_CTRL_ECC_CMD_INFO_WIDTH" value="3" />
  <parameter name="PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_QK_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_4" value="0" />
  <parameter name="PREAMBLE_MODE" value="preamble_one_cycle" />
  <parameter name="PORT_MEM_QK_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_CKE_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_0" value="0" />
  <parameter name="PLL_REF_CLK_FREQ_PS_STR" value="3752 ps" />
  <parameter name="PORT_MEM_QK_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_23" value="0" />
  <parameter name="PRI_HMC_CFG_DQS_TRACKING_EN" value="disable" />
  <parameter name="PORT_MEM_D_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_21" value="0" />
  <parameter name="BOARD_LPDDR3_TIH_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_27" value="0" />
  <parameter name="BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="PORT_MEM_D_PINLOC_26" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_25" value="0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_DDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_DDR4_RCD_CS_IBT_ENUM" value="DDR4_RCD_CS_IBT_100" />
  <parameter name="CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_29" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_REORDER_EN" value="true" />
  <parameter name="PHY_DDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="SEC_HMC_CFG_SRF_ENTRY_EXIT_BLOCK" value="presrfexit" />
  <parameter name="MEM_QDR4_DQ_PER_RD_GROUP" value="18" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TINIT_US" value="500" />
  <parameter name="MEM_DDR4_TRP_CYC" value="15" />
  <parameter name="PINS_DB_OE_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="SEC_HMC_CFG_COL_CMD_SLOT" value="2" />
  <parameter name="DIAG_QDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="SEC_HMC_CFG_USER_RFSH_EN" value="disable" />
  <parameter name="MEM_DDR4_CKE_WIDTH" value="1" />
  <parameter name="PHY_RLD2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="PORT_MEM_BA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TIH_DC_MV" value="100" />
  <parameter name="PORT_MEM_BA_PINLOC_1" value="0" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_BA_PINLOC_0" value="86066178" />
  <parameter name="PLL_MAPPED_EXTERNAL_PLL_MODE" value="false" />
  <parameter name="PORT_HPS_EMIF_E2H_WIDTH" value="4096" />
  <parameter
     name="CTRL_LPDDR3_ADDR_ORDER_ENUM"
     value="LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="DIAG_RLD2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_0" value="52225" />
  <parameter name="PRI_HMC_CFG_PDN_TO_VALID" value="4" />
  <parameter name="PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_CFG_GEN_DBE" value="false" />
  <parameter name="PORT_MEM_RESET_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RCD_COMMAND_LATENCY" value="1" />
  <parameter name="DIAG_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR4_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
  <parameter name="MEM_LPDDR3_TRTP_CYC" value="6" />
  <parameter name="PORT_MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_RLD2_WIDTH_EXPANDED" value="false" />
  <parameter name="PRI_HMC_CFG_ARBITER_TYPE" value="twot" />
  <parameter name="PHY_QDR2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
  <parameter name="CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CTRL_DDR4_REORDER_EN" value="true" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PLL_C_CNT_BYPASS_EN_1" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_0" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_3" value="false" />
  <parameter name="PORT_CTRL_USER_REFRESH_REQ_WIDTH" value="4" />
  <parameter name="PLL_C_CNT_BYPASS_EN_2" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_5" value="true" />
  <parameter name="PLL_C_CNT_BYPASS_EN_4" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_7" value="true" />
  <parameter name="BOARD_DDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter
     name="EX_DESIGN_GUI_RLD3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PLL_C_CNT_BYPASS_EN_6" value="true" />
  <parameter name="BOARD_DDR4_TIH_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TMRD_CK_CYC" value="8" />
  <parameter name="PLL_C_CNT_BYPASS_EN_8" value="true" />
  <parameter name="MEM_LPDDR3_TMRW_CK_CYC" value="10" />
  <parameter name="BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PHY_DDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PRI_HMC_CFG_ARF_TO_VALID" value="140" />
  <parameter name="PHY_QDR4_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_A_PINLOC_4" value="79768647" />
  <parameter name="PORT_MEM_A_PINLOC_5" value="82917453" />
  <parameter name="PORT_MEM_A_PINLOC_2" value="70322241" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PORT_MEM_A_PINLOC_3" value="73471044" />
  <parameter name="PORT_MEM_DQA_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_0" value="64024593" />
  <parameter name="PORT_MEM_A_PINLOC_1" value="67173438" />
  <parameter name="PORT_MEM_DQA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QK_N_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DQA_PINLOC_3" value="0" />
  <parameter name="MEM_DDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="PORT_MEM_DQA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_5" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="EX_DESIGN_GUI_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_MEM_DQA_PINLOC_0" value="0" />
  <parameter name="MEM_DDR3_ODT_WIDTH" value="1" />
  <parameter name="PORT_MEM_QKA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR4_AC_ISI_NS" value="0.15" />
  <parameter name="PORT_MEM_QKA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_3" value="0" />
  <parameter name="PORT_CTRL_MMR_SLAVE_BCOUNT_WIDTH" value="2" />
  <parameter name="PINS_OCT_MODE_2" value="1040187392" />
  <parameter name="PORT_MEM_DINVB_PINLOC_1" value="0" />
  <parameter name="PLL_C_CNT_HIGH_0" value="2" />
  <parameter name="PINS_OCT_MODE_3" value="1073479615" />
  <parameter name="PORT_MEM_DINVB_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_HIGH_1" value="1" />
  <parameter name="PINS_OCT_MODE_0" value="1056960510" />
  <parameter name="PLL_C_CNT_HIGH_2" value="2" />
  <parameter name="PINS_OCT_MODE_1" value="262079" />
  <parameter name="SEC_HMC_CFG_RB_RESERVED_ENTRY" value="8" />
  <parameter name="PLL_C_CNT_HIGH_3" value="4" />
  <parameter name="MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
  <parameter name="PORT_MEM_QKA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_LRDIMM_EXTENDED_CONFIG" value="000000000000000000" />
  <parameter name="MEM_QDR2_TWL_CYC" value="1" />
  <parameter name="PLL_C_CNT_HIGH_8" value="256" />
  <parameter name="PINS_OCT_MODE_8" value="0" />
  <parameter name="PINS_OCT_MODE_9" value="0" />
  <parameter name="PRI_HMC_CFG_MPS_TO_VALID" value="768" />
  <parameter name="PINS_OCT_MODE_6" value="0" />
  <parameter name="PLL_C_CNT_HIGH_4" value="4" />
  <parameter name="PINS_OCT_MODE_7" value="0" />
  <parameter name="PLL_C_CNT_HIGH_5" value="256" />
  <parameter name="PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_OCT_MODE_4" value="4094" />
  <parameter name="PLL_C_CNT_HIGH_6" value="256" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="PINS_OCT_MODE_5" value="0" />
  <parameter name="PLL_C_CNT_HIGH_7" value="256" />
  <parameter name="MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
  <parameter name="CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PORT_MEM_RWB_N_PINLOC_0" value="0" />
  <parameter name="PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_WIDTH" value="36" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_TINIT_US" value="500" />
  <parameter name="DIAG_USE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="DIAG_LPDDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PORT_MEM_DINVB_PINLOC_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
  <parameter name="MEM_DDR4_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="117.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="117.0" />
  <parameter name="CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="DIAG_DDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="117.0" />
  <parameter name="PHY_QDR2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_PERIOD_DQSTRK_INTERVAL" value="512" />
  <parameter name="PLL_CP_SETTING" value="pll_cp_setting15" />
  <parameter name="MEM_QDR4_TQH_CYC" value="0.4" />
  <parameter name="PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
  <parameter name="DIAG_DDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PINS_GPIO_MODE_0" value="1" />
  <parameter name="MEM_DATA_MASK_EN" value="true" />
  <parameter name="PRI_HMC_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT0" value="," />
  <parameter name="PINS_GPIO_MODE_2" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT1" value="," />
  <parameter name="PINS_GPIO_MODE_1" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT2" value="," />
  <parameter name="PINS_GPIO_MODE_4" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT3" value="," />
  <parameter name="PINS_GPIO_MODE_3" value="0" />
  <parameter name="PORT_MEM_AINV_PINLOC_0" value="0" />
  <parameter name="PINS_GPIO_MODE_6" value="0" />
  <parameter name="PORT_AFI_WE_N_WIDTH" value="1" />
  <parameter name="PINS_GPIO_MODE_5" value="0" />
  <parameter name="PINS_GPIO_MODE_8" value="0" />
  <parameter name="PINS_GPIO_MODE_7" value="0" />
  <parameter name="SEC_HMC_CFG_SRF_TO_VALID" value="513" />
  <parameter name="PINS_GPIO_MODE_9" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
  <parameter name="MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
  <parameter name="MEM_DDR4_MR5" value="328736" />
  <parameter name="PLL_VCO_FREQ_PS_STR_FROM_API" value="938 ps" />
  <parameter name="MEM_DDR4_MR4" value="264192" />
  <parameter
     name="DIAG_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PLL_C_CNT_OUT_EN_8" value="false" />
  <parameter name="MEM_DDR4_MR6" value="393326" />
  <parameter name="MEM_DDR4_MR1" value="67329" />
  <parameter name="PLL_C_CNT_OUT_EN_5" value="false" />
  <parameter name="MEM_DDR4_MR0" value="2068" />
  <parameter name="PLL_C_CNT_OUT_EN_4" value="true" />
  <parameter name="PHY_RLD2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MR3" value="197120" />
  <parameter name="PLL_C_CNT_OUT_EN_7" value="false" />
  <parameter name="MEM_DDR4_MR2" value="131096" />
  <parameter name="PLL_C_CNT_OUT_EN_6" value="false" />
  <parameter name="LANE_TIDS_1" value="168067584" />
  <parameter name="LANE_TIDS_0" value="403177984" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODTN" value="," />
  <parameter name="LANE_TIDS_3" value="9746" />
  <parameter name="LANE_TIDS_2" value="35717208" />
  <parameter name="LANE_TIDS_5" value="0" />
  <parameter name="CTRL_DDR4_SELF_REFRESH_EN" value="false" />
  <parameter name="LANE_TIDS_4" value="0" />
  <parameter name="LANE_TIDS_7" value="0" />
  <parameter name="LANE_TIDS_6" value="0" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="LANE_TIDS_9" value="0" />
  <parameter name="LANE_TIDS_8" value="0" />
  <parameter name="PORT_MEM_BG_WIDTH" value="1" />
  <parameter name="PLL_N_CNT_BYPASS_EN" value="true" />
  <parameter name="PORT_CAL_DEBUG_ADDRESS_WIDTH" value="24" />
  <parameter name="PLL_C_CNT_OUT_EN_1" value="true" />
  <parameter name="MEM_RLD2_DQ_WIDTH" value="9" />
  <parameter name="PORT_DFT_NF_CORE_CLK_LOCKED_WIDTH" value="2" />
  <parameter name="PLL_C_CNT_OUT_EN_0" value="true" />
  <parameter name="PLL_C_CNT_OUT_EN_3" value="true" />
  <parameter name="PLL_C_CNT_OUT_EN_2" value="true" />
  <parameter name="PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
  <parameter name="PORT_MEM_LBK0_N_PINLOC_0" value="0" />
  <parameter name="CENTER_TIDS_AUTOGEN_WCNT" value="3" />
  <parameter name="DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
  <parameter name="BOARD_LPDDR3_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="SEC_HMC_CFG_MPR_TO_VALID" value="16" />
  <parameter name="MEM_QDR4_DK_WIDTH" value="4" />
  <parameter name="BOARD_DDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_QKA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_R_ODTN_1X1" value="Rank 0" />
  <parameter name="SEC_HMC_CFG_PDN_TO_VALID" value="4" />
  <parameter name="PORT_MEM_QK_N_PINLOC_2" value="0" />
  <parameter name="PINS_WDB_AUTOGEN_WCNT" value="39" />
  <parameter name="PORT_MEM_QK_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_5" value="0" />
  <parameter name="MEM_QDR2_TCQH_NS" value="0.71" />
  <parameter name="PINS_DB_OUT_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="PORT_MEM_QK_N_PINLOC_0" value="0" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT_DIFF_BG" value="2" />
  <parameter name="PORT_MEM_QK_N_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR4_WDATA_ISI_NS" value="0.09" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD_DIFF_CHIP" value="6" />
  <parameter name="CTRL_DDR3_STARVE_LIMIT" value="10" />
  <parameter name="PORT_CAL_DEBUG_RDATA_WIDTH" value="32" />
  <parameter name="PORT_MEM_CKE_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_QDR2_DATA_WIDTH" value="36" />
  <parameter name="MEM_LPDDR3_TRAS_NS" value="42.5" />
  <parameter name="BOARD_RLD3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_DDR3_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_QDR4_WIDTH_EXPANDED" value="false" />
  <parameter name="PORT_MEM_DQB_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_7" value="0" />
  <parameter name="MEM_DDR4_R_ODT1_2X2" value="off,off" />
  <parameter name="PORT_MEM_DQB_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_WLSELECT" value="Set A" />
  <parameter name="PORT_MEM_DQB_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR4_TRAS_NS" value="32.0" />
  <parameter name="MEM_LPDDR3_TRFC_NS" value="210.0" />
  <parameter name="PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter
     name="DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_CK_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_SRF_AUTOEXIT_EN" value="disable" />
  <parameter name="PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR4_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
  <parameter name="PORT_CTRL_AMM_ADDRESS_WIDTH" value="26" />
  <parameter name="MEM_RLD3_SPEEDBIN_ENUM" value="RLD3_SPEEDBIN_093E" />
  <parameter name="MEM_DDR4_TRFC_NS" value="260.0" />
  <parameter name="MEM_QDR4_TRL_CYC" value="8" />
  <parameter name="MEM_DDR3_NUM_OF_DIMMS" value="1" />
  <parameter
     name="PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_CA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_1" value="0" />
  <parameter name="MEM_QDR4_CK_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PORT_MEM_CA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_3" value="0" />
  <parameter name="PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_QDR4_CR0" value="0" />
  <parameter name="BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PORT_MEM_CA_PINLOC_9" value="0" />
  <parameter name="MEM_QDR4_CR1" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_8" value="0" />
  <parameter name="MEM_QDR4_CR2" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_7" value="0" />
  <parameter name="MEM_QDR4_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PORT_CTRL_AMM_BYTEEN_WIDTH" value="64" />
  <parameter name="SEC_HMC_CFG_RD_TO_PCH" value="5" />
  <parameter name="PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_WRITE_DBI" value="false" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_WRITEDATA_WIDTH" value="8" />
  <parameter name="PHY_DDR4_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="MEM_DDR4_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_TTL_CKE_WIDTH" value="1" />
  <parameter name="MEM_RLD3_DQ_PER_DEVICE" value="36" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="MEM_DDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PORT_MEM_AINV_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_LPDDR3_ADDR_WIDTH" value="10" />
  <parameter name="PHY_DDR4_PING_PONG_EN" value="false" />
  <parameter name="MEM_QDR2_TCCQO_NS" value="0.45" />
  <parameter name="IS_HPS" value="false" />
  <parameter name="SEC_HMC_CFG_ZQCL_TO_VALID" value="257" />
  <parameter name="PORT_MEM_WPS_N_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="false" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD_DIFF_CHIP" value="4" />
  <parameter name="PRI_HMC_CFG_WB_RESERVED_ENTRY" value="8" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT_DIFF_BANK" value="2" />
  <parameter name="PORT_AFI_REF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_SPD_139_DB_REV" value="0" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_LRDIMM_EXTENDED_CONFIG" value="" />
  <parameter name="SEC_AC_TILE_INDEX" value="1" />
  <parameter name="SEC_HMC_CFG_PCH_ALL_TO_VALID" value="8" />
  <parameter name="MEM_RLD3_TDS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TINIT_CK" value="499" />
  <parameter name="PORT_MEM_CK_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_SELF_RFSH_ABORT" value="false" />
  <parameter name="PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_QDR2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
  <parameter name="PHY_RLD3_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CAL_MODE" value="0" />
  <parameter name="MEM_DDR3_TRFC_CYC" value="171" />
  <parameter name="SEC_HMC_CFG_PCH_TO_VALID" value="8" />
  <parameter name="EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR4_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="MEM_DDR4_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TRL_CYC" value="10" />
  <parameter name="CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
  <parameter name="PORT_MEM_CK_PINLOC_0" value="57345" />
  <parameter name="PORT_MEM_CK_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CK_PINLOC_4" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="PORT_MEM_CK_PINLOC_1" value="0" />
  <parameter name="PHY_RLD3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PORT_MEM_CK_PINLOC_2" value="0" />
  <parameter name="PORT_CLKS_SHARING_SLAVE_IN_WIDTH" value="32" />
  <parameter name="PINS_INVERT_OE_9" value="0" />
  <parameter name="PORT_MEM_PAR_PINLOC_0" value="60417" />
  <parameter name="PLL_VCO_FREQ_MHZ_INT" value="1067" />
  <parameter name="PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_MEM_PAR_PINLOC_1" value="0" />
  <parameter name="MEM_DDR4_WTCL" value="12" />
  <parameter name="PINS_INVERT_OE_6" value="0" />
  <parameter name="PINS_INVERT_OE_5" value="0" />
  <parameter name="MEM_RLD3_DEPTH_EXPANDED" value="false" />
  <parameter name="PINS_INVERT_OE_8" value="0" />
  <parameter name="PINS_INVERT_OE_7" value="0" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PINS_INVERT_OE_2" value="1055887359" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR4" value="264192" />
  <parameter name="PINS_INVERT_OE_1" value="763101119" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR5" value="1056" />
  <parameter name="PINS_INVERT_OE_4" value="4094" />
  <parameter name="PINS_INVERT_OE_3" value="1073479615" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR3" value="197120" />
  <parameter name="PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_TDH_PS" value="55" />
  <parameter name="PINS_INVERT_OE_0" value="1056960510" />
  <parameter
     name="PHY_DDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="SEC_HMC_CFG_ENABLE_RC" value="enable" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
  <parameter
     name="PHY_QDR2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_DDR3_TDS_PS" value="53" />
  <parameter name="PHY_QDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TTL_RM_WIDTH" value="0" />
  <parameter name="SEC_HMC_CFG_ADDR_ORDER" value="chip_row_bank_col" />
  <parameter name="PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter
     name="PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PLL_COMPENSATION_MODE" value="emif" />
  <parameter name="PRI_HMC_CFG_RLD3_MULTIBANK_MODE" value="singlebank" />
  <parameter name="BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TRAS_CYC" value="34" />
  <parameter name="PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_QDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_AC_ISI_NS" value="0.0" />
  <parameter name="USER_CLK_RATIO" value="4" />
  <parameter name="PORT_MEM_DQA_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_DB_RTT_NOM_ENUM" value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
  <parameter name="CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_QDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_CK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="IS_ED_SLAVE" value="false" />
  <parameter name="PORT_AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_DDR3_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="PRI_HMC_CFG_RD_AP_TO_VALID" value="13" />
  <parameter name="PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_RLD3_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PHY_LPDDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="PORT_AFI_AINV_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
  <parameter name="HMC_TIDS_AUTOGEN_WCNT" value="3" />
  <parameter name="PORT_MEM_AP_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
  <parameter name="SEC_HMC_CFG_RLD3_MULTIBANK_REF_DELAY" value="0" />
  <parameter name="BOARD_QDR4_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PORT_AFI_ADDR_WIDTH" value="1" />
  <parameter name="PLL_BW_SEL" value="high" />
  <parameter name="MEM_LPDDR3_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_MR3" value="0" />
  <parameter name="MEM_LPDDR3_MR2" value="0" />
  <parameter name="MEM_LPDDR3_MR1" value="0" />
  <parameter name="PREV_PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_LPDDR3_MR11" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_DM_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="SEQ_SIM_OSC_FREQ_MHZ" value="2124" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter
     name="MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
     value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
  <parameter name="DIAG_QDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_QDR4_TQKQ_MAX_PS" value="75" />
  <parameter name="PORT_MEM_DQB_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR4_STARTING_VREFIN" value="61.0" />
  <parameter name="PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_TWR_CYC" value="18" />
  <parameter name="PORT_MEM_CK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_QDR2_TCQDOH_NS" value="-0.09" />
  <parameter name="DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR4_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="PLL_SIM_CAL_SLAVE_CLK_FREQ_PS" value="6608" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PORT_CTRL_AST_RD_DATA_WIDTH" value="1" />
  <parameter name="MEM_DDR4_WRITE_CRC" value="false" />
  <parameter name="MEM_DDR3_TTL_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
  <parameter name="MEM_QDR2_BWS_N_WIDTH" value="4" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="22.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="11.2" />
  <parameter name="PORT_MEM_BA_WIDTH" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="11.2" />
  <parameter name="DIAG_QDR2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_25" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_16" value="0" />
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_CYC" value="3120" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_15" value="0" />
  <parameter name="MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
  <parameter name="SEC_RDATA_LANE_INDEX" value="3" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_14" value="0" />
  <parameter name="MEM_DDR4_VDIVW_TOTAL" value="130" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_26" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_13" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_29" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_12" value="0" />
  <parameter name="MEM_DDR3_RM_WIDTH" value="0" />
  <parameter name="MEM_DDR4_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TFAW_CYC" value="33" />
  <parameter name="CTRL_RLD3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_WPS_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_DDR3_RTT_NOM_ENUM" value="DDR3_RTT_NOM_ODT_DISABLED" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_19" value="0" />
  <parameter name="BOARD_DDR3_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="DIAG_RLD2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_18" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_PE_N_WIDTH" value="1" />
  <parameter name="PORT_CAL_DEBUG_OUT_RDATA_WIDTH" value="32" />
  <parameter name="PHY_QDR4_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TDS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_W_DERIVED_ODTN" value="," />
  <parameter name="PRI_HMC_CFG_WR_TO_RD_DIFF_BG" value="13" />
  <parameter name="MEM_DDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_36" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_35" value="0" />
  <parameter name="PRI_HMC_CFG_RD_ODT_ON" value="0" />
  <parameter name="MEM_RLD2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_38" value="0" />
  <parameter name="BOARD_QDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_37" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_39" value="0" />
  <parameter name="PORT_CTRL_ECC_WB_POINTER_WIDTH" value="12" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_30" value="0" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_SIM_REGTEST_MODE" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_32" value="0" />
  <parameter name="PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_31" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_34" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_33" value="0" />
  <parameter name="PORT_CTRL_MMR_SLAVE_ADDRESS_WIDTH" value="10" />
  <parameter name="MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
  <parameter name="PINS_INVERT_WR_12" value="0" />
  <parameter name="MEM_RLD3_ADDR_WIDTH" value="20" />
  <parameter name="PINS_INVERT_WR_11" value="0" />
  <parameter name="MEM_DDR4_RDIMM_CONFIG" value="" />
  <parameter name="MEM_QDR4_TISH_PS" value="150" />
  <parameter name="BOARD_LPDDR3_WDATA_ISI_NS" value="0.0" />
  <parameter
     name="DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PINS_INVERT_WR_10" value="0" />
  <parameter name="PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQB_PINLOC_41" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT0" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_40" value="0" />
  <parameter name="PLL_M_CNT_IN_SRC" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="MEM_DDR4_TQH_CYC" value="0.38" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD" value="2" />
  <parameter name="PORT_MEM_DQB_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_37" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_35" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT3" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_33" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT1" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_32" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT2" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_31" value="0" />
  <parameter name="PRI_HMC_CFG_4_ACT_TO_ACT" value="16" />
  <parameter name="CTRL_MMR_EN" value="false" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR" value="2" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="CTRL_DDR3_ECC_EN" value="false" />
  <parameter name="PORT_MEM_DQB_PINLOC_39" value="0" />
  <parameter name="PHY_TARGET_IS_PRODUCTION" value="true" />
  <parameter name="MEM_DDR4_DB_RTT_WR_ENUM" value="DDR4_DB_RTT_WR_RZQ_3" />
  <parameter name="PORT_MEM_DQB_PINLOC_30" value="0" />
  <parameter name="MEM_QDR4_DQ_WIDTH" value="72" />
  <parameter name="BOARD_DDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_TIS_DERATING_PS" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_27" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_26" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_25" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_24" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_23" value="0" />
  <parameter name="MEM_DDR3_TWR_NS" value="15.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_19" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_LPDDR3_TFAW_CYC" value="40" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_10" value="0" />
  <parameter name="DIAG_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_USE_ABSTRACT_PHY" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_29" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_28" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4" value="152.42857142857142" />
  <parameter name="PHY_QDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PINS_DB_OE_BYPASS_7" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3" value="152.42857142857142" />
  <parameter name="PINS_DB_OE_BYPASS_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2" value="266.75" />
  <parameter name="PINS_DB_OE_BYPASS_9" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1" value="533.5" />
  <parameter name="PINS_DB_OE_BYPASS_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5" value="100.0" />
  <parameter name="SEC_HMC_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="PINS_DB_OE_BYPASS_1" value="762839040" />
  <parameter name="PINS_DB_OE_BYPASS_0" value="1" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR" value="5" />
  <parameter name="PINS_DB_OE_BYPASS_3" value="0" />
  <parameter name="DIAG_RS232_UART_BAUDRATE" value="57600" />
  <parameter name="PINS_DB_OE_BYPASS_2" value="15699967" />
  <parameter name="PINS_DB_OE_BYPASS_5" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_4" value="0" />
  <parameter name="PINS_USAGE_2" value="1055887359" />
  <parameter name="MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
  <parameter name="PINS_USAGE_1" value="763101119" />
  <parameter name="PORT_MEM_DQS_N_WIDTH" value="8" />
  <parameter name="MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
  <parameter name="PINS_USAGE_0" value="1056960511" />
  <parameter name="PORT_CTRL_AST_WR_DATA_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TWLS_PS" value="125.0" />
  <parameter name="PINS_USAGE_6" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PINS_USAGE_5" value="0" />
  <parameter name="PINS_USAGE_4" value="4094" />
  <parameter name="PINS_USAGE_3" value="1073479615" />
  <parameter name="PINS_USAGE_9" value="0" />
  <parameter name="PINS_USAGE_8" value="0" />
  <parameter name="PINS_USAGE_7" value="0" />
  <parameter name="MEM_DDR4_TTL_DQS_WIDTH" value="8" />
  <parameter name="DIAG_ABSTRACT_PHY_WLAT" value="6" />
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_8" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_7" value="0" />
  <parameter name="EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR2_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PORT_MEM_AINV_WIDTH" value="1" />
  <parameter name="LANE_TIDS_AUTOGEN_WCNT" value="10" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_4" value="0" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PRI_HMC_CFG_TCL" value="12" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_3" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_6" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0" value="266.75" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_0" value="1" />
  <parameter
     name="PHY_RLD2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_2" value="1" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_1" value="1" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_DDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="EX_DESIGN_GUI_GEN_SIM" value="true" />
  <parameter name="SEC_HMC_CFG_ARF_PERIOD" value="4162" />
  <parameter name="PHY_RZQ" value="240" />
  <parameter
     name="EX_DESIGN_GUI_QDR2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_DOFF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_7" />
  <parameter name="MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
  <parameter name="PORT_MEM_ALERT_N_WIDTH" value="1" />
  <parameter name="BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TRCD_NS" value="18.0" />
  <parameter name="EX_DESIGN_GUI_DDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_RLD3_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM" value="RLD3_OUTPUT_DRIVE_40" />
  <parameter name="PORT_AFI_DM_N_WIDTH" value="1" />
  <parameter name="DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
  <parameter name="PORT_MEM_PE_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_PE_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_WDATA_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_ARF_PERIOD" value="4162" />
  <parameter name="MEM_DDR4_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_DQ_WIDTH" value="32" />
  <parameter name="PLL_N_CNT_LOW" value="256" />
  <parameter name="MEM_DDR3_TWLH_PS" value="125.0" />
  <parameter name="PHY_DDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_RWB_N_WIDTH" value="1" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="1D" />
  <parameter name="SEC_HMC_CFG_RFSH_WARN_THRESHOLD" value="4" />
  <parameter name="PORT_MEM_DK_PINLOC_5" value="0" />
  <parameter name="PHY_QDR4_CK_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DK_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_7" value="153387017" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_5" value="0" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="PINS_DATA_IN_MODE_6" value="153391689" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_9" value="153129545" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_3" value="0" />
  <parameter name="PINS_DATA_IN_MODE_8" value="1059357256" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_2" value="131187813" />
  <parameter name="MEM_QDR4_TCKDK_MAX_PS" value="150" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_6" value="0" />
  <parameter name="CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="MEM_QDR4_TASH_PS" value="170" />
  <parameter name="PORT_HPS_EMIF_H2E_GP_WIDTH" value="2" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_1" value="93365277" />
  <parameter name="PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_0" value="17830920" />
  <parameter name="PORT_AFI_RST_N_WIDTH" value="1" />
  <parameter name="MEM_RLD3_TCKQK_MAX_PS" value="135" />
  <parameter name="PORT_MEM_DK_PINLOC_3" value="0" />
  <parameter name="MEM_QDR4_DK_PER_PORT_WIDTH" value="2" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_QDR2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_DK_PINLOC_2" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_DK_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_LBK1_N_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
  <parameter name="PORT_MEM_DK_PINLOC_0" value="0" />
  <parameter name="CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="PORT_MEM_LDB_N_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_TTL_NUM_OF_READ_GROUPS" value="8" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="SEC_HMC_CFG_SRF_ZQCAL_DISABLE" value="disable" />
  <parameter name="MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
     value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_CTRL_MMR_SLAVE_WDATA_WIDTH" value="32" />
  <parameter
     name="DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_WDB_9" value="918777270" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
  <parameter name="PINS_WDB_7" value="153387017" />
  <parameter name="PINS_WDB_8" value="316342856" />
  <parameter name="PINS_WDB_5" value="136581193" />
  <parameter name="DIAG_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PINS_WDB_6" value="153391689" />
  <parameter name="PINS_WDB_3" value="918777270" />
  <parameter name="PINS_WDB_4" value="148598162" />
  <parameter name="PINS_WDB_1" value="910912566" />
  <parameter name="PINS_WDB_2" value="316345782" />
  <parameter name="MEM_DDR4_SPD_135_RCD_REV" value="0" />
  <parameter name="MEM_DDR4_TIS_AC_MV" value="100" />
  <parameter name="PINS_WDB_0" value="920202678" />
  <parameter name="PLL_PHY_CLK_VCO_PHASE" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_QDR4_TCSH_PS" value="170" />
  <parameter name="MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
  <parameter name="BOARD_LPDDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_90" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_92" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_91" value="0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_QDR2_TRL_CYC" value="2.5" />
  <parameter name="PINS_DB_IN_BYPASS_0" value="1" />
  <parameter name="MEM_DDR4_WRITE_PREAMBLE" value="1" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_0" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
  <parameter name="PINS_DB_IN_BYPASS_3" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_4" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_1" value="762839040" />
  <parameter name="PINS_DB_IN_BYPASS_2" value="15699967" />
  <parameter name="PINS_DB_IN_BYPASS_7" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_83" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_8" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_82" value="0" />
  <parameter name="MEM_LPDDR3_DM_WIDTH" value="1" />
  <parameter name="PINS_DB_IN_BYPASS_5" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_85" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_6" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_84" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_87" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_86" value="0" />
  <parameter
     name="PHY_QDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PINS_DB_IN_BYPASS_9" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_89" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_88" value="0" />
  <parameter name="MEM_LPDDR3_TRP_CYC" value="17" />
  <parameter name="PLL_SPEEDGRADE" value="2" />
  <parameter
     name="PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_DQB_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_10" value="0" />
  <parameter name="CTRL_QDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter
     name="PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_1" value="0" />
  <parameter name="PHY_RLD3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PORT_AFI_RW_N_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED" value="false" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_94" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_93" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_96" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_95" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_98" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_97" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_99" value="0" />
  <parameter name="PRI_HMC_CFG_ZQCL_TO_VALID" value="257" />
  <parameter name="PORT_MEM_Q_PINLOC_35" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_36" value="0" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD" value="13" />
  <parameter name="PORT_MEM_Q_PINLOC_37" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_39" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_70" value="0" />
  <parameter name="PHY_LPDDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
  <parameter name="PHY_LPDDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_69" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_68" value="0" />
  <parameter name="MEM_DDR4_DQ_WIDTH" value="64" />
  <parameter name="MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
  <parameter name="BOARD_DDR3_TDH_DERATING_PS" value="0" />
  <parameter name="PRI_HMC_CFG_STARVE_LIMIT" value="10" />
  <parameter name="MEM_DDR3_TRAS_CYC" value="36" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_61" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_60" value="0" />
  <parameter name="PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_63" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_40" value="0" />
  <parameter name="PORT_AFI_SEQ_BUSY_WIDTH" value="4" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_62" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_41" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_65" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_42" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_64" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_43" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_67" value="0" />
  <parameter name="PORT_MEM_LBK1_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_44" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_66" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_24" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED" value="false" />
  <parameter name="PORT_MEM_Q_PINLOC_25" value="0" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD_DIFF_BG" value="2" />
  <parameter name="PORT_MEM_Q_PINLOC_26" value="0" />
  <parameter name="MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
  <parameter name="PORT_MEM_Q_PINLOC_27" value="0" />
  <parameter
     name="MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
     value="DDR4_ALERT_N_PLACEMENT_AUTO" />
  <parameter name="PORT_MEM_Q_PINLOC_28" value="0" />
  <parameter name="MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_INTERFACE_ID" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_29" value="0" />
  <parameter name="BOARD_DDR4_RCLK_ISI_NS" value="0.15" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_81" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_80" value="0" />
  <parameter name="BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_CK_N_WIDTH" value="1" />
  <parameter name="PHY_DDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_79" value="0" />
  <parameter name="PINS_USAGE_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_TARGET_IS_ES" value="false" />
  <parameter name="DIAG_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_AUTOGEN_WCNT" value="7" />
  <parameter name="PLL_REF_CLK_FREQ_PS" value="3752" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_72" value="0" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_71" value="0" />
  <parameter name="PRI_HMC_CFG_WR_TO_PCH" value="18" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_74" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_73" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_30" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_76" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_31" value="0" />
  <parameter name="BOARD_DDR3_AC_ISI_NS" value="0.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_75" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_32" value="0" />
  <parameter name="PHY_QDR2_USER_PING_PONG_EN" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_78" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_33" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_77" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_15" value="0" />
  <parameter name="SEC_HMC_CFG_REORDER_RDATA" value="enable" />
  <parameter name="PORT_MEM_Q_PINLOC_16" value="0" />
  <parameter name="BOARD_QDR2_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_CA_LEVEL_EN" value="false" />
  <parameter name="PORT_MEM_Q_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_19" value="0" />
  <parameter name="MEM_DDR4_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR4_TRFC_CYC" value="278" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_47" value="0" />
  <parameter name="PORT_DFT_NF_IOAUX_PIO_IN_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
  <parameter name="DIAG_LPDDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_46" value="0" />
  <parameter
     name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3"
     value="152.42857142857142" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_49" value="0" />
  <parameter
     name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4"
     value="152.42857142857142" />
  <parameter name="MEM_DDR4_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_48" value="0" />
  <parameter name="MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PORT_AFI_ALERT_N_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PINS_INVERT_OE_AUTOGEN_WCNT" value="13" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_41" value="0" />
  <parameter name="PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_RLD2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_40" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="533.5" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_20" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="266.75" />
  <parameter name="BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
  <parameter name="DIAG_RLD3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_22" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="266.75" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_44" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_23" value="0" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PLL_SIM_PHY_CLK_VCO_PHASE_PS" value="118" />
  <parameter name="PORT_MEM_BG_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_0" value="84993" />
  <parameter name="MEM_DDR4_CS_WIDTH" value="1" />
  <parameter name="CRC_EN" value="crc_disable" />
  <parameter name="BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="DBC_WB_RESERVED_ENTRY" value="8" />
  <parameter name="MEM_LPDDR3_TDQSQ_PS" value="135" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_58" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_57" value="0" />
  <parameter name="PINS_DATA_IN_MODE_1" value="167547401" />
  <parameter name="PINS_DATA_IN_MODE_0" value="153612873" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_59" value="0" />
  <parameter name="PINS_DATA_IN_MODE_3" value="153129545" />
  <parameter name="PORT_MEM_BG_PINLOC_5" value="0" />
  <parameter name="PINS_DATA_IN_MODE_2" value="1059357257" />
  <parameter name="PORT_MEM_BG_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_5" value="150736969" />
  <parameter name="PORT_MEM_BG_PINLOC_3" value="0" />
  <parameter name="PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PINS_DATA_IN_MODE_4" value="136614527" />
  <parameter name="PORT_MEM_BG_PINLOC_2" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_50" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_52" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_51" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_54" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_53" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_10" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_56" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_11" value="0" />
  <parameter name="MEM_DDR4_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_55" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_12" value="0" />
  <parameter name="PLL_SIM_CAL_MASTER_CLK_FREQ_PS" value="6608" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_QDR4_DINV_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED" value="true" />
  <parameter name="PORT_MEM_CQ_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_MAX_POWERDOWN" value="false" />
  <parameter name="PORT_MEM_C_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_DDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR_DIFF_BG" value="2" />
  <parameter name="IS_VID" value="false" />
  <parameter name="PORT_MEM_K_WIDTH" value="1" />
  <parameter name="PORT_MEM_DM_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PINS_RATE_7" value="0" />
  <parameter name="PINS_RATE_6" value="0" />
  <parameter name="PINS_RATE_9" value="0" />
  <parameter name="PINS_RATE_8" value="0" />
  <parameter name="MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
  <parameter name="PINS_RATE_3" value="0" />
  <parameter name="PINS_RATE_2" value="15699967" />
  <parameter name="PRI_HMC_CFG_MPS_ZQCAL_DISABLE" value="disable" />
  <parameter name="MEM_LPDDR3_TRFC_CYC" value="168" />
  <parameter name="PINS_RATE_5" value="0" />
  <parameter name="PINS_RATE_4" value="0" />
  <parameter name="PHY_DDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="MEM_WRITE_LATENCY" value="12" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS" value="true" />
  <parameter name="PINS_RATE_1" value="561512448" />
  <parameter name="EX_DESIGN_GUI_DDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PINS_RATE_0" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2" value="50" />
  <parameter name="PORT_MEM_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="CTRL_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="BOARD_QDR4_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_NWR" value="LPDDR3_NWR_NWR12" />
  <parameter name="DIAG_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PORT_MEM_CK_N_PINLOC_2" value="0" />
  <parameter name="MEM_DDR3_TINIT_CK" value="499" />
  <parameter name="BOARD_DDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_CK_N_PINLOC_3" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
  <parameter name="DIAG_RLD3_ABSTRACT_PHY" value="false" />
  <parameter name="PORT_MEM_CK_N_PINLOC_0" value="58369" />
  <parameter name="MEM_DDR4_TDSS_CYC" value="0.18" />
  <parameter name="DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
  <parameter name="SEC_HMC_CFG_MEM_IF_ROWADDR_WIDTH" value="row_width_16" />
  <parameter name="PORT_MEM_CK_N_PINLOC_1" value="0" />
  <parameter name="NUM_OF_RTL_TILES" value="3" />
  <parameter name="PORT_MEM_CK_N_PINLOC_4" value="0" />
  <parameter name="MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
  <parameter name="PORT_MEM_CK_N_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_DQ_PER_WR_GROUP" value="9" />
  <parameter name="BOARD_RLD3_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_CA_PINLOC_16" value="0" />
  <parameter name="CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="MEM_LPDDR3_SPEEDBIN_ENUM" value="LPDDR3_SPEEDBIN_1600" />
  <parameter name="DIAG_DDR3_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR3_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR3_ABSTRACT_PHY" value="false" />
  <parameter name="SEC_HMC_CFG_MEM_IF_COLADDR_WIDTH" value="col_width_10" />
  <parameter name="MEM_RLD3_MR0" value="0" />
  <parameter name="PLL_SIM_VCO_FREQ_PS" value="944" />
  <parameter name="CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_ADDR_WIDTH" value="17" />
  <parameter name="MEM_DDR4_RCD_PARITY_CONTROL_WORD" value="13" />
  <parameter name="MEM_RLD2_TAS_NS" value="0.3" />
  <parameter name="CTRL_DDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR2_THD_NS" value="0.18" />
  <parameter name="CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC" value="4" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="system_bd_fpga_ddr4_cntrl" />
  <parameter name="MEM_RLD3_MR2" value="0" />
  <parameter name="PORT_CAL_DEBUG_BYTEEN_WIDTH" value="4" />
  <parameter name="MEM_RLD3_MR1" value="0" />
  <parameter name="PORT_DFT_NF_PLL_CNTSEL_WIDTH" value="4" />
  <parameter
     name="PHY_DDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TWTR_CYC" value="6" />
  <parameter name="PHY_AC_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_QDR2_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR4_CFG_GEN_DBE" value="false" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_4" value="0" />
  <parameter name="BOARD_LPDDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_3" value="0" />
  <parameter name="MEM_RLD2_DQ_PER_DEVICE" value="9" />
  <parameter name="MEM_DDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TQH_CYC" value="0.38" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR_DIFF_CHIP" value="5" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_2" value="0" />
  <parameter name="PHY_LPDDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_LDA_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PINS_DATA_IN_MODE_24" value="0" />
  <parameter
     name="MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="PINS_DATA_IN_MODE_25" value="0" />
  <parameter name="PINS_DATA_IN_MODE_26" value="0" />
  <parameter name="PINS_DATA_IN_MODE_27" value="0" />
  <parameter name="PINS_DATA_IN_MODE_28" value="0" />
  <parameter name="PINS_DATA_IN_MODE_29" value="0" />
  <parameter name="PORT_MEM_DK_WIDTH" value="1" />
  <parameter name="PORT_MEM_A_WIDTH" value="17" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR_DIFF_CHIP" value="5" />
  <parameter name="MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
  <parameter name="PINS_DATA_IN_MODE_20" value="0" />
  <parameter name="MEM_RLD3_TIH_DC_MV" value="100" />
  <parameter name="PINS_DATA_IN_MODE_21" value="0" />
  <parameter name="PINS_DATA_IN_MODE_22" value="0" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PINS_DATA_IN_MODE_23" value="0" />
  <parameter name="PORT_MEM_AP_WIDTH" value="1" />
  <parameter name="PHY_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_0" value="50" />
  <parameter name="PHY_DDR4_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_LPDDR3_TDQSS_CYC" value="1.25" />
  <parameter name="PINS_DATA_IN_MODE_13" value="9" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_4" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_5" value="50" />
  <parameter name="MEM_LPDDR3_TDS_AC_MV" value="150" />
  <parameter name="PINS_DATA_IN_MODE_14" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_3" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_6" value="50" />
  <parameter name="PINS_DATA_IN_MODE_15" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_6" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_7" value="50" />
  <parameter name="PINS_DATA_IN_MODE_16" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_5" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_8" value="50" />
  <parameter name="PINS_DATA_IN_MODE_17" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_0" value="24128520" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_1" value="50" />
  <parameter name="PINS_DATA_IN_MODE_18" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_2" value="50" />
  <parameter name="PINS_DATA_IN_MODE_19" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_2" value="137485419" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_3" value="50" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_1" value="99662883" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_4" value="50" />
  <parameter name="MEM_RLD2_TAH_NS" value="0.3" />
  <parameter name="MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
  <parameter name="BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PINS_DATA_IN_MODE_10" value="136614527" />
  <parameter name="BOARD_QDR4_WCLK_ISI_NS" value="0.0" />
  <parameter name="PINS_DATA_IN_MODE_11" value="153395145" />
  <parameter name="PINS_DATA_IN_MODE_12" value="153612872" />
  <parameter name="PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TTL_CKE_WIDTH" value="1" />
  <parameter name="PORT_MEM_CFG_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="PORT_MEM_RWA_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_RDATA_VALID_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_31" value="0" />
  <parameter name="PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_D_PINLOC_30" value="0" />
  <parameter name="DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_D_PINLOC_35" value="0" />
  <parameter name="PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PORT_MEM_D_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_33" value="0" />
  <parameter name="DLL_CODEWORD" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_32" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DM_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_37" value="0" />
  <parameter name="DIAG_ENABLE_JTAG_UART_HEX" value="false" />
  <parameter name="PORT_MEM_D_PINLOC_36" value="0" />
  <parameter name="SEC_HMC_CFG_MPS_ZQCAL_DISABLE" value="disable" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT_DIFF_BANK" value="2" />
  <parameter name="PORT_AFI_LD_N_WIDTH" value="1" />
  <parameter name="PHY_QDR2_AC_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_MEM_CLK_DISABLE_ENTRY_CYC" value="14" />
  <parameter name="MEM_DDR4_CS_PER_DIMM" value="1" />
  <parameter name="DQS_PACK_MODE" value="packed" />
  <parameter name="PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="BOARD_DDR3_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_PING_PONG_MODE" value="pingpong_off" />
  <parameter name="PORT_AFI_WPS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_41" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_40" value="0" />
  <parameter name="MEM_DDR4_TIS_PS" value="62" />
  <parameter name="PINS_DATA_IN_MODE_35" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_46" value="0" />
  <parameter name="MEM_DDR4_TIH_PS" value="87" />
  <parameter name="PINS_DATA_IN_MODE_36" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_45" value="0" />
  <parameter name="DIAG_RLD3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PINS_DATA_IN_MODE_37" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_44" value="0" />
  <parameter name="MEM_DDR3_TRP_NS" value="13.09" />
  <parameter name="PINS_DATA_IN_MODE_38" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_48" value="0" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PORT_MEM_D_PINLOC_47" value="0" />
  <parameter name="ABPHY_WRITE_PROTOCOL" value="0" />
  <parameter name="PINS_DATA_IN_MODE_30" value="0" />
  <parameter name="PINS_DATA_IN_MODE_31" value="0" />
  <parameter name="PINS_DATA_IN_MODE_32" value="0" />
  <parameter name="BOARD_DDR3_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PINS_DATA_IN_MODE_33" value="0" />
  <parameter name="PINS_DATA_IN_MODE_34" value="0" />
  <parameter name="CTRL_QDR2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="DLL_MODE" value="ctl_dynamic" />
  <parameter name="PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR4_TFAW_NS" value="30.0" />
  <parameter name="PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TDQSS_CYC" value="0.27" />
  <parameter name="PORT_MEM_K_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="SEC_HMC_CFG_RLD3_MULTIBANK_MODE" value="singlebank" />
  <parameter name="PHY_LPDDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_PING_PONG_MODE" value="pingpong_off" />
  <parameter name="MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
  <parameter name="MEM_RLD3_DQ_WIDTH" value="36" />
  <parameter name="PHY_CALIBRATED_OCT" value="true" />
  <parameter name="PORT_MEM_LBK0_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PLL_SIM_PHYCLK_1_FREQ_PS" value="3776" />
  <parameter name="PORT_MEM_C_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_RLD3_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_1" value="201326592" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_0" value="0" />
  <parameter name="DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_5" value="0" />
  <parameter name="SEC_HMC_CFG_WB_RESERVED_ENTRY" value="8" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_4" value="0" />
  <parameter name="PORT_AFI_DOFF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_3" value="0" />
  <parameter name="DIAG_ECLIPSE_DEBUG" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_2" value="0" />
  <parameter name="PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_QDR2_BL" value="4" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_9" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_8" value="0" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_7" value="0" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_6" value="0" />
  <parameter name="PORT_MEM_ACT_N_WIDTH" value="1" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
  <parameter name="PORT_MEM_BWS_N_WIDTH" value="1" />
  <parameter name="MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
  <parameter name="HMC_CTRL_DIMM_TYPE" value="component" />
  <parameter name="PRI_HMC_CFG_PERIOD_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_DDR3_TWTR_CYC" value="8" />
  <parameter name="BOARD_RLD3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD3_DK_WIDTH" value="2" />
  <parameter name="SEC_HMC_CFG_STARVE_LIMIT" value="10" />
  <parameter name="PORT_CTRL_USER_REFRESH_BANK_WIDTH" value="16" />
  <parameter name="MEM_DDR4_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
  <parameter name="MEM_TTL_NUM_OF_WRITE_GROUPS" value="8" />
  <parameter name="MEM_DDR4_TTL_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_CKE_PINLOC_1" value="0" />
  <parameter name="BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_CKE_PINLOC_0" value="55297" />
  <parameter name="PHY_DDR3_IO_VOLTAGE" value="1.5" />
  <parameter name="PORT_MEM_CKE_PINLOC_5" value="0" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_CKE_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CKE_PINLOC_3" value="0" />
  <parameter name="PRI_HMC_CFG_RD_TO_PCH" value="5" />
  <parameter name="PORT_MEM_CKE_PINLOC_2" value="0" />
  <parameter name="PORT_CLKS_SHARING_MASTER_OUT_WIDTH" value="32" />
  <parameter name="PORT_MEM_K_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
  <parameter name="MEM_DDR4_DLL_EN" value="true" />
  <parameter name="MEM_QDR4_QK_WIDTH" value="4" />
  <parameter name="MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="PHY_RLD3_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
  <parameter name="MEM_QDR4_TCKDK_MIN_PS" value="-150" />
  <parameter
     name="PHY_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PRI_HMC_CFG_REORDER_DATA" value="enable" />
  <parameter name="BOARD_QDR2_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DKA_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_CTRL_AST_CMD_DATA_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TDQSCK_PS" value="175" />
  <parameter name="PORT_MEM_D_WIDTH" value="1" />
  <parameter name="PINS_DB_OUT_BYPASS_6" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_7" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_8" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_9" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_2" value="15699967" />
  <parameter name="BOARD_QDR2_AC_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PINS_DB_OUT_BYPASS_3" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_4" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_5" value="0" />
  <parameter name="PORT_CAL_MASTER_ADDRESS_WIDTH" value="16" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_0" value="1" />
  <parameter name="PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_1" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_0" value="1" />
  <parameter name="PINS_DB_OUT_BYPASS_1" value="762839040" />
  <parameter name="MEM_DDR3_TRTP_CYC" value="8" />
  <parameter name="DIAG_DDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="CTRL_ECC_EN" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TRRD_CYC" value="6" />
  <parameter name="DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_TIMING_REGTEST_MODE" value="false" />
  <parameter name="PORT_AFI_WRANK_WIDTH" value="1" />
  <parameter name="PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TREFI_CYC" value="8320" />
  <parameter name="BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="OCT_CONTROL_WIDTH" value="16" />
  <parameter name="PORT_MEM_DQB_PINLOC_48" value="0" />
  <parameter name="DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PORT_MEM_CA_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_47" value="0" />
  <parameter name="PHY_RLD2_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_CA_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_46" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_44" value="0" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="PORT_MEM_CA_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_43" value="0" />
  <parameter name="PRI_HMC_CFG_MEM_IF_BGADDR_WIDTH" value="bg_width_1" />
  <parameter name="PORT_MEM_CA_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_42" value="0" />
  <parameter name="SWAP_DQS_A_B" value="false" />
  <parameter name="PRI_HMC_CFG_SRF_ZQCAL_DISABLE" value="disable" />
  <parameter name="PORT_MEM_RWA_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQ_WIDTH" value="64" />
  <parameter name="MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
  <parameter name="PINS_GPIO_MODE_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_PERIODIC_OCT_RECAL" value="false" />
  <parameter name="MEM_QDR4_DATA_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_PERIOD_DQSTRK_INTERVAL" value="512" />
  <parameter name="DQS_BUS_MODE_ENUM" value="DQS_BUS_MODE_X8_X9" />
  <parameter name="SEC_HMC_CFG_DQS_TRACKING_EN" value="disable" />
  <parameter name="PHY_RLD2_USER_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_DOFF_N_PINLOC_0" value="0" />
  <parameter name="LANES_PER_TILE" value="4" />
  <parameter name="CTRL_DDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PHY_RLD3_IO_VOLTAGE" value="1.2" />
  <parameter name="PRI_WDATA_LANE_INDEX" value="3" />
  <parameter name="BOARD_RLD3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TDQSQ_PS" value="75" />
  <parameter name="MEM_DDR4_TWTR_S_CYC" value="2" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
  <parameter name="MEM_QDR4_QK_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_RLD3_DM_WIDTH" value="2" />
  <parameter name="PLL_BW_CTRL" value="pll_bw_res_setting2" />
  <parameter name="MEM_DDR3_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_top.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_io_aux.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_bufs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_se_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_se_o.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_df_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_df_o.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_cp_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_bdir_df.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_bdir_se.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_unused.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll_fast_sim.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll_extra_clks.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_oct.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_core_clks_rsts.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hps_clks_rsts.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles_wrap.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles_abphy.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_abphy_mux.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_avl_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_sideband_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_mmr_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_amm_data_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_ast_data_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_afi_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_seq_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_regs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_oct.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_oct_um_fsm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_ip_parameters.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_utils.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_parameters.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_pin_map.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_report_io_timing.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_report_timing.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_report_timing_core.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_seq_params_sim.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_seq_params_sim.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_seq_params_synth.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_seq_params_synth.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_seq_cal.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_readme.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_top.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_io_aux.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_bufs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_se_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_se_o.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_df_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_df_o.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_cp_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_bdir_df.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_bdir_se.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_unused.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll_fast_sim.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll_extra_clks.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_oct.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_core_clks_rsts.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hps_clks_rsts.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles_wrap.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles_abphy.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_abphy_mux.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_avl_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_sideband_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_mmr_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_amm_data_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_ast_data_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_afi_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_seq_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_regs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_oct.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_oct_um_fsm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_ip_parameters.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_utils.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_parameters.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_pin_map.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_report_io_timing.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_report_timing.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_report_timing_core.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_seq_params_sim.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_seq_params_sim.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_seq_params_synth.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_seq_params_synth.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_seq_cal.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_s254kwy_readme.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_altera_emif_181_gw6i5oi" as="arch" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_arch_nf_181_s254kwy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif_cal_slave_nf"
   version="18.1"
   name="system_bd_altera_emif_cal_slave_nf_181_bp3yf6q">
  <parameter
     name="SOFT_RAM_HEXFILE"
     value="../../emif/ip_arch_nf/src/seq_cal_soft_m20k.hex" />
  <parameter name="AUTO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ENABLE_JTAG_UART" value="false" />
  <parameter name="ENABLE_SOFT_RAM" value="true" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_cal_slave_nf_181\synth\system_bd_altera_emif_cal_slave_nf_181_bp3yf6q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_cal_slave_nf_181\synth\system_bd_altera_emif_cal_slave_nf_181_bp3yf6q_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_cal_slave_nf_181\synth\system_bd_altera_emif_cal_slave_nf_181_bp3yf6q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_cal_slave_nf_181\synth\system_bd_altera_emif_cal_slave_nf_181_bp3yf6q_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_cal_slave/ip_core_nf/altera_emif_cal_slave_nf_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_bd_altera_emif_181_gw6i5oi"
     as="cal_slave_component" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_cal_slave_nf_181_bp3yf6q"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_iih3una"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_onchip_memory2_181_76knrqa"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_76knrqa --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0061_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0061_ioaux_soft_ram_gen//system_bd_altera_avalon_onchip_memory2_181_76knrqa_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_reset_controller_181\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_reset_controller_181\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_reset_controller_181\synth\altera_reset_controller.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_reset_controller_181\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_reset_controller_181\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_reset_controller_181\synth\altera_reset_controller.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004,rst_controller_005" />
  <instantiator
     instantiator="system_bd_altera_emif_cal_slave_nf_181_bp3yf6q"
     as="rst_controller" />
  <instantiator
     instantiator="system_bd_adi_jesd204_10_a5iqoiy"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <instantiator instantiator="system_bd_jesd204_phy_10_y3vze4y" as="rst_controller" />
  <instantiator instantiator="system_bd_jesd204_phy_10_yzziaaq" as="rst_controller" />
  <instantiator
     instantiator="system_bd_adi_jesd204_10_wp44ijy"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_arria10_interface_generator"
   version="14.0"
   name="system_bd_altera_arria10_interface_generator_140_3ckwcii">
  <parameter name="qipEntries" value="" />
  <parameter
     name="interfaceDefinition"
     value="constraints {{create_clock -period 5.7142857142857144 [get_pins -compatibility_mode *|fpga_interfaces|s2f_user0_clk*]} {create_clock -name hps_i2c_internal -period 2500.000 [get_registers {*~l4_sp_clk.reg}]}} instances {interrupts {signal_widths {} parameters {} location HPSINTERFACEINTERRUPTS_X78_Y126_N96 entity_name twentynm_hps_interface_interrupts signal_default_terminations {} signal_terminations {}} boot_from_fpga {signal_widths {f2s_bsel 3 f2s_boot_from_fpga_on_failure 1 f2s_bsel_en 1 f2s_boot_from_fpga_ready 1} parameters {} location HPSINTERFACEBOOTFROMFPGA_X79_Y118_N96 entity_name twentynm_hps_interface_boot_from_fpga signal_default_terminations {f2s_bsel 0 f2s_boot_from_fpga_on_failure 0 f2s_bsel_en 0 f2s_boot_from_fpga_ready 0} signal_terminations {f2s_bsel {2:0 1} f2s_boot_from_fpga_on_failure {0:0 0} f2s_bsel_en {0:0 0} f2s_boot_from_fpga_ready {0:0 0}}} clocks_resets {signal_widths {f2s_free_clk 1 f2s_pending_rst_ack 1 f2s_warm_rst_req_n 1 f2s_dbg_rst_req_n 1} parameters {} location HPSINTERFACECLOCKSRESETS_X78_Y114_N96 entity_name twentynm_hps_interface_clocks_resets signal_default_terminations {f2s_free_clk 1 f2s_pending_rst_ack 1 f2s_warm_rst_req_n 1 f2s_dbg_rst_req_n 1} signal_terminations {f2s_free_clk {0:0 0} f2s_pending_rst_ack {0:0 1} f2s_warm_rst_req_n {0:0 1} f2s_dbg_rst_req_n {0:0 1}}} hps2fpga_light_weight {parameters {DWIDTH 32} signal_widths {port_size_config_1 1 port_size_config_0 1} entity_name twentynm_hps_rl_interface_hps2fpga_light_weight location {} signal_terminations {port_size_config_1 {0:0 0} port_size_config_0 {0:0 1}} signal_default_terminations {port_size_config_1 0 port_size_config_0 0}} emif_interface {signal_widths {} parameters {} location HPSINTERFACEDDR_X78_Y117_N96 entity_name a10_hps_emif_interface signal_default_terminations {} signal_terminations {}} debug_apb {signal_widths {F2S_PCLKENDBG 1 F2S_DBGAPB_DISABLE 1} parameters {} location HPSINTERFACEDBGAPB_X78_Y116_N96 entity_name twentynm_hps_interface_dbg_apb signal_default_terminations {F2S_PCLKENDBG 0 F2S_DBGAPB_DISABLE 0} signal_terminations {F2S_PCLKENDBG {0:0 0} F2S_DBGAPB_DISABLE {0:0 0}}} @orderednames {clocks_resets debug_apb boot_from_fpga emif_interface fpga2hps hps2fpga_light_weight hps2fpga f2sdram interrupts peripheral_i2c1} peripheral_i2c1 {signal_widths {} parameters {} location HPSINTERFACEPERIPHERALI2C_X78_Y134_N96 entity_name twentynm_hps_interface_peripheral_i2c signal_default_terminations {} signal_terminations {}} f2sdram {signal_widths {fpga2sdram2_w_data 128 fpga2sdram2_ar_len 4 fpga2sdram2_w_last 1 f2s_sdram2_aw_clk 1 fpga2sdram2_aw_prot 3 f2s_sdram2_b_clk 1 f2s_sdram2_r_clk 1 fpga2sdram2_w_valid 1 fpga2sdram2_aw_user 5 fpga2sdram2_aw_len 4 fpga2sdram2_ar_cache 4 fpga2sdram2_ar_prot 3 fpga2sdram2_aw_lock 2 f2s_sdram2_rst_n 1 fpga2sdram2_ar_user 5 fpga2sdram2_w_strb 16 fpga2sdram_port_size_config 4 f2s_sdram2_w_clk 1 fpga2sdram2_ar_valid 1 fpga2sdram2_aw_addr 32 fpga2sdram2_ar_burst 2 fpga2sdram2_aw_size 3 fpga2sdram2_aw_cache 4 fpga2sdram2_ar_lock 2 fpga2sdram2_w_id 4 f2s_sdram2_clk 1 fpga2sdram2_aw_id 4 fpga2sdram2_ar_addr 32 fpga2sdram2_ar_size 3 fpga2sdram2_r_ready 1 f2s_sdram2_ar_clk 1 fpga2sdram2_b_ready 1 fpga2sdram2_ar_id 4 fpga2sdram2_aw_burst 2 fpga2sdram2_aw_valid 1} parameters {DWIDTH0 128 DEPTH 4 mode 3} location {} entity_name twentynm_hps_rl_mode2_fpga2sdram signal_default_terminations {fpga2sdram2_w_data 1 fpga2sdram2_ar_len 1 fpga2sdram2_w_last 1 f2s_sdram2_aw_clk 1 fpga2sdram2_aw_prot 1 f2s_sdram2_b_clk 1 f2s_sdram2_r_clk 1 fpga2sdram2_w_valid 1 fpga2sdram2_aw_user 1 fpga2sdram2_aw_len 1 fpga2sdram2_ar_cache 1 fpga2sdram2_ar_prot 1 fpga2sdram2_aw_lock 1 f2s_sdram2_rst_n 1 fpga2sdram2_ar_user 1 fpga2sdram2_w_strb 1 fpga2sdram_port_size_config 0 f2s_sdram2_w_clk 1 fpga2sdram2_ar_valid 1 fpga2sdram2_aw_addr 1 fpga2sdram2_ar_burst 1 fpga2sdram2_aw_size 1 fpga2sdram2_aw_cache 1 fpga2sdram2_ar_lock 1 fpga2sdram2_w_id 1 f2s_sdram2_clk 1 fpga2sdram2_aw_id 1 fpga2sdram2_ar_addr 1 fpga2sdram2_ar_size 1 fpga2sdram2_r_ready 1 f2s_sdram2_ar_clk 1 fpga2sdram2_b_ready 1 fpga2sdram2_ar_id 1 fpga2sdram2_aw_burst 1 fpga2sdram2_aw_valid 1} signal_terminations {fpga2sdram2_w_data {127:0 0} fpga2sdram2_ar_len {3:0 0} fpga2sdram2_w_last {0:0 0} f2s_sdram2_aw_clk {0:0 0} fpga2sdram2_aw_prot {2:0 0} f2s_sdram2_b_clk {0:0 0} f2s_sdram2_r_clk {0:0 0} fpga2sdram2_w_valid {0:0 0} fpga2sdram2_aw_user {4:0 0} fpga2sdram2_aw_len {3:0 0} fpga2sdram2_ar_cache {3:0 0} fpga2sdram2_ar_prot {2:0 0} fpga2sdram2_aw_lock {1:0 0} f2s_sdram2_rst_n {0:0 0} fpga2sdram2_ar_user {4:0 0} fpga2sdram2_w_strb {15:0 0} fpga2sdram_port_size_config {3:0 14} f2s_sdram2_w_clk {0:0 0} fpga2sdram2_ar_valid {0:0 0} fpga2sdram2_aw_addr {31:0 0} fpga2sdram2_ar_burst {1:0 0} fpga2sdram2_aw_size {2:0 0} fpga2sdram2_aw_cache {3:0 0} fpga2sdram2_ar_lock {1:0 0} fpga2sdram2_w_id {3:0 0} f2s_sdram2_clk {0:0 0} fpga2sdram2_aw_id {3:0 0} fpga2sdram2_ar_addr {31:0 0} fpga2sdram2_ar_size {2:0 0} fpga2sdram2_r_ready {0:0 0} f2s_sdram2_ar_clk {0:0 0} fpga2sdram2_b_ready {0:0 0} fpga2sdram2_ar_id {3:0 0} fpga2sdram2_aw_burst {1:0 0} fpga2sdram2_aw_valid {0:0 0}}} hps2fpga {signal_widths {port_size_config_1 1 port_size_config_2 1 port_size_config_3 1 port_size_config_0 1} parameters {} location {} entity_name twentynm_hps_rl_interface_hps2fpga signal_default_terminations {port_size_config_1 0 port_size_config_2 0 port_size_config_3 0 port_size_config_0 0} signal_terminations {port_size_config_1 {0:0 0} port_size_config_2 {0:0 0} port_size_config_3 {0:0 0} port_size_config_0 {0:0 0}}} fpga2hps {signal_widths {port_size_config_1 1 port_size_config_2 1 port_size_config_3 1 port_size_config_0 1} parameters {} location {} entity_name twentynm_hps_rl_interface_fpga2hps signal_default_terminations {port_size_config_1 0 port_size_config_2 0 port_size_config_3 0 port_size_config_0 0} signal_terminations {port_size_config_1 {0:0 0} port_size_config_2 {0:0 0} port_size_config_3 {0:0 0} port_size_config_0 {0:0 0}}}} interfaces {@orderednames {h2f_reset f2h_cold_reset_req h2f_user0_clock emif h2f_lw_axi_clock h2f_lw_axi_reset h2f_lw_axi_master f2sdram0_clock f2sdram0_reset f2sdram0_data f2h_irq0 f2h_irq1 i2c1_scl_in i2c1_clk i2c1} h2f_reset {properties {synchronousEdges none associatedResetSinks f2h_cold_reset_req} direction Output type reset signals {@orderednames h2f_rst_n h2f_rst_n {width 1 properties {} instance_name clocks_resets internal_name s2f_user3_clk direction Output role reset_n fragments {}}}} f2h_cold_reset_req {properties {synchronousEdges none} direction Input type reset signals {@orderednames f2h_cold_rst_req_n f2h_cold_rst_req_n {width 1 properties {} instance_name clocks_resets internal_name f2s_cold_rst_req_n direction Input role reset_n fragments {}}}} h2f_user0_clock {properties {clockRate 175000000 clockRateKnown true} direction Output type clock signals {@orderednames s2f_user0_clk s2f_user0_clk {width 1 properties {} instance_name clocks_resets internal_name s2f_user0_clk direction Output role clk fragments {}}}} emif {properties {} direction Output type conduit signals {@orderednames {emif_emif_to_hps emif_hps_to_emif emif_emif_to_gp emif_gp_to_emif} emif_emif_to_hps {width 4096 properties {} instance_name emif_interface internal_name emif_to_hps direction Input role emif_to_hps fragments {}} emif_hps_to_emif {width 4096 properties {} instance_name emif_interface internal_name hps_to_emif direction Output role hps_to_emif fragments {}} emif_emif_to_gp {width 1 properties {} instance_name emif internal_name emif_emif_to_gp direction Input role emif_to_gp fragments {}} emif_gp_to_emif {width 2 properties {} instance_name emif internal_name emif_gp_to_emif direction Output role gp_to_emif fragments {}}}} h2f_lw_axi_clock {properties {} direction Input type clock signals {@orderednames h2f_lw_axi_clk h2f_lw_axi_clk {width 1 properties {} instance_name h2f_lw_axi_clock internal_name h2f_lw_axi_clk direction Input role clk fragments @intermediate(0:0)}}} h2f_lw_axi_reset {properties {associatedClock h2f_lw_axi_clock} direction Input type reset signals {@orderednames h2f_lw_axi_rst h2f_lw_axi_rst {width 1 properties {} instance_name hps2fpga_light_weight internal_name rst_n direction Input role reset_n fragments {}}}} h2f_lw_axi_master {id_width 4 address_width 21 data_width 32 properties {readIssuingCapability 8 associatedClock h2f_lw_axi_clock combinedIssuingCapability 8 associatedReset h2f_lw_axi_reset writeIssuingCapability 8} direction master type axi signals {@orderednames {h2f_lw_AWID h2f_lw_AWADDR h2f_lw_AWLEN h2f_lw_AWSIZE h2f_lw_AWBURST h2f_lw_AWLOCK h2f_lw_AWCACHE h2f_lw_AWPROT h2f_lw_AWVALID h2f_lw_AWREADY h2f_lw_AWUSER h2f_lw_WID h2f_lw_WDATA h2f_lw_WSTRB h2f_lw_WLAST h2f_lw_WVALID h2f_lw_WREADY h2f_lw_BID h2f_lw_BRESP h2f_lw_BVALID h2f_lw_BREADY h2f_lw_ARID h2f_lw_ARADDR h2f_lw_ARLEN h2f_lw_ARSIZE h2f_lw_ARBURST h2f_lw_ARLOCK h2f_lw_ARCACHE h2f_lw_ARPROT h2f_lw_ARVALID h2f_lw_ARREADY h2f_lw_ARUSER h2f_lw_RID h2f_lw_RDATA h2f_lw_RRESP h2f_lw_RLAST h2f_lw_RVALID h2f_lw_RREADY} h2f_lw_AWID {width 4 properties {} instance_name hps2fpga_light_weight internal_name aw_id direction Output role awid fragments {}} h2f_lw_AWADDR {width 21 properties {} instance_name hps2fpga_light_weight internal_name aw_addr direction Output role awaddr fragments {}} h2f_lw_AWLEN {width 4 properties {} instance_name hps2fpga_light_weight internal_name aw_len direction Output role awlen fragments {}} h2f_lw_AWSIZE {width 3 properties {} instance_name hps2fpga_light_weight internal_name aw_size direction Output role awsize fragments {}} h2f_lw_AWBURST {width 2 properties {} instance_name hps2fpga_light_weight internal_name aw_burst direction Output role awburst fragments {}} h2f_lw_AWLOCK {width 2 properties {} instance_name hps2fpga_light_weight internal_name aw_lock direction Output role awlock fragments {}} h2f_lw_AWCACHE {width 4 properties {} instance_name hps2fpga_light_weight internal_name aw_cache direction Output role awcache fragments {}} h2f_lw_AWPROT {width 3 properties {} instance_name hps2fpga_light_weight internal_name aw_prot direction Output role awprot fragments {}} h2f_lw_AWVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name aw_valid direction Output role awvalid fragments {}} h2f_lw_AWREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name aw_ready direction Input role awready fragments {}} h2f_lw_AWUSER {width 5 properties {} instance_name hps2fpga_light_weight internal_name aw_user direction Output role awuser fragments {}} h2f_lw_WID {width 4 properties {} instance_name hps2fpga_light_weight internal_name w_id direction Output role wid fragments {}} h2f_lw_WDATA {width 32 properties {} instance_name hps2fpga_light_weight internal_name w_data direction Output role wdata fragments {}} h2f_lw_WSTRB {width 4 properties {} instance_name hps2fpga_light_weight internal_name w_strb direction Output role wstrb fragments {}} h2f_lw_WLAST {width 1 properties {} instance_name hps2fpga_light_weight internal_name w_last direction Output role wlast fragments {}} h2f_lw_WVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name w_valid direction Output role wvalid fragments {}} h2f_lw_WREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name w_ready direction Input role wready fragments {}} h2f_lw_BID {width 4 properties {} instance_name hps2fpga_light_weight internal_name b_id direction Input role bid fragments {}} h2f_lw_BRESP {width 2 properties {} instance_name hps2fpga_light_weight internal_name b_resp direction Input role bresp fragments {}} h2f_lw_BVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name b_valid direction Input role bvalid fragments {}} h2f_lw_BREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name b_ready direction Output role bready fragments {}} h2f_lw_ARID {width 4 properties {} instance_name hps2fpga_light_weight internal_name ar_id direction Output role arid fragments {}} h2f_lw_ARADDR {width 21 properties {} instance_name hps2fpga_light_weight internal_name ar_addr direction Output role araddr fragments {}} h2f_lw_ARLEN {width 4 properties {} instance_name hps2fpga_light_weight internal_name ar_len direction Output role arlen fragments {}} h2f_lw_ARSIZE {width 3 properties {} instance_name hps2fpga_light_weight internal_name ar_size direction Output role arsize fragments {}} h2f_lw_ARBURST {width 2 properties {} instance_name hps2fpga_light_weight internal_name ar_burst direction Output role arburst fragments {}} h2f_lw_ARLOCK {width 2 properties {} instance_name hps2fpga_light_weight internal_name ar_lock direction Output role arlock fragments {}} h2f_lw_ARCACHE {width 4 properties {} instance_name hps2fpga_light_weight internal_name ar_cache direction Output role arcache fragments {}} h2f_lw_ARPROT {width 3 properties {} instance_name hps2fpga_light_weight internal_name ar_prot direction Output role arprot fragments {}} h2f_lw_ARVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name ar_valid direction Output role arvalid fragments {}} h2f_lw_ARREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name ar_ready direction Input role arready fragments {}} h2f_lw_ARUSER {width 5 properties {} instance_name hps2fpga_light_weight internal_name ar_user direction Output role aruser fragments {}} h2f_lw_RID {width 4 properties {} instance_name hps2fpga_light_weight internal_name r_id direction Input role rid fragments {}} h2f_lw_RDATA {width 32 properties {} instance_name hps2fpga_light_weight internal_name r_data direction Input role rdata fragments {}} h2f_lw_RRESP {width 2 properties {} instance_name hps2fpga_light_weight internal_name r_resp direction Input role rresp fragments {}} h2f_lw_RLAST {width 1 properties {} instance_name hps2fpga_light_weight internal_name r_last direction Input role rlast fragments {}} h2f_lw_RVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name r_valid direction Input role rvalid fragments {}} h2f_lw_RREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name r_ready direction Output role rready fragments {}}}} f2sdram0_clock {properties {} direction Input type clock signals {@orderednames f2sdram0_clk f2sdram0_clk {width 1 properties {} instance_name f2sdram0_clock internal_name f2sdram0_clk direction Input role clk fragments @intermediate(7:7)}}} f2sdram0_reset {properties {associatedClock f2sdram0_clock} direction Input type reset signals {@orderednames f2s_sdram0_rst f2s_sdram0_rst {width 1 properties {} instance_name f2sdram internal_name f2s_sdram0_rst_n direction Input role reset_n fragments {}}}} f2sdram0_data {address_width 32 data_width 128 properties {readDataReorderingDepth 8 writeAcceptanceCapability 8 associatedClock f2sdram0_clock readAcceptanceCapability 8 combinedAcceptanceCapability 8 associatedReset f2sdram0_reset} direction slave bfm_type f2sdram type axi signals {@orderednames {f2sdram0_ARADDR f2sdram0_ARBURST f2sdram0_ARCACHE f2sdram0_ARID f2sdram0_ARLEN f2sdram0_ARLOCK f2sdram0_ARPROT f2sdram0_ARREADY f2sdram0_ARSIZE f2sdram0_ARUSER f2sdram0_ARVALID f2sdram0_AWADDR f2sdram0_AWBURST f2sdram0_AWCACHE f2sdram0_AWID f2sdram0_AWLEN f2sdram0_AWLOCK f2sdram0_AWPROT f2sdram0_AWREADY f2sdram0_AWSIZE f2sdram0_AWUSER f2sdram0_AWVALID f2sdram0_WDATA f2sdram0_WID f2sdram0_WLAST f2sdram0_WREADY f2sdram0_WSTRB f2sdram0_WVALID f2sdram0_BID f2sdram0_BREADY f2sdram0_BRESP f2sdram0_BVALID f2sdram0_RDATA f2sdram0_RID f2sdram0_RLAST f2sdram0_RREADY f2sdram0_RRESP f2sdram0_RVALID} f2sdram0_ARADDR {width 32 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_addr direction input role araddr fragments {}} f2sdram0_ARBURST {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_burst direction input role arburst fragments {}} f2sdram0_ARCACHE {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_cache direction input role arcache fragments {}} f2sdram0_ARID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_id direction input role arid fragments {}} f2sdram0_ARLEN {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_len direction input role arlen fragments {}} f2sdram0_ARLOCK {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_lock direction input role arlock fragments {}} f2sdram0_ARPROT {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_prot direction input role arprot fragments {}} f2sdram0_ARREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_ready direction output role arready fragments {}} f2sdram0_ARSIZE {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_size direction input role arsize fragments {}} f2sdram0_ARUSER {width 5 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_user direction input role aruser fragments {}} f2sdram0_ARVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_valid direction input role arvalid fragments {}} f2sdram0_AWADDR {width 32 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_addr direction input role awaddr fragments {}} f2sdram0_AWBURST {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_burst direction input role awburst fragments {}} f2sdram0_AWCACHE {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_cache direction input role awcache fragments {}} f2sdram0_AWID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_id direction input role awid fragments {}} f2sdram0_AWLEN {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_len direction input role awlen fragments {}} f2sdram0_AWLOCK {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_lock direction input role awlock fragments {}} f2sdram0_AWPROT {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_prot direction input role awprot fragments {}} f2sdram0_AWREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_ready direction output role awready fragments {}} f2sdram0_AWSIZE {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_size direction input role awsize fragments {}} f2sdram0_AWUSER {width 5 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_user direction input role awuser fragments {}} f2sdram0_AWVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_valid direction input role awvalid fragments {}} f2sdram0_WDATA {width 128 properties {} instance_name f2sdram internal_name fpga2sdram0_w_data direction input role wdata fragments {}} f2sdram0_WID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_w_id direction input role wid fragments {}} f2sdram0_WLAST {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_w_last direction input role wlast fragments {}} f2sdram0_WREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_w_ready direction output role wready fragments {}} f2sdram0_WSTRB {width 16 properties {} instance_name f2sdram internal_name fpga2sdram0_w_strb direction input role wstrb fragments {}} f2sdram0_WVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_w_valid direction input role wvalid fragments {}} f2sdram0_BID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_b_id direction output role bid fragments {}} f2sdram0_BREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_b_ready direction input role bready fragments {}} f2sdram0_BRESP {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_b_resp direction output role bresp fragments {}} f2sdram0_BVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_b_valid direction output role bvalid fragments {}} f2sdram0_RDATA {width 128 properties {} instance_name f2sdram internal_name fpga2sdram0_r_data direction output role rdata fragments {}} f2sdram0_RID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_r_id direction output role rid fragments {}} f2sdram0_RLAST {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_r_last direction output role rlast fragments {}} f2sdram0_RREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_r_ready direction input role rready fragments {}} f2sdram0_RRESP {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_r_resp direction output role rresp fragments {}} f2sdram0_RVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_r_valid direction output role rvalid fragments {}}}} f2h_irq0 {properties {} direction receiver type interrupt signals {@orderednames f2h_irq_p0 f2h_irq_p0 {width 32 properties {} instance_name interrupts internal_name f2s_fpga_irq direction Input role irq fragments interrupts:f2s_fpga_irq(31:0)}}} f2h_irq1 {properties {} direction receiver type interrupt signals {@orderednames f2h_irq_p1 f2h_irq_p1 {width 32 properties {} instance_name interrupts internal_name f2s_fpga_irq direction Input role irq fragments interrupts:f2s_fpga_irq(63:32)}}} i2c1_scl_in {properties {} direction Input no_export 0 type clock signals {@orderednames i2c1_scl_i i2c1_scl_i {width 1 properties {} instance_name peripheral_i2c1 internal_name scl_i direction Input role clk fragments {}}}} i2c1_clk {properties {clockRate 100000000.0 clockRateKnown true} direction Output no_export 0 type clock signals {@orderednames i2c1_scl_oe i2c1_scl_oe {width 1 properties {} instance_name peripheral_i2c1 internal_name scl_oe direction Output role clk fragments {}}}} i2c1 {properties {} direction Input no_export 0 type conduit signals {@orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {width 1 properties {} instance_name peripheral_i2c1 internal_name sda_i direction Input role sda_i fragments {}} i2c1_sda_oe {width 1 properties {} instance_name peripheral_i2c1 internal_name sda_oe direction Output role sda_oe fragments {}}}}} properties {} interface_sim_style {} raw_assigns {{{intermediate[1:1]} {intermediate[0:0]}} {{intermediate[2:2]} {intermediate[0:0]}} {{intermediate[3:3]} {intermediate[0:0]}} {{intermediate[4:4]} {intermediate[0:0]}} {{intermediate[5:5]} {intermediate[0:0]}} {{intermediate[6:6]} {intermediate[0:0]}} {{intermediate[8:8]} {intermediate[7:7]}} {{intermediate[9:9]} {intermediate[7:7]}} {{intermediate[10:10]} {intermediate[7:7]}} {{intermediate[11:11]} {intermediate[7:7]}} {{intermediate[12:12]} {intermediate[7:7]}} {{intermediate[13:13]} {intermediate[7:7]}}} intermediate_wire_count 14 raw_assign_sim_style {} wires_to_fragments {{intermediate 1} {input hps2fpga_light_weight:clk(0:0)} {intermediate 10} {input f2sdram:f2s_sdram0_b_clk(0:0)} {intermediate 2} {input hps2fpga_light_weight:w_clk(0:0)} {intermediate 11} {input f2sdram:f2s_sdram0_ar_clk(0:0)} {intermediate 3} {input hps2fpga_light_weight:b_clk(0:0)} {intermediate 12} {input f2sdram:f2s_sdram0_r_clk(0:0)} {intermediate 4} {input hps2fpga_light_weight:ar_clk(0:0)} {intermediate 13} {input f2sdram:f2s_sdram0_aw_clk(0:0)} {intermediate 5} {input hps2fpga_light_weight:r_clk(0:0)} {intermediate 6} {input hps2fpga_light_weight:aw_clk(0:0)} {intermediate 8} {input f2sdram:f2s_sdram0_clk(0:0)} {intermediate 9} {input f2sdram:f2s_sdram0_w_clk(0:0)}} wire_sim_style {}" />
  <parameter name="ignoreSimulation" value="false" />
  <parameter name="hps_parameter_map" value="" />
  <parameter name="device" value="10AS048H3F34E2SG" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_interface_generator_140\synth\system_bd_altera_arria10_interface_generator_140_3ckwcii.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_interface_generator_140\synth\system_bd_altera_arria10_interface_generator_140_3ckwcii.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_interface_generator_140\synth\hps_a10_lib.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_interface_generator_140\synth\system_bd_altera_arria10_interface_generator_140_3ckwcii.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_interface_generator_140\synth\system_bd_altera_arria10_interface_generator_140_3ckwcii.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_interface_generator_140\synth\hps_a10_lib.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_arria10_hps_181_xmqpmyi"
     as="fpga_interfaces" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_arria10_interface_generator_140_3ckwcii"</message>
  </messages>
 </entity>
 <entity
   kind="altera_arria10_hps_io"
   version="18.1"
   name="system_bd_altera_arria10_hps_io_181_sktkmzq">
  <parameter name="AUTO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="hps_parameter_map"
     value="H2F_DEBUG_APB_CLOCK_FREQ 100 quartus_ini_hps_ip_enable_jtag false MAINPLLGRP_NOC_CNT 4 SPIS1_Mode N/A MAINPLLGRP_SDMMC_CNT 900 test_iface_definition {DFT_IN_ADVANCE 1 input DFT_IN_ATPG_CLK_SEL_N 1 input DFT_IN_ATPG_MODE_N 1 input DFT_IN_BIST_CPU_SI 1 input DFT_IN_BIST_L2_SI 1 input DFT_IN_BIST_PERI_SI 3 input DFT_IN_BIST_RST_N 1 input DFT_IN_BIST_SE_N 1 input DFT_IN_BISTCLK 1 input DFT_IN_BISTEN_N 1 input DFT_IN_BWADJ 12 input DFT_IN_CLKF 13 input DFT_IN_CLKOD 11 input DFT_IN_CLKOD_CTL 1 input DFT_IN_CLKOD_SCANCLK 1 input DFT_IN_CLKOD_SCANIN 1 input DFT_IN_CLKR 6 input DFT_IN_COMPRESS_ENABLE_N 1 input DFT_IN_ECCBYP_N 1 input DFT_IN_ENSAT 1 input DFT_IN_FASTEN 1 input DFT_IN_FREECLK_EN_N 1 input DFT_IN_IO_CONTROL 20 input DFT_IN_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_IO_TEST_MODE_N 1 input DFT_IN_JTAG_MODE 1 input DFT_IN_JTAG_UPDATE_DR 1 input DFT_IN_JTGHIGHZ 1 input DFT_IN_L4MPCLK_DIV_CTL_N 1 input DFT_IN_MAINPLL_BG_PWRDN 1 input DFT_IN_MAINPLL_BG_RESET 1 input DFT_IN_MAINPLL_REG_PWRDN 1 input DFT_IN_MAINPLL_REG_RESET 1 input DFT_IN_MAINPLL_REG_TEST_SEL 1 input DFT_IN_MEM_CPU_SI 1 input DFT_IN_MEM_L2_SI 1 input DFT_IN_MEM_PERI_SI 3 input DFT_IN_MEM_SE_N 1 input DFT_IN_MPFE_ATPG_MODE_N 1 input DFT_IN_MPFE_CLK_SEL_N 1 input DFT_IN_MPFE_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_MPFE_OCC_BYPASS_N 1 input DFT_IN_MPFE_OCC_ENABLE_N 1 input DFT_IN_MPFE_OCC_SI 1 input DFT_IN_MPFE_PIPELINE_SCAN_EN_N 1 input DFT_IN_MPFE_SCANEN_N 1 input DFT_IN_MPFE_SCANIN 14 input DFT_IN_MPFE_TEST_CLK_0 1 input DFT_IN_MPFE_TEST_CLK_1 1 input DFT_IN_MPFE_TEST_CLK_2 1 input DFT_IN_MPFE_TEST_CLOCK_EN_N 1 input DFT_IN_MPFE_TEST_MODE_N 1 input DFT_IN_MTESTEN_N 1 input DFT_IN_NOC_LEFT_SCANIN 15 input DFT_IN_NOC_RIGHT_SCANIN 10 input DFT_IN_OCC_ENABLE_N 1 input DFT_IN_OUTRESET 1 input DFT_IN_OUTRESETALL 1 input DFT_IN_PERIPHPLL_BG_PWRDN 1 input DFT_IN_PERIPHPLL_BG_RESET 1 input DFT_IN_PERIPHPLL_REG_PWRDN 1 input DFT_IN_PERIPHPLL_REG_RESET 1 input DFT_IN_PERIPHPLL_REG_TEST_SEL 1 input DFT_IN_PINMUX_SCANEN 1 input DFT_IN_PINMUX_SCANIN 1 input DFT_IN_PIPELINE_SCAN_EN_N 1 input DFT_IN_PLL_CLK_TESTBUS_SEL 4 input DFT_IN_PLL_DEBUG_TESTBUS_SEL 4 input DFT_IN_PLL_REG_EXT_SEL 1 input DFT_IN_PLL_REG_TEST_DRV 1 input DFT_IN_PLL_REG_TEST_OUT 1 input DFT_IN_PLL_REG_TEST_REP 1 input DFT_IN_PLLBYPASS 1 input DFT_IN_PLLBYPASS_SEL_N 1 input DFT_IN_PLLTEST_INPUT_EN_N 1 input DFT_IN_PRBS_TEST_ENABLE_N 1 input DFT_IN_PWRDN 1 input DFT_IN_REG_TEST_INT_EN_N 1 input DFT_IN_RESET 1 input DFT_IN_SCANEN_N 1 input DFT_IN_STEP 1 input DFT_IN_TCK 1 input DFT_IN_TDI 1 input DFT_IN_TEST 1 input DFT_IN_TEST_CLOCK 1 input DFT_IN_TEST_CLOCK_EN_N 60 input DFT_IN_TEST_INIT_N 1 input DFT_IN_TEST_SI 50 input DFT_IN_TESTMODE_N 1 input DFX_IN_RINGO_DATAIN 1 input DFX_IN_RINGO_ENABLE_N 1 input DFX_IN_RINGO_SCAN_EN_N 1 input DFX_IN_T2_CLK 1 input DFX_IN_T2_DATAIN 1 input DFX_IN_T2_SCAN_EN_N 1 input DFT_OUT_BIST_CPU_SO 1 output DFT_OUT_BIST_L2_SO 1 output DFT_OUT_BIST_PERI_SO 3 output DFT_OUT_CLKOD_SCANOUT 1 output DFT_OUT_MAINPLL_CLKOUT_0_7 1 output DFT_OUT_MAINPLL_CLKOUT_8_15 1 output DFT_OUT_MAINPLL_DEBUGOUT 1 output DFT_OUT_MAINPLL_REG_TEST_INT 1 output DFT_OUT_MAINPLL_REG_TEST_SIG 1 output DFT_OUT_MEM_CPU_SO 1 output DFT_OUT_MEM_L2_SO 1 output DFT_OUT_MEM_PERI_SO 3 output DFT_OUT_MPFE_OCC_SO 1 output DFT_OUT_MPFE_SCANOUT 14 output DFT_OUT_NOC_LEFT_SCANOUT 15 output DFT_OUT_NOC_RIGHT_SCANOUT 10 output DFT_OUT_PERIPHPLL_CLKOUT_0_7 1 output DFT_OUT_PERIPHPLL_CLKOUT_8_15 1 output DFT_OUT_PERIPHPLL_DEBUGOUT 1 output DFT_OUT_PERIPHPLL_REG_TEST_INT 1 output DFT_OUT_PERIPHPLL_REG_TEST_SIG 1 output DFT_OUT_PINMUX_SCANOUT 1 output DFT_OUT_SECMGR_POR_RST_N 1 output DFT_OUT_TDO 1 output DFT_OUT_TEST_SO 50 output DFT_OUT_TESTMODE_STATUS 1 output DFX_OUT_DCLK 1 output DFX_OUT_FPGA_DATA 18 output DFX_OUT_FPGA_L4_SYS_FREE_CLK 1 output DFX_OUT_FPGA_S2F_NTRST 1 output DFX_OUT_PR_REQUEST 1 output DFX_OUT_RINGO_DATAOUT 1 output DFX_OUT_S2F_DATA 32 output DFX_OUT_T2_DATAOUT 4 output} H2F_AXI_CLOCK_FREQ 100 I2CEMAC0_PinMuxing Unused QSPI_PinMuxing Unused MAINPLLGRP_MPU_CNT 1 quartus_ini_hps_ip_enable_a10_advanced_options false CLK_SDMMC_SOURCE 1 JAVA_WARNING_MSG {} S2FINTERRUPT_NAND_Enable false JAVA_ERROR_MSG {} I2CEMAC2_Mode N/A CLK_EMAC_PTP_SOURCE 1 DB_iface_ports {emac0_tx_clk_in {@orderednames emac0_clk_tx_i emac0_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} emac0_gtx_clk {emac0_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk} @orderednames emac0_phy_txclk_o} spim0 {spim0_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim0_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim0_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim0_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim0_mosi_o {direction Output atom_signal_name mosi_o role mosi_o} spim0_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim0_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o}} emac1_gtx_clk {@orderednames emac1_phy_txclk_o emac1_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} spim1 {spim1_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim1_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o} spim1_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim1_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim1_mosi_o spim1_miso_i spim1_ss_in_n spim1_mosi_oe spim1_ss0_n_o spim1_ss1_n_o spim1_ss2_n_o spim1_ss3_n_o} spim1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim1_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim1_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim1_mosi_o {direction Output atom_signal_name mosi_o role mosi_o}} emac2_gtx_clk {@orderednames emac2_phy_txclk_o emac2_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} sdmmc_clk_in {@orderednames sdmmc_clk_in sdmmc_clk_in {direction Input atom_signal_name clk_in role clk}} i2cemac1_scl_in {i2c_emac1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac1_scl_i} spim0_sclk_out {spim0_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim0_sclk_out} qspi {qspi_ss_o {direction Output atom_signal_name ss_o role ss_o} qspi_io0_i {direction Input atom_signal_name io0_i role io0_i} qspi_io2_wpn_o {direction Output atom_signal_name io2_wpn_o role io2_wpn_o} qspi_io1_i {direction Input atom_signal_name io1_i role io1_i} @orderednames {qspi_io0_i qspi_io1_i qspi_io2_i qspi_io3_i qspi_io0_o qspi_io1_o qspi_io2_wpn_o qspi_io3_hold_o qspi_mo_oe qspi_ss_o} qspi_io2_i {direction Input atom_signal_name io2_i role io2_i} qspi_io0_o {direction Output atom_signal_name io0_o role io0_o} qspi_io3_hold_o {direction Output atom_signal_name io3_hold_o role io3_hold_o} qspi_io1_o {direction Output atom_signal_name io1_o role io1_o} qspi_io3_i {direction Input atom_signal_name io3_i role io3_i} qspi_mo_oe {direction Output atom_signal_name mo_oe role mo_oe}} i2cemac1_clk {i2c_emac1_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac1_scl_oe} emac0 {emac0_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac0_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} @orderednames {emac0_phy_txd_o emac0_phy_mac_speed_o emac0_phy_txen_o emac0_phy_txer_o emac0_phy_rxdv_i emac0_phy_rxer_i emac0_phy_rxd_i emac0_phy_col_i emac0_phy_crs_i emac0_gmii_mdo_o emac0_gmii_mdo_o_e emac0_gmii_mdi_i emac0_ptp_pps_o emac0_ptp_aux_ts_trig_i emac0_ptp_tstmp_data emac0_ptp_tstmp_en} emac0_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac0_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac0_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac0_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac0_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac0_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac0_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac0_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac0_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac0_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac0_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac0_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac0_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac0_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o}} emac1 {emac1_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} @orderednames {emac1_phy_mac_speed_o emac1_phy_txd_o emac1_phy_txen_o emac1_phy_txer_o emac1_phy_rxdv_i emac1_phy_rxer_i emac1_phy_rxd_i emac1_phy_col_i emac1_phy_crs_i emac1_gmii_mdo_o emac1_gmii_mdo_o_e emac1_gmii_mdi_i emac1_ptp_pps_o emac1_ptp_aux_ts_trig_i emac1_ptp_tstmp_data emac1_ptp_tstmp_en} emac1_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac1_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac1_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac1_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac1_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac1_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac1_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac1_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac1_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} emac1_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac1_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac1_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac1_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac1_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac1_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i}} emac2 {emac2_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} @orderednames {emac2_phy_mac_speed_o emac2_phy_txd_o emac2_phy_txen_o emac2_phy_txer_o emac2_phy_rxdv_i emac2_phy_rxer_i emac2_phy_rxd_i emac2_phy_col_i emac2_phy_crs_i emac2_gmii_mdo_o emac2_gmii_mdo_o_e emac2_gmii_mdi_i emac2_ptp_pps_o emac2_ptp_aux_ts_trig_i emac2_ptp_tstmp_data emac2_ptp_tstmp_en} emac2_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac2_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac2_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac2_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac2_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac2_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac2_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac2_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac2_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac2_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac2_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac2_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac2_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac2_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac2_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i}} spis0_sclk_in {spis0_sclk_in {direction Input atom_signal_name clk role clk} @orderednames spis0_sclk_in} spis1_sclk_in {@orderednames spis1_sclk_in spis1_sclk_in {direction Input atom_signal_name clk role clk}} trace_s2f_clk {@orderednames trace_s2f_clk trace_s2f_clk {direction Output atom_signal_name s2f_clk role clk}} i2cemac0_scl_in {i2c_emac0_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac0_scl_i} emac0_tx_reset {emac0_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n} @orderednames emac0_rst_clk_tx_n_o} sdmmc {@orderednames {sdmmc_vs_o sdmmc_pwr_ena_o sdmmc_wp_i sdmmc_cdn_i sdmmc_card_intn_i sdmmc_cmd_i sdmmc_cmd_o sdmmc_cmd_oe sdmmc_data_i sdmmc_data_o sdmmc_data_oe} sdmmc_cmd_oe {direction Output atom_signal_name cmd_oe role cmd_oe} sdmmc_pwr_ena_o {direction Output atom_signal_name pwr_ena_o role pwr_ena_o} sdmmc_card_intn_i {direction Input atom_signal_name card_intn_i role card_intn_i} sdmmc_cmd_o {direction Output atom_signal_name cmd_o role cmd_o} sdmmc_data_i {direction Input atom_signal_name data_i role data_i} sdmmc_cdn_i {direction Input atom_signal_name cdn_i role cdn_i} sdmmc_data_oe {direction Output atom_signal_name data_oe role data_oe} sdmmc_vs_o {direction Output atom_signal_name vs_o role vs_o} sdmmc_wp_i {direction Input atom_signal_name wp_i role wp_i} sdmmc_data_o {direction Output atom_signal_name data_o role data_o} sdmmc_cmd_i {direction Input atom_signal_name cmd_i role cmd_i}} spim1_sclk_out {spim1_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim1_sclk_out} emac1_rx_clk_in {emac1_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac1_clk_rx_i} i2c0_clk {@orderednames i2c0_scl_oe i2c0_scl_oe {direction Output atom_signal_name scl_oe role clk}} emac1_tx_clk_in {@orderednames emac1_clk_tx_i emac1_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} i2cemac0 {i2c_emac0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c_emac0_sda_i i2c_emac0_sda_oe} i2c_emac0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac1_tx_reset {@orderednames emac1_rst_clk_tx_n_o emac1_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2cemac1 {@orderednames {i2c_emac1_sda_i i2c_emac1_sda_oe} i2c_emac1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} i2c_emac1_sda_i {direction Input atom_signal_name sda_i role sda_i}} i2cemac2 {i2c_emac2_sda_i {direction Input atom_signal_name sda_i role sda_i} @orderednames {i2c_emac2_sda_i i2c_emac2_sda_oe} i2c_emac2_sda_oe {direction Output atom_signal_name sda_oe role sda_oe}} emac0_rx_reset {@orderednames emac0_rst_clk_rx_n_o emac0_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n}} emac2_tx_reset {@orderednames emac2_rst_clk_tx_n_o emac2_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2c1_scl_in {i2c1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c1_scl_i} emac2_rx_clk_in {@orderednames emac2_clk_rx_i emac2_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk}} sdmmc_cclk {@orderednames sdmmc_cclk_out sdmmc_cclk_out {direction Output atom_signal_name cclk_o role clk}} emac2_md_clk {@orderednames emac2_gmii_mdc_o emac2_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk}} emac1_rx_reset {emac1_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac1_rst_clk_rx_n_o} emac2_tx_clk_in {emac2_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk} @orderednames emac2_clk_tx_i} uart0 {uart0_out1_n {direction Output atom_signal_name out1_n role out1_n} uart0_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} @orderednames {uart0_cts_n uart0_dsr_n uart0_dcd_n uart0_ri_n uart0_rx uart0_dtr_n uart0_rts_n uart0_out1_n uart0_out2_n uart0_tx} uart0_rx {direction Input atom_signal_name rx role rx} uart0_rts_n {direction Output atom_signal_name rts_n role rts_n} uart0_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart0_cts_n {direction Input atom_signal_name cts_n role cts_n} uart0_out2_n {direction Output atom_signal_name out2_n role out2_n} uart0_tx {direction Output atom_signal_name tx role tx} uart0_ri_n {direction Input atom_signal_name ri_n role ri_n} uart0_dcd_n {direction Input atom_signal_name dcd_n role dcd_n}} i2cemac0_clk {@orderednames i2c_emac0_scl_oe i2c_emac0_scl_oe {direction Output atom_signal_name scl_oe role clk}} uart1 {uart1_tx {direction Output atom_signal_name tx role tx} uart1_ri_n {direction Input atom_signal_name ri_n role ri_n} uart1_dcd_n {direction Input atom_signal_name dcd_n role dcd_n} @orderednames {uart1_cts_n uart1_dsr_n uart1_dcd_n uart1_ri_n uart1_rx uart1_dtr_n uart1_rts_n uart1_out1_n uart1_out2_n uart1_tx} uart1_out1_n {direction Output atom_signal_name out1_n role out1_n} uart1_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} uart1_rx {direction Input atom_signal_name rx role rx} uart1_rts_n {direction Output atom_signal_name rts_n role rts_n} uart1_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart1_cts_n {direction Input atom_signal_name cts_n role cts_n} uart1_out2_n {direction Output atom_signal_name out2_n role out2_n}} i2c0_scl_in {@orderednames i2c0_scl_i i2c0_scl_i {direction Input atom_signal_name scl_i role clk}} i2cemac2_clk {i2c_emac2_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac2_scl_oe} trace {trace_data {direction Output atom_signal_name data role data} @orderednames {trace_clk_ctl trace_clkin trace_data} trace_clk_ctl {direction Input atom_signal_name clk_ctl role clk_ctl} trace_clkin {direction Input atom_signal_name clkin role clkin}} emac1_md_clk {emac1_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac1_gmii_mdc_o} cm {@orderednames {}} qspi_sclk_out {qspi_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames qspi_sclk_out} qspi_s2f_clk {qspi_s2f_clk {direction Output atom_signal_name s2f_clk role clk} @orderednames qspi_s2f_clk} emac2_rx_reset {emac2_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac2_rst_clk_rx_n_o} emac0_md_clk {emac0_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac0_gmii_mdc_o} i2c1_clk {@orderednames i2c1_scl_oe i2c1_scl_oe {direction Output atom_signal_name scl_oe role clk}} nand {nand_ale_o {direction Output atom_signal_name ale_o role ale_o} nand_adq_o {direction Output atom_signal_name adq_o role adq_o} nand_wp_o {direction Output atom_signal_name wp_n_o role wp_n_o} nand_rdy_busy_i {direction Input atom_signal_name rdy_busy_i role rdy_busy_i} nand_adq_oe {direction Output atom_signal_name adq_oe role adq_oe} @orderednames {nand_adq_i nand_adq_oe nand_adq_o nand_ale_o nand_ce_o nand_cle_o nand_re_o nand_rdy_busy_i nand_we_o nand_wp_o} nand_re_o {direction Output atom_signal_name re_n_o role re_n_o} nand_cle_o {direction Output atom_signal_name cle_o role cle_o} nand_adq_i {direction Input atom_signal_name adq_i role adq_i} nand_ce_o {direction Output atom_signal_name ce_n_o role ce_n_o} nand_we_o {direction Output atom_signal_name we_n_o role we_n_o}} usb0 {usb0_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} usb0_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb0_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} @orderednames {usb0_ulpi_dir usb0_ulpi_nxt usb0_ulpi_data_i usb0_ulpi_stp usb0_ulpi_data_o usb0_ulpi_data_oe} usb0_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb0_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o} usb0_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe}} usb1_clk_in {usb1_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb1_ulpi_clk} usb1 {usb1_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe} usb1_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} @orderednames {usb1_ulpi_dir usb1_ulpi_nxt usb1_ulpi_data_i usb1_ulpi_stp usb1_ulpi_data_o usb1_ulpi_data_oe} usb1_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb1_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} usb1_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb1_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o}} sdmmc_reset {sdmmc_rstn_o {direction Output atom_signal_name rstn_o role reset} @orderednames sdmmc_rstn_o} spis0 {spis0_miso_o {direction Output atom_signal_name miso_o role miso_o} spis0_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} @orderednames {spis0_mosi_i spis0_ss_in_n spis0_miso_o spis0_miso_oe} spis0_mosi_i {direction Input atom_signal_name mosi_i role mosi_i} spis0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n}} spis1 {spis1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} @orderednames {spis1_mosi_i spis1_ss_in_n spis1_miso_o spis1_miso_oe} spis1_miso_o {direction Output atom_signal_name miso_o role miso_o} spis1_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} spis1_mosi_i {direction Input atom_signal_name mosi_i role mosi_i}} usb0_clk_in {usb0_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb0_ulpi_clk} i2cemac2_scl_in {@orderednames i2c_emac2_scl_i i2c_emac2_scl_i {direction Input atom_signal_name scl_i role clk}} i2c0 {i2c0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c0_sda_i i2c0_sda_oe} i2c0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac0_rx_clk_in {emac0_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac0_clk_rx_i} i2c1 {i2c1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {direction Input atom_signal_name sda_i role sda_i}}} EMAC2_Mode N/A CLK_NOC_CNT 0 DB_periph_ifaces {@orderednames {CM EMAC0 EMAC1 EMAC2 NAND QSPI SDMMC USB0 USB1 SPIM0 SPIM1 SPIS0 SPIS1 TRACE UART0 UART1 I2C0 I2C1 I2CEMAC0 I2CEMAC1 I2CEMAC2} NAND {interfaces {nand {properties {} direction Input @no_export 0 type conduit} @orderednames nand} atom_name hps_interface_peripheral_nand} SPIM0 {interfaces {spim0_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim0 spim0_sclk_out} spim0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB0 {interfaces {usb0_clk_in {properties {} direction Input @no_export 0 type clock} @orderednames {usb0 usb0_clk_in} usb0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} SPIM1 {interfaces {spim1_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim1 spim1_sclk_out} spim1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB1 {interfaces {@orderednames {usb1 usb1_clk_in} usb1_clk_in {properties {} direction Input @no_export 0 type clock} usb1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} I2CEMAC0 {interfaces {i2cemac0 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac0_scl_in i2cemac0_clk i2cemac0} i2cemac0_clk {properties {} direction Output @no_export 0 type clock} i2cemac0_scl_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART0 {interfaces {uart0 {properties {} direction Input @no_export 0 type conduit} @orderednames uart0} atom_name hps_interface_peripheral_uart} I2CEMAC1 {interfaces {i2cemac1_scl_in {properties {} direction Input @no_export 0 type clock} i2cemac1 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac1_scl_in i2cemac1_clk i2cemac1} i2cemac1_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART1 {interfaces {uart1 {properties {} direction Input @no_export 0 type conduit} @orderednames uart1} atom_name hps_interface_peripheral_uart} QSPI {interfaces {qspi_sclk_out {properties {} direction Output @no_export 0 type clock} qspi_s2f_clk {properties {} direction Output @no_export 0 type clock} qspi {properties {} direction Input @no_export 0 type conduit} @orderednames {qspi_sclk_out qspi_s2f_clk qspi}} atom_name hps_interface_peripheral_qspi} I2CEMAC2 {interfaces {i2cemac2_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2cemac2_scl_in i2cemac2_clk i2cemac2} i2cemac2 {properties {} direction Input @no_export 0 type conduit} i2cemac2_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} EMAC0 {interfaces {emac0_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac0_rx_reset {properties {associatedClock emac0_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac0_gtx_clk {properties {} direction Output @no_export 0 type clock} @orderednames {emac0 emac0_md_clk emac0_rx_clk_in emac0_tx_clk_in emac0_gtx_clk emac0_tx_reset emac0_rx_reset} emac0_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac0 {properties {} direction Input @no_export 0 type conduit} emac0_md_clk {properties {} direction Output @no_export 0 type clock} emac0_tx_reset {properties {associatedClock emac0_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset}} atom_name hps_interface_peripheral_emac} TRACE {interfaces {@orderednames {trace_s2f_clk trace} trace_s2f_clk {properties {} direction Output @no_export 0 type clock} trace {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_tpiu_trace} SPIS0 {interfaces {spis0_sclk_in {properties {} direction Input @no_export 0 type clock} @orderednames {spis0 spis0_sclk_in} spis0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_slave} EMAC1 {interfaces {emac1_md_clk {properties {} direction Output @no_export 0 type clock} emac1_tx_reset {properties {associatedClock emac1_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} @orderednames {emac1 emac1_md_clk emac1_rx_clk_in emac1_tx_clk_in emac1_gtx_clk emac1_tx_reset emac1_rx_reset} emac1_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac1_rx_reset {properties {associatedClock emac1_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac1_gtx_clk {properties {} direction Output @no_export 0 type clock} emac1_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_emac} SPIS1 {interfaces {spis1 {properties {} direction Input @no_export 0 type conduit} @orderednames {spis1 spis1_sclk_in} spis1_sclk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_spi_slave} CM {interfaces {cm {properties {} direction Input @no_export 0 type conduit} @orderednames cm}} EMAC2 {interfaces {emac2_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac2 {properties {} direction Input @no_export 0 type conduit} @orderednames {emac2 emac2_md_clk emac2_rx_clk_in emac2_tx_clk_in emac2_gtx_clk emac2_tx_reset emac2_rx_reset} emac2_md_clk {properties {} direction Output @no_export 0 type clock} emac2_tx_reset {properties {associatedClock emac2_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac2_rx_reset {properties {associatedClock emac2_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_gtx_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_emac} SDMMC {interfaces {sdmmc_cclk {properties {} direction Output @no_export 0 type clock} sdmmc {properties {} direction Input @no_export 0 type conduit} @orderednames {sdmmc sdmmc_reset sdmmc_clk_in sdmmc_cclk} sdmmc_reset {properties {synchronousEdges none} direction Output @no_export 0 type reset} sdmmc_clk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_sdmmc} I2C0 {interfaces {i2c0_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2c0_scl_in i2c0_clk i2c0} i2c0 {properties {} direction Input @no_export 0 type conduit} i2c0_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} I2C1 {interfaces {i2c1_clk {properties {} direction Output @no_export 0 type clock} @orderednames {i2c1_scl_in i2c1_clk i2c1} i2c1_scl_in {properties {} direction Input @no_export 0 type clock} i2c1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_i2c}} NOCDIV_L4SPCLK 2 SDMMC_Mode 4-bit UART0_PinMuxing IO F2S_Width 0 dev_database {} FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT 100 S2FINTERRUPT_FPGAMANAGER_Enable false F2H_SDRAM0_CLOCK_FREQ 100 NOCDIV_CS_ATCLK 0 EMAC2_SWITCH_Enable false CLK_MPU_CNT 0 S2FINTERRUPT_USB1_Enable false SDMMC_PinMuxing IO CLK_S2F_USER0_SOURCE 0 MAINPLLGRP_S2F_USER0_CNT 11 DB_port_pins {spim0_miso_i {0 rxd} usb0_ulpi_stp {0 ulpi_stp} emac0_ptp_aux_ts_trig_i {0 ts_trig} uart1_dsr_n {0 dsr_n} spim0_ss1_n_o {0 ss_cs1} qspi_io0_o {0 mo0} emac1_ptp_pps_o {0 ptp_pps} emac1_phy_txclk_o {0 tx_clk_o} spim1_ss1_n_o {0 ss_cs1} sdmmc_clk_in {0 clk_in} emac0_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_ptp_tstmp_en {0 ptp_tstmp_en} emac1_clk_tx_i {0 tx_clk_i} uart1_dcd_n {0 dcd_n} spim0_ss3_n_o {0 ss_cs3} spim0_sclk_out {0 sclk_out} spis1_miso_o {0 txd} spim1_ss3_n_o {0 ss_cs3} emac1_gmii_mdi_i {0 mdi} emac0_phy_rxer_i {0 rxer} emac1_rst_clk_tx_n_o {0 rst_clk_tx_n_o} emac0_clk_rx_i {0 rx_clk} uart0_rts_n {0 rts_n} spis0_sclk_in {0 sclk_in} trace_s2f_clk {0 s2f_clk} i2c_emac0_sda_i {0 ic_data_in_a} spis1_sclk_in {0 sclk_in} usb1_ulpi_stp {0 ulpi_stp} emac2_gmii_mdo_o {0 mdo} emac1_phy_rxdv_i {0 rxdv} i2c1_scl_oe {0 ic_clk_oe} uart1_cts_n {0 cts_n} emac0_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} uart1_ri_n {0 ri_n} spis0_miso_o {0 txd} emac2_clk_tx_i {0 tx_clk_i} emac0_gmii_mdc_o {0 mdc} emac1_phy_col_i {0 col} emac2_phy_txen_o {0 txen} uart0_rx {0 sin} spim1_sclk_out {0 sclk_out} qspi_io1_i {0 mi1} emac0_rst_clk_tx_n_o {0 rst_clk_tx_n_o} i2c_emac2_scl_i {0 ic_clk_in_a} i2c1_sda_i {0 ic_data_in_a} emac1_phy_crs_i {0 crs} usb0_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} sdmmc_cmd_i {0 ccmd_i} emac2_phy_txer_o {0 txer} uart0_dsr_n {0 dsr_n} spis0_miso_oe {0 ssi_oe_n} emac1_clk_rx_i {0 rx_clk} i2c0_scl_oe {0 ic_clk_oe} spis1_miso_oe {0 ssi_oe_n} emac1_ptp_aux_ts_trig_i {0 ts_trig} uart0_dcd_n {0 dcd_n} qspi_io1_o {0 mo1} emac2_ptp_pps_o {0 ptp_pps} usb0_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} usb0_ulpi_nxt {0 ulpi_nxt} emac0_gmii_mdo_o_e {0 mdo_en} emac0_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac1_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} sdmmc_cmd_o {0 ccmd_o} sdmmc_card_intn_i {0 card_int_n} sdmmc_pwr_ena_o {0 pwer_en_o} emac1_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac2_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} sdmmc_cclk_out {0 cclk_out} sdmmc_rstn_o {0 rst_out_n} sdmmc_cdn_i {0 cd_i_n} emac0_gmii_mdo_o {0 mdo} i2c_emac2_scl_oe {0 ic_clk_oe} i2c1_sda_oe {0 ic_data_oe} uart0_cts_n {0 cts_n} usb0_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} sdmmc_vs_o {0 vs_o} emac2_clk_rx_i {0 rx_clk} emac0_phy_txen_o {0 txen} emac0_ptp_tstmp_en {0 ptp_tstmp_en} uart1_dtr_n {0 dtr_n} emac1_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_scl_i {0 ic_clk_in_a} i2c0_sda_i {0 ic_data_in_a} usb1_ulpi_nxt {0 ulpi_nxt} emac2_phy_col_i {0 col} qspi_io2_i {0 mi2} nand_adq_i {0 adq_in0 1 adq_in1 2 adq_in2 3 adq_in3 4 adq_in4 5 adq_in5 6 adq_in6 7 adq_in7 8 adq_in8 10 adq_in10 9 adq_in9 11 adq_in11 12 adq_in12 13 adq_in13 14 adq_in14 15 adq_in15} emac2_gmii_mdi_i {0 mdi} emac0_phy_txer_o {0 txer} uart0_tx {0 sout} spis1_mosi_i {0 rxd} spis0_ss_in_n {0 ss_in_n} spim1_mosi_o {0 txd} emac2_phy_crs_i {0 crs} emac1_phy_rxer_i {0 rxer} i2c_emac1_scl_oe {0 ic_clk_oe} i2c0_sda_oe {0 ic_data_oe} spis1_ss_in_n {0 ss_in_n} nand_ale_o {0 ale_out} spim0_ss0_n_o {0 ss_cs0} usb0_ulpi_dir {0 ulpi_dir} emac0_phy_txclk_o {0 tx_clk_o} uart1_out1_n {0 out1_n} spim1_ss0_n_o {0 ss_cs0} sdmmc_cmd_oe {0 ccmd_en} nand_cle_o {0 cle_out} uart0_ri_n {0 ri_n} spim0_ss2_n_o {0 ss_cs2} qspi_io3_hold_o {0 mo3_hold} emac2_phy_txclk_o {0 tx_clk_o} emac2_ptp_aux_ts_trig_i {0 ts_trig} emac2_phy_rxdv_i {0 rxdv} spim1_ss2_n_o {0 ss_cs2} usb0_ulpi_clk {0 ulpi_clk} nand_adq_o {0 adq_out0 1 adq_out1 2 adq_out2 3 adq_out3 4 adq_out4 5 adq_out5 6 adq_out6 7 adq_out7 8 adq_out8 10 adq_out10 9 adq_out9 11 adq_out11 12 adq_out12 13 adq_out13 14 adq_out14 15 adq_out15} sdmmc_data_i {0 cdata_in0 4 cdata_in4 5 cdata_in5 1 cdata_in1 2 cdata_in2 6 cdata_in6 7 cdata_in7 3 cdata_in3} emac2_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_gmii_mdc_o {0 mdc} uart1_rx {0 sin} spis0_mosi_i {0 rxd} spim0_mosi_o {0 txd} emac2_gmii_mdo_o_e {0 mdo_en} i2c_emac2_sda_oe {0 ic_data_oe} i2c_emac0_scl_oe {0 ic_clk_oe} trace_data {17 d17 0 d0 18 d18 1 d1 20 d20 19 d19 2 d2 21 d21 3 d3 22 d22 4 d4 23 d23 5 d5 6 d6 24 d24 25 d25 7 d7 8 d8 26 d26 27 d27 9 d9 10 d10 11 d11 28 d28 29 d29 12 d12 30 d30 31 d31 13 d13 14 d14 15 d15 16 d16} sdmmc_data_oe {0 cdata_out_en0 4 cdata_out_en4 5 cdata_out_en5 1 cdata_out_en1 2 cdata_out_en2 6 cdata_out_en6 7 cdata_out_en7 3 cdata_out_en3} qspi_s2f_clk {0 s2f_clk} qspi_sclk_out {0 sck_out} uart0_out1_n {0 out1_n} spim0_ss_in_n {0 ss_in_n} nand_rdy_busy_i {0 rdy_bsy_in0 1 rdy_bsy_in1 2 rdy_bsy_in2 3 rdy_bsy_in3} nand_adq_oe {0 adq_oe0} uart0_dtr_n {0 dtr_n} spim1_ss_in_n {0 ss_in_n} usb1_ulpi_dir {0 ulpi_dir} sdmmc_data_o {0 cdata_out0 4 cdata_out4 5 cdata_out5 1 cdata_out1 2 cdata_out2 6 cdata_out6 7 cdata_out7 3 cdata_out3} qspi_mo_oe {0 n_mo_en0 1 n_mo_en1 2 n_mo_en2 3 n_mo_en3} emac2_ptp_tstmp_data {0 ptp_tstmp_data} i2c_emac2_sda_i {0 ic_data_in_a} i2c_emac0_scl_i {0 ic_clk_in_a} emac2_ptp_tstmp_en {0 ptp_tstmp_en} emac0_gmii_mdi_i {0 mdi} usb1_ulpi_clk {0 ulpi_clk} nand_wp_o {0 wp_outn} emac2_rst_clk_rx_n_o {0 rst_clk_rx_n_o} emac2_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_sda_oe {0 ic_data_oe} qspi_io3_i {0 mi3} i2c1_scl_i {0 ic_clk_in_a} qspi_ss_o {0 n_ss_out0 1 n_ss_out1 2 n_ss_out2 3 n_ss_out3} qspi_io2_wpn_o {0 mo2_wpn} emac0_phy_rxdv_i {0 rxdv} emac0_ptp_pps_o {0 ptp_pps} emac1_gmii_mdo_o {0 mdo} trace_clk_ctl {0 clk_ctl} nand_we_o {0 we_outn} emac1_ptp_tstmp_data {0 ptp_tstmp_data} uart1_out2_n {0 out2_n} emac1_phy_txen_o {0 txen} emac1_rst_clk_rx_n_o {0 rst_clk_rx_n_o} i2c_emac0_sda_oe {0 ic_data_oe} usb1_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} nand_re_o {0 re_outn} trace_clkin {0 clkin} emac1_phy_txer_o {0 txer} uart1_tx {0 sout} usb1_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} emac2_phy_rxer_i {0 rxer} spim1_miso_i {0 rxd} emac0_ptp_tstmp_data {0 ptp_tstmp_data} uart1_rts_n {0 rts_n} uart0_out2_n {0 out2_n} sdmmc_wp_i {0 wp_i} emac0_clk_tx_i {0 tx_clk_i} i2c_emac1_sda_i {0 ic_data_in_a} spim0_mosi_oe {0 ssi_oe_n} usb1_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} emac0_phy_col_i {0 col} emac0_rst_clk_rx_n_o {0 rst_clk_rx_n_o} spim1_mosi_oe {0 ssi_oe_n} qspi_io0_i {0 mi0} emac0_phy_crs_i {0 crs} emac1_gmii_mdo_o_e {0 mdo_en} nand_ce_o {0 ce_outn0 1 ce_outn1 2 ce_outn2 3 ce_outn3} emac2_gmii_mdc_o {0 mdc} i2c0_scl_i {0 ic_clk_in_a} emac2_rst_clk_tx_n_o {0 rst_clk_tx_n_o}} quartus_ini_hps_ip_boot_from_fpga_ready false MAINPLLGRP_GPIO_DB_CNT 900 MAINPLLGRP_VCO_DENOM 1 USB0_PinMuxing Unused S2F_Width 0 TRACE_Mode N/A I2CEMAC2_PinMuxing Unused S2FINTERRUPT_I2C1_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN 100 S2FINTERRUPT_CLOCKPERIPHERAL_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN 100 DEFAULT_MPU_CLK 1000 H2F_COLD_RST_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK 2.5 MAINPLLGRP_EMACB_CNT 900 S2FINTERRUPT_I2CEMAC1_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK 100 MAINPLLGRP_EMAC_PTP_CNT 900 PERI_PLL_AUTO_VCO_FREQ 1000 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN 100 F2H_SDRAM1_CLOCK_FREQ 100 EMAC0_CLK 250 DMA_PeriphId_DERIVED {0 1 2 3 4 5 6 7} BOOT_FROM_FPGA_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN 100 PERPLLGRP_NOC_CNT 900 Quad_4_Save {} PERPLLGRP_HMC_PLL_REF_CNT 900 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK 2.5 DMA_Enable {No No No No No No No No} FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK 100 Quad_1_Save {} EMAC1_PTP false eosc1_clk_mhz 25.0 F2H_DBG_RST_Enable false PERPLLGRP_MPU_CNT 900 F2SDRAM2_DELAY 4 S2FINTERRUPT_GPIO_Enable false H2F_USER0_CLK_FREQ 175 H2F_USER0_CLK_Enable true FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN 100 UART0_Mode No_flow_control F2H_SDRAM2_CLOCK_FREQ 100 NOCDIV_L4MPCLK 1 H2F_PENDING_RST_Enable false I2C0_PinMuxing Unused S2FINTERRUPT_SPIS1_Enable false S2FINTERRUPT_SPIM0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK 100 USB1_Mode default S2FINTERRUPT_DMA_Enable false H2F_CTI_CLOCK_FREQ 100 SPIM1_PinMuxing Unused QSPI_Mode N/A F2SDRAM0_ENABLED true CLK_EMACB_SOURCE 1 SPIS0_Mode N/A MAINPLLGRP_VCO_NUMER 159 EMAC0_PinMuxing Unused SPIS0_PinMuxing Unused PERPLLGRP_S2F_USER1_CNT 900 CM_PinMuxing Unused SPIM1_Mode N/A FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK 100 PERPLLGRP_SDMMC_CNT 9 S2FINTERRUPT_UART0_Enable false TESTIOCTRL_PERICLKSEL 8 pin_muxing_check {} SECURITY_MODULE_Enable false S2FINTERRUPT_SYSTIMER_Enable false S2FINTERRUPT_EMAC2_Enable false quartus_ini_hps_ip_enable_sdmmc_clk_in false H2F_USER1_CLK_Enable false RUN_INTERNAL_BUILD_CHECKS 0 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN 100 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN 100 I2CEMAC1_Mode N/A F2H_AXI_CLOCK_FREQ 100 F2H_SDRAM3_CLOCK_FREQ 100 CLK_NOC_SOURCE 0 TESTIOCTRL_DEBUGCLKSEL 16 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN 100 MPU_CLK_VCCL 0 EMAC1_Mode RGMII_with_MDIO USE_DEFAULT_MPU_CLK false S2FINTERRUPT_HMC_Enable false GP_Enable false eosc1_clk_hz 0 S2FINTERRUPT_EMAC0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK 100 MAINPLLGRP_PERIPH_REF_CNT 900 quartus_ini_hps_ip_overide_f2sdram_delay false NAND_PinMuxing Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT 100 EMAC2_CLK 250 GPIO_REF_CLK 4 OVERIDE_PERI_PLL false PERPLLGRP_EMAC_PTP_CNT 19 EMAC2_PinMuxing Unused DEBUG_APB_Enable false EMIF_BYPASS_CHECK false F2SDRAM_PORT_CONFIG 6 F2H_FREE_CLK_Enable false PERPLLGRP_VCO_DENOM 1 F2H_SDRAM4_CLOCK_FREQ 100 JTAG_Enable false EMAC2SEL 0 MAINPLLGRP_HMC_PLL_REF_CNT 900 CTI_Enable false BSEL_EN false SDMMC_REF_CLK 200 H2F_LW_AXI_CLOCK_FREQ 100000000 PERPLLGRP_EMACB_CNT 900 F2H_FREE_CLK_FREQ 200 F2H_COLD_RST_Enable true MAINPLLGRP_EMACA_CNT 900 Quad_3_Save {} H2F_USER1_CLK_FREQ 400 L4_SYS_FREE_CLK 1 LWH2F_Enable 1 F2SDRAM1_ENABLED false I2CEMAC1_PinMuxing Unused F2H_SDRAM5_CLOCK_FREQ 100 CLK_S2F_USER1_SOURCE 0 S2FINTERRUPT_CTI_Enable false TEST_Enable false NOCDIV_CS_PDBGCLK 1 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK 100 PERPLLGRP_GPIO_DB_CNT 499 NOCDIV_CS_TRACECLK 0 HPS_DIV_GPIO_FREQ 125 CLK_GPIO_SOURCE 1 EMAC0_PTP false NOCDIV_L4MAINCLK 0 I2C1_Mode default S2FINTERRUPT_SYSTEMMANAGER_Enable false S2FINTERRUPT_USB0_Enable false PIN_TO_BALL_MAP {Q2_1 J20 Q2_2 H20 Q2_3 J17 Q2_4 H17 Q2_5 G21 Q2_6 F21 Q2_7 G18 Q2_8 H18 Q2_10 G17 Q2_9 F18 Q2_11 J19 Q2_12 H19 D_4 B15 D_5 C17 D_6 D15 D_7 B17 D_8 D16 D_9 A16 Q3_1 E17 Q3_2 E18 Q3_3 G20 Q3_4 F20 Q3_5 E21 Q3_6 D21 Q3_7 F19 Q3_8 E19 D_10 G15 Q3_9 D22 D_11 E16 D_12 G16 D_13 A15 D_14 C15 D_15 F16 D_16 F15 D_17 H15 Q3_10 C22 Q4_1 C18 Q3_11 C20 Q4_2 D17 Q3_12 D20 Q4_3 A18 Q4_4 B18 Q4_5 A19 Q4_6 A20 Q4_7 B22 Q4_8 A21 Q4_9 B21 Q1_10 L19 Q1_1 M17 Q1_11 L20 Q1_2 M18 Q1_12 M20 Q1_3 K18 Q1_4 L18 Q1_5 M21 Q1_6 L21 Q1_7 K21 Q1_8 J21 Q1_9 K19 Q4_10 B20 Q4_11 C19 Q4_12 D19} HPS_IO_Enable {SDMMC:D0 SDMMC:CMD SDMMC:CCLK SDMMC:D1 SDMMC:D2 SDMMC:D3 NONE NONE NONE NONE NONE NONE NONE NONE NONE NONE UART0:TX UART0:RX UART1:CTS_N UART1:RTS_N UART1:TX UART1:RX MDIO1:MDIO MDIO1:MDC NONE NONE USB1:CLK USB1:STP USB1:DIR USB1:DATA0 USB1:DATA1 USB1:NXT USB1:DATA2 USB1:DATA3 USB1:DATA4 USB1:DATA5 USB1:DATA6 USB1:DATA7 EMAC1:TX_CLK EMAC1:TX_CTL EMAC1:RX_CLK EMAC1:RX_CTL EMAC1:TXD0 EMAC1:TXD1 EMAC1:RXD0 EMAC1:RXD1 EMAC1:TXD2 EMAC1:TXD3 EMAC1:RXD2 EMAC1:RXD3 I2C1:SDA I2C1:SCL NONE NONE NONE NONE NONE NONE NONE NONE NONE NONE} CLK_HMC_PLL_SOURCE 0 S2FINTERRUPT_SDMMC_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN 100 UART1_PinMuxing IO S2FINTERRUPT_I2CEMAC2_Enable false F2SDRAM_ADDRESS_WIDTH 32 EMAC1SEL 0 HMC_PLL_REF_CLK 800 TRACE_PinMuxing Unused FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN 0 USB0_Mode N/A FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK 100 DISABLE_PERI_PLL false CLK_PERI_PLL_SOURCE2 0 S2FINTERRUPT_I2C0_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN 100 EMIF_CONDUIT_Enable true SPIM0_Mode N/A FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK 100 PERPLLGRP_VCO_NUMER 159 S2FINTERRUPT_L4TIMER_Enable false H2F_TPIU_CLOCK_IN_FREQ 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK 2.5 USB1_PinMuxing IO S2FINTERRUPT_I2CEMAC0_Enable false F2SDRAM_READY_LATENCY true PERPLLGRP_S2F_USER0_CNT 900 EMAC0_SWITCH_Enable false S2FINTERRUPT_WATCHDOG_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN 100 I2CEMAC0_Mode N/A EMAC0_Mode N/A S2FINTERRUPT_QSPI_Enable false MAINPLLGRP_S2F_USER1_CNT 900 pin_muxing {} INTERNAL_OSCILLATOR_ENABLE 60 SPIM0_PinMuxing Unused PERI_PLL_MANUAL_VCO_FREQ 2000 F2H_WARM_RST_Enable false CUSTOM_MPU_CLK 800 L3_MAIN_FREE_CLK 400 F2SINTERRUPT_Enable true S2FINTERRUPT_SPIM1_Enable false device_name 10AS048H3F34E2SG FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN 100 EMAC0SEL 0 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT 100 CONFIG_HPS_DIV_GPIO 32000 EMAC1_CLK 250 S2FINTERRUPT_UART1_Enable false F2SDRAM2_ENABLED false MPU_EVENTS_Enable false S2FINTERRUPT_SPIS0_Enable false EMAC_PTP_REF_CLK 100 CLK_EMACA_SOURCE 1 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN 100 hps_device_family {Arria 10} EMAC2_PTP false CLK_MPU_SOURCE 0 I2C1_PinMuxing FPGA NAND_Mode N/A quartus_ini_hps_ip_override_sdmmc_4bit false PERPLLGRP_EMACA_CNT 7 Quad_2_Save {} S2FINTERRUPT_EMAC1_Enable false EMAC1_PinMuxing IO SPIS1_PinMuxing Unused EMAC1_SWITCH_Enable false BSEL 1 PLL_CLK0 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK 100 PLL_CLK1 Unused quartus_ini_hps_ip_enable_test_interface false PLL_CLK2 Unused PLL_CLK3 Unused CM_Mode N/A PLL_CLK4 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK 100 CLK_MAIN_PLL_SOURCE2 0 TESTIOCTRL_MAINCLKSEL 8 UART1_Mode Flow_control I2C0_Mode N/A STM_Enable false" />
  <parameter
     name="border_description"
     value="constraints {} instances {phery_uart1 {signal_widths {} parameters {} location HPSPERIPHERALUART_X79_Y115_N96 entity_name twentynm_hps_peripheral_uart signal_default_terminations {} signal_terminations {}} @orderednames {phery_emac1 phery_sdmmc phery_usb1 phery_uart0 phery_uart1} phery_usb1 {signal_widths {} parameters {} location HPSPERIPHERALUSB_X79_Y117_N96 entity_name twentynm_hps_peripheral_usb signal_default_terminations {} signal_terminations {}} phery_emac1 {signal_widths {} parameters {} location HPSPERIPHERALEMAC_X78_Y154_N96 entity_name twentynm_hps_peripheral_emac signal_default_terminations {} signal_terminations {}} phery_uart0 {signal_widths {} parameters {} location HPSPERIPHERALUART_X79_Y114_N96 entity_name twentynm_hps_peripheral_uart signal_default_terminations {} signal_terminations {}} phery_sdmmc {signal_widths {} parameters {} location HPSPERIPHERALSDMMC_X78_Y165_N96 entity_name twentynm_hps_peripheral_sdmmc signal_default_terminations {} signal_terminations {}}} interfaces {@orderednames hps_io hps_io {properties {} direction input type conduit signals {@orderednames {hps_io_phery_emac1_TX_CLK hps_io_phery_emac1_TXD0 hps_io_phery_emac1_TXD1 hps_io_phery_emac1_TXD2 hps_io_phery_emac1_TXD3 hps_io_phery_emac1_RX_CTL hps_io_phery_emac1_TX_CTL hps_io_phery_emac1_RX_CLK hps_io_phery_emac1_RXD0 hps_io_phery_emac1_RXD1 hps_io_phery_emac1_RXD2 hps_io_phery_emac1_RXD3 hps_io_phery_emac1_MDIO hps_io_phery_emac1_MDC hps_io_phery_sdmmc_CMD hps_io_phery_sdmmc_D0 hps_io_phery_sdmmc_D1 hps_io_phery_sdmmc_D2 hps_io_phery_sdmmc_D3 hps_io_phery_sdmmc_CCLK hps_io_phery_usb1_DATA0 hps_io_phery_usb1_DATA1 hps_io_phery_usb1_DATA2 hps_io_phery_usb1_DATA3 hps_io_phery_usb1_DATA4 hps_io_phery_usb1_DATA5 hps_io_phery_usb1_DATA6 hps_io_phery_usb1_DATA7 hps_io_phery_usb1_CLK hps_io_phery_usb1_STP hps_io_phery_usb1_DIR hps_io_phery_usb1_NXT hps_io_phery_uart0_RX hps_io_phery_uart0_TX hps_io_phery_uart1_RX hps_io_phery_uart1_TX hps_io_phery_uart1_CTS_N hps_io_phery_uart1_RTS_N} hps_io_phery_emac1_TX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TX_CLK direction output role hps_io_phery_emac1_TX_CLK fragments phery_emac1:EMAC_CLK_TX(0:0)} hps_io_phery_emac1_TXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD0 direction output role hps_io_phery_emac1_TXD0 fragments phery_emac1:EMAC_PHY_TXD(0:0)} hps_io_phery_emac1_TXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD1 direction output role hps_io_phery_emac1_TXD1 fragments phery_emac1:EMAC_PHY_TXD(1:1)} hps_io_phery_emac1_TXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD2 direction output role hps_io_phery_emac1_TXD2 fragments phery_emac1:EMAC_PHY_TXD(2:2)} hps_io_phery_emac1_TXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD3 direction output role hps_io_phery_emac1_TXD3 fragments phery_emac1:EMAC_PHY_TXD(3:3)} hps_io_phery_emac1_RX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RX_CTL direction input role hps_io_phery_emac1_RX_CTL fragments phery_emac1:EMAC_PHY_RXDV(0:0)} hps_io_phery_emac1_TX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TX_CTL direction output role hps_io_phery_emac1_TX_CTL fragments phery_emac1:EMAC_PHY_TX_OE(0:0)} hps_io_phery_emac1_RX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RX_CLK direction input role hps_io_phery_emac1_RX_CLK fragments phery_emac1:EMAC_CLK_RX(0:0)} hps_io_phery_emac1_RXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD0 direction input role hps_io_phery_emac1_RXD0 fragments phery_emac1:EMAC_PHY_RXD(0:0)} hps_io_phery_emac1_RXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD1 direction input role hps_io_phery_emac1_RXD1 fragments phery_emac1:EMAC_PHY_RXD(1:1)} hps_io_phery_emac1_RXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD2 direction input role hps_io_phery_emac1_RXD2 fragments phery_emac1:EMAC_PHY_RXD(2:2)} hps_io_phery_emac1_RXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD3 direction input role hps_io_phery_emac1_RXD3 fragments phery_emac1:EMAC_PHY_RXD(3:3)} hps_io_phery_emac1_MDIO {tristate_output {{intermediate 1} {intermediate 0}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_MDIO direction bidir role hps_io_phery_emac1_MDIO fragments phery_emac1:EMAC_GMII_MDO_I(0:0)} hps_io_phery_emac1_MDC {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_MDC direction output role hps_io_phery_emac1_MDC fragments phery_emac1:EMAC_GMII_MDC(0:0)} hps_io_phery_sdmmc_CMD {tristate_output {{intermediate 3} {intermediate 2}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CMD direction bidir role hps_io_phery_sdmmc_CMD fragments phery_sdmmc:SDMMC_CMD_I(0:0)} hps_io_phery_sdmmc_D0 {tristate_output {{intermediate 5} {intermediate 4}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D0 direction bidir role hps_io_phery_sdmmc_D0 fragments phery_sdmmc:SDMMC_DATA_I(0:0)} hps_io_phery_sdmmc_D1 {tristate_output {{intermediate 7} {intermediate 6}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D1 direction bidir role hps_io_phery_sdmmc_D1 fragments phery_sdmmc:SDMMC_DATA_I(1:1)} hps_io_phery_sdmmc_D2 {tristate_output {{intermediate 9} {intermediate 8}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D2 direction bidir role hps_io_phery_sdmmc_D2 fragments phery_sdmmc:SDMMC_DATA_I(2:2)} hps_io_phery_sdmmc_D3 {tristate_output {{intermediate 11} {intermediate 10}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D3 direction bidir role hps_io_phery_sdmmc_D3 fragments phery_sdmmc:SDMMC_DATA_I(3:3)} hps_io_phery_sdmmc_CCLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CCLK direction output role hps_io_phery_sdmmc_CCLK fragments phery_sdmmc:SDMMC_CCLK(0:0)} hps_io_phery_usb1_DATA0 {tristate_output {{intermediate 13} {intermediate 12}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA0 direction bidir role hps_io_phery_usb1_DATA0 fragments phery_usb1:USB_ULPI_DATA_I(0:0)} hps_io_phery_usb1_DATA1 {tristate_output {{intermediate 15} {intermediate 14}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA1 direction bidir role hps_io_phery_usb1_DATA1 fragments phery_usb1:USB_ULPI_DATA_I(1:1)} hps_io_phery_usb1_DATA2 {tristate_output {{intermediate 17} {intermediate 16}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA2 direction bidir role hps_io_phery_usb1_DATA2 fragments phery_usb1:USB_ULPI_DATA_I(2:2)} hps_io_phery_usb1_DATA3 {tristate_output {{intermediate 19} {intermediate 18}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA3 direction bidir role hps_io_phery_usb1_DATA3 fragments phery_usb1:USB_ULPI_DATA_I(3:3)} hps_io_phery_usb1_DATA4 {tristate_output {{intermediate 21} {intermediate 20}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA4 direction bidir role hps_io_phery_usb1_DATA4 fragments phery_usb1:USB_ULPI_DATA_I(4:4)} hps_io_phery_usb1_DATA5 {tristate_output {{intermediate 23} {intermediate 22}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA5 direction bidir role hps_io_phery_usb1_DATA5 fragments phery_usb1:USB_ULPI_DATA_I(5:5)} hps_io_phery_usb1_DATA6 {tristate_output {{intermediate 25} {intermediate 24}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA6 direction bidir role hps_io_phery_usb1_DATA6 fragments phery_usb1:USB_ULPI_DATA_I(6:6)} hps_io_phery_usb1_DATA7 {tristate_output {{intermediate 27} {intermediate 26}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA7 direction bidir role hps_io_phery_usb1_DATA7 fragments phery_usb1:USB_ULPI_DATA_I(7:7)} hps_io_phery_usb1_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_CLK direction input role hps_io_phery_usb1_CLK fragments phery_usb1:USB_ULPI_CLK(0:0)} hps_io_phery_usb1_STP {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_STP direction output role hps_io_phery_usb1_STP fragments phery_usb1:USB_ULPI_STP(0:0)} hps_io_phery_usb1_DIR {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DIR direction input role hps_io_phery_usb1_DIR fragments phery_usb1:USB_ULPI_DIR(0:0)} hps_io_phery_usb1_NXT {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_NXT direction input role hps_io_phery_usb1_NXT fragments phery_usb1:USB_ULPI_NXT(0:0)} hps_io_phery_uart0_RX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart0_RX direction input role hps_io_phery_uart0_RX fragments phery_uart0:UART_RXD(0:0)} hps_io_phery_uart0_TX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart0_TX direction output role hps_io_phery_uart0_TX fragments phery_uart0:UART_TXD(0:0)} hps_io_phery_uart1_RX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_RX direction input role hps_io_phery_uart1_RX fragments phery_uart1:UART_RXD(0:0)} hps_io_phery_uart1_TX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_TX direction output role hps_io_phery_uart1_TX fragments phery_uart1:UART_TXD(0:0)} hps_io_phery_uart1_CTS_N {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_CTS_N direction input role hps_io_phery_uart1_CTS_N fragments phery_uart1:UART_CTS_N(0:0)} hps_io_phery_uart1_RTS_N {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_RTS_N direction output role hps_io_phery_uart1_RTS_N fragments phery_uart1:UART_RTS_N(0:0)}}}} properties {GENERATE_ISW 1} interface_sim_style {} raw_assigns {} intermediate_wire_count 28 raw_assign_sim_style {} wires_to_fragments {{intermediate 23} {output phery_usb1:USB_ULPI_DATA_OE(5:5)} {intermediate 24} {output phery_usb1:USB_ULPI_DATA_O(6:6)} {intermediate 25} {output phery_usb1:USB_ULPI_DATA_OE(6:6)} {intermediate 26} {output phery_usb1:USB_ULPI_DATA_O(7:7)} {intermediate 0} {output phery_emac1:EMAC_GMII_MDO_O(0:0)} {intermediate 27} {output phery_usb1:USB_ULPI_DATA_OE(7:7)} {intermediate 1} {output phery_emac1:EMAC_GMII_MDO_OE(0:0)} {intermediate 10} {output phery_sdmmc:SDMMC_DATA_O(3:3)} {intermediate 2} {output phery_sdmmc:SDMMC_CMD_O(0:0)} {intermediate 11} {output phery_sdmmc:SDMMC_DATA_OE(3:3)} {intermediate 12} {output phery_usb1:USB_ULPI_DATA_O(0:0)} {intermediate 3} {output phery_sdmmc:SDMMC_CMD_OE(0:0)} {intermediate 13} {output phery_usb1:USB_ULPI_DATA_OE(0:0)} {intermediate 4} {output phery_sdmmc:SDMMC_DATA_O(0:0)} {intermediate 14} {output phery_usb1:USB_ULPI_DATA_O(1:1)} {intermediate 5} {output phery_sdmmc:SDMMC_DATA_OE(0:0)} {intermediate 15} {output phery_usb1:USB_ULPI_DATA_OE(1:1)} {intermediate 6} {output phery_sdmmc:SDMMC_DATA_O(1:1)} {intermediate 16} {output phery_usb1:USB_ULPI_DATA_O(2:2)} {intermediate 7} {output phery_sdmmc:SDMMC_DATA_OE(1:1)} {intermediate 17} {output phery_usb1:USB_ULPI_DATA_OE(2:2)} {intermediate 8} {output phery_sdmmc:SDMMC_DATA_O(2:2)} {intermediate 18} {output phery_usb1:USB_ULPI_DATA_O(3:3)} {intermediate 9} {output phery_sdmmc:SDMMC_DATA_OE(2:2)} {intermediate 20} {output phery_usb1:USB_ULPI_DATA_O(4:4)} {intermediate 19} {output phery_usb1:USB_ULPI_DATA_OE(3:3)} {intermediate 21} {output phery_usb1:USB_ULPI_DATA_OE(4:4)} {intermediate 22} {output phery_usb1:USB_ULPI_DATA_O(5:5)}} wire_sim_style {}" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_hps_io_181\synth\system_bd_altera_arria10_hps_io_181_sktkmzq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_hps_io_181\synth\system_bd_altera_arria10_hps_io_181_sktkmzq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_hps_io_181\synth\system_bd_altera_arria10_hps_io_181_sktkmzq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_hps_io_181\synth\system_bd_altera_arria10_hps_io_181_sktkmzq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_hps/altera_hps_arria_10/hps_io/altera_hps_arria10_io_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </childSourceFiles>
  <instantiator instantiator="system_bd_altera_arria10_hps_181_xmqpmyi" as="hps_io" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_arria10_hps_io_181_sktkmzq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_arria10_interface_generator_140_as2bmya"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif_arch_nf"
   version="18.1"
   name="system_bd_altera_emif_arch_nf_181_5knmixi">
  <parameter name="BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR_DIFF_CHIP" value="3" />
  <parameter name="CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC" value="11" />
  <parameter name="PHY_DDR4_DATA_IN_MODE_ENUM" value="IN_OCT_120_CAL" />
  <parameter name="DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR4_RTT_PARK" value="DDR4_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_QDR2_STARTING_VREFIN" value="70.0" />
  <parameter name="DIAG_DDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_QDR4_USE_ADDR_PARITY" value="false" />
  <parameter name="MEM_DDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
  <parameter name="SEC_HMC_CFG_DDR4_MPS_ADDR_MIRROR" value="0" />
  <parameter name="SEC_HMC_CFG_TCL" value="18" />
  <parameter name="PHY_RLD3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR2_RDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_VERBOSE_IOAUX" value="false" />
  <parameter name="PORT_AFI_BWS_N_WIDTH" value="1" />
  <parameter name="PHY_DDR4_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_12" />
  <parameter name="MEM_LPDDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_RLD2_DK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_CKE_WIDTH" value="1" />
  <parameter name="CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="PORT_MEM_Q_WIDTH" value="1" />
  <parameter name="PORT_MEM_RPS_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter
     name="CTRL_RLD3_ADDR_ORDER_ENUM"
     value="RLD3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="MEM_RLD2_TCKH_CYC" value="0.45" />
  <parameter name="MEM_DDR3_TIS_PS" value="60" />
  <parameter name="MEM_DDR3_TIH_PS" value="95" />
  <parameter name="MEM_READ_LATENCY" value="18.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TCCD_S_CYC" value="4" />
  <parameter name="PORT_MEM_DQS_PINLOC_8" value="0" />
  <parameter name="PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQS_PINLOC_7" value="0" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="PORT_MEM_RAS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_6" value="0" />
  <parameter name="BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_DQS_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_TTL_ADDR_WIDTH" value="1" />
  <parameter name="PINS_C2L_DRIVEN_8" value="0" />
  <parameter name="PINS_C2L_DRIVEN_9" value="0" />
  <parameter name="PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RLD2_DQ_PER_RD_GROUP" value="9" />
  <parameter name="PORT_MEM_RM_WIDTH" value="1" />
  <parameter name="PLL_DISALLOW_EXTRA_CLKS" value="true" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_AC_NS" value="0.18" />
  <parameter name="SILICON_REV" value="20nm3" />
  <parameter name="PRI_HMC_CFG_SLOT_ROTATE_EN" value="0" />
  <parameter name="PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PINS_INVERT_OE_12" value="0" />
  <parameter name="PRI_HMC_CFG_MEM_IF_BANKADDR_WIDTH" value="bank_width_2" />
  <parameter name="PINS_INVERT_OE_10" value="0" />
  <parameter name="PINS_INVERT_OE_11" value="0" />
  <parameter name="SEC_HMC_CFG_MEM_IF_BGADDR_WIDTH" value="bg_width_1" />
  <parameter name="DIAG_FAST_SIM" value="true" />
  <parameter
     name="PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter
     name="MEM_DDR4_FINE_GRANULARITY_REFRESH"
     value="DDR4_FINE_REFRESH_FIXED_1X" />
  <parameter name="PHY_DDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_MR" value="0" />
  <parameter name="PLL_ADD_EXTRA_CLKS" value="0" />
  <parameter name="PINS_C2L_DRIVEN_0" value="0" />
  <parameter name="PINS_C2L_DRIVEN_1" value="1060893568" />
  <parameter name="PHY_QDR4_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_C2L_DRIVEN_2" value="251457486" />
  <parameter name="PINS_C2L_DRIVEN_3" value="63" />
  <parameter name="PINS_C2L_DRIVEN_4" value="0" />
  <parameter name="PINS_C2L_DRIVEN_5" value="0" />
  <parameter name="PINS_C2L_DRIVEN_6" value="0" />
  <parameter name="PINS_C2L_DRIVEN_7" value="0" />
  <parameter name="PLL_SIM_PHYCLK_0_FREQ_PS" value="1888" />
  <parameter name="MEM_DDR4_MPR_READ_FORMAT" value="DDR4_MPR_READ_FORMAT_SERIAL" />
  <parameter name="PHY_QDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_RLD3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_DFT_NF_CORE_CLK_BUF_OUT_WIDTH" value="2" />
  <parameter name="MEM_DDR4_VREFDQ_TRAINING_VALUE" value="72.9" />
  <parameter name="PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS" />
  <parameter name="PHY_RLD3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT" value="28" />
  <parameter name="BOARD_DDR4_TIS_DERATING_PS" value="0" />
  <parameter name="DIAG_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TWTR_L_CYC" value="4" />
  <parameter name="MEM_DDR3_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="BOARD_DDR4_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PHY_RLD2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_WTCL" value="10" />
  <parameter name="BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR4_PER_DRAM_ADDR" value="false" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_READDATA_WIDTH" value="8" />
  <parameter name="MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_RM_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DBI_N_WIDTH" value="5" />
  <parameter name="BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_RM_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_CFG_N_WIDTH" value="1" />
  <parameter name="MEM_QDR4_TCKQK_MAX_PS" value="225" />
  <parameter name="PORT_MEM_RM_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_0" value="54566917" />
  <parameter name="PORT_AFI_CS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_2" value="0" />
  <parameter name="SEC_HMC_CFG_GEAR_DOWN_EN" value="disable" />
  <parameter name="PORT_MEM_DINVA_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_1" value="92352576" />
  <parameter name="SEC_HMC_CFG_SLOT_ROTATE_EN" value="0" />
  <parameter name="PHY_TARGET_IS_ES3" value="false" />
  <parameter name="MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
  <parameter name="PHY_TARGET_IS_ES2" value="false" />
  <parameter name="PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1067.0" />
  <parameter name="PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_AFI_RDATA_DBI_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_COL_ADDR_WIDTH" value="10" />
  <parameter name="DIAG_QDR2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="BOARD_LPDDR3_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="DIAG_DDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="EX_DESIGN_GUI_RLD2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
  <parameter name="DIAG_LPDDR3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
  <parameter name="MEM_QDR2_DATA_PER_DEVICE" value="36" />
  <parameter name="SEC_HMC_CFG_ZQCS_TO_VALID" value="65" />
  <parameter name="BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT" value="28" />
  <parameter name="PORT_CTRL_MMR_SLAVE_RDATA_WIDTH" value="32" />
  <parameter name="PHY_HMC_CLK_RATIO" value="2" />
  <parameter name="BOARD_LPDDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="PORT_MEM_CAS_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_DATA_LATENCY" value="LPDDR3_DL_RL12_WL6" />
  <parameter name="BOARD_RLD3_RCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_AC_PAR_EN" value="false" />
  <parameter name="C2P_P2C_CLK_RATIO" value="2" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD_DIFF_BG" value="13" />
  <parameter name="SEQ_SIM_CPU_CLK_DIVIDE" value="1" />
  <parameter name="DIAG_DDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_PS" value="5500" />
  <parameter name="BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_QDR4_SPEEDBIN_ENUM" value="QDR4_SPEEDBIN_2133" />
  <parameter name="MEM_QDR4_AC_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="NUM_OF_HMC_PORTS" value="1" />
  <parameter name="DIAG_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PRI_HMC_CFG_ENABLE_ECC" value="enable" />
  <parameter name="PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD_DIFF_BG" value="2" />
  <parameter name="SEC_HMC_CFG_REORDER_DATA" value="enable" />
  <parameter name="MEM_DDR3_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_DB_DQ_DRV_ENUM" value="DDR4_DB_DRV_STR_RZQ_7" />
  <parameter name="MEM_DDR3_TDSS_CYC" value="0.18" />
  <parameter name="SEC_HMC_CFG_SLOT_OFFSET" value="2" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_DDR3_TREFI_US" value="7.8" />
  <parameter name="DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="SEC_HMC_CFG_MRS_TO_VALID" value="7" />
  <parameter name="MEM_DDR4_TWLH_PS" value="162.5" />
  <parameter name="PLL_N_CNT_HIGH" value="256" />
  <parameter name="MEM_DDR3_TDSH_CYC" value="0.18" />
  <parameter name="BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="DIAG_DDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_CFG_N_PINLOC_0" value="0" />
  <parameter name="DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PORT_CAL_DEBUG_WDATA_WIDTH" value="32" />
  <parameter name="MEM_QDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_1" value="0" />
  <parameter name="SEC_HMC_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_4" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
  <parameter
     name="CTRL_DDR3_ADDR_ORDER_ENUM"
     value="DDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="SEQ_SYNTH_CAL_CLK_DIVIDE" value="8" />
  <parameter name="PINS_DB_IN_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
  <parameter name="SEC_HMC_CFG_DQSTRK_TO_VALID" value="4" />
  <parameter name="MEM_DDR4_TWLS_PS" value="162.5" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
  <parameter name="PRI_RDATA_TILE_INDEX" value="0" />
  <parameter name="MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PRI_HMC_CFG_SRF_ENTRY_EXIT_BLOCK" value="presrfexit" />
  <parameter name="SEC_HMC_CFG_ENABLE_ECC" value="enable" />
  <parameter name="DIAG_QDR2_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR3_TFAW_CYC" value="27" />
  <parameter name="BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PRI_AC_TILE_INDEX" value="0" />
  <parameter name="MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PRI_HMC_CFG_SLOT_OFFSET" value="2" />
  <parameter name="PRI_HMC_CFG_OPEN_PAGE_EN" value="enable" />
  <parameter name="CTRL_DDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR3_SPEEDBIN_ENUM" value="DDR3_SPEEDBIN_2133" />
  <parameter name="PRI_HMC_CFG_PCH_TO_VALID" value="9" />
  <parameter name="MEM_DDR4_TQSH_CYC" value="0.38" />
  <parameter name="DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE" value="false" />
  <parameter name="PORT_CTRL_AMM_WDATA_WIDTH" value="1" />
  <parameter name="LANES_USAGE_1" value="0" />
  <parameter name="LANES_USAGE_0" value="11983433" />
  <parameter name="PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="LANES_USAGE_3" value="0" />
  <parameter name="LANES_USAGE_2" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_4" value="0" />
  <parameter name="CTRL_DDR3_MMR_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_TRRD_CYC" value="8" />
  <parameter name="PRI_HMC_CFG_ACT_TO_RDWR" value="8" />
  <parameter name="PORT_AFI_CA_WIDTH" value="1" />
  <parameter name="PHY_DDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_DATA_IN_MODE_AUTOGEN_WCNT" value="39" />
  <parameter name="PORT_MEM_DM_PINLOC_7" value="0" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PORT_MEM_DM_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_LDB_N_PINLOC_0" value="0" />
  <parameter name="PLL_M_CNT_LOW" value="2" />
  <parameter name="PHY_QDR2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_1" value="0" />
  <parameter
     name="DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TTL_DM_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_4" value="0" />
  <parameter name="PHY_RLD2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="PORT_MEM_D_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_1" value="0" />
  <parameter name="PHY_TARGET_SPEEDGRADE" value="E2" />
  <parameter name="PHY_RLD3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
  <parameter name="PORT_MEM_D_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_6" value="0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_DEVICE_DEPTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_9" value="0" />
  <parameter name="PHY_LPDDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CENTER_TIDS_1" value="0" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="CENTER_TIDS_2" value="0" />
  <parameter name="MEM_RLD2_DEVICE_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
  <parameter name="MEM_DDR3_CFG_GEN_SBE" value="false" />
  <parameter name="HMC_TIDS_1" value="0" />
  <parameter name="HMC_TIDS_0" value="6661" />
  <parameter name="BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR3_TTL_CS_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PHY_CORE_CLKS_SHARING_ENUM" value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_HAS_SIM_SUPPORT" value="false" />
  <parameter name="MEM_QDR2_WIDTH_EXPANDED" value="false" />
  <parameter name="CENTER_TIDS_0" value="6148" />
  <parameter name="HMC_TIDS_2" value="0" />
  <parameter name="MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR4_TTL_DQ_WIDTH" value="40" />
  <parameter name="PORT_AFI_BG_WIDTH" value="1" />
  <parameter name="MEM_DDR4_SPEEDBIN_ENUM" value="DDR4_SPEEDBIN_2400" />
  <parameter name="CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_RD_ODT_ON" value="5" />
  <parameter name="PORT_MEM_D_PINLOC_0" value="0" />
  <parameter name="PLL_M_CNT_EVEN_DUTY_EN" value="false" />
  <parameter name="PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PORT_MEM_DOFF_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PORT_MEM_DQ_PINLOC_9" value="82917451" />
  <parameter name="PORT_MEM_DQ_PINLOC_8" value="77669446" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_110" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_7" value="72421443" />
  <parameter name="MEM_LPDDR3_TDSS_CYC" value="0.2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_111" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_6" value="69270590" />
  <parameter name="EX_DESIGN_GUI_QDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_112" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_5" value="64022585" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_113" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_4" value="58776630" />
  <parameter name="DIAG_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_114" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_3" value="53528625" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_115" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_2" value="48280620" />
  <parameter name="PORT_MEM_DQ_PINLOC_1" value="45131815" />
  <parameter name="PORT_MEM_DQ_PINLOC_0" value="39883816" />
  <parameter name="CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_DDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_AFI_WDATA_DBI_N_WIDTH" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_116" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_1" value="0" />
  <parameter name="MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_117" value="0" />
  <parameter name="SEC_HMC_CFG_MRR_TO_VALID" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_0" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_118" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_3" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_119" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_US" value="3.9" />
  <parameter name="PORT_MEM_C_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_4" value="0" />
  <parameter name="MEM_RLD3_TIS_AC_MV" value="150" />
  <parameter name="PLL_VCO_TO_MEM_CLK_FREQ_RATIO" value="1" />
  <parameter name="MEM_DDR4_R_ODT0_2X2" value="off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_120" value="0" />
  <parameter name="PHY_DDR3_CAL_ADDR1" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_121" value="0" />
  <parameter name="PHY_DDR3_CAL_ADDR0" value="0" />
  <parameter name="MEM_RLD2_TWL" value="9" />
  <parameter name="MEM_LPDDR3_TDH_DC_MV" value="100" />
  <parameter name="BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_122" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_123" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_124" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_125" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_126" value="0" />
  <parameter name="MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
  <parameter name="BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="EX_DESIGN_GUI_DDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT0_1X1" value="on" />
  <parameter name="SEC_HMC_CFG_POWER_SAVING_EXIT_CYC" value="3" />
  <parameter name="SEQ_SIM_CAL_CLK_DIVIDE" value="32" />
  <parameter name="MEM_LPDDR3_R_ODT0_1X1" value="off" />
  <parameter name="PHY_DDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
  <parameter name="HMC_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_ST" />
  <parameter name="PLL_C_CNT_PRST_0" value="1" />
  <parameter name="PLL_C_CNT_PRST_1" value="1" />
  <parameter name="PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
  <parameter name="PLL_C_CNT_PRST_2" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_127" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_PRST_3" value="1" />
  <parameter
     name="MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
     value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_128" value="0" />
  <parameter name="PLL_C_CNT_PRST_4" value="1" />
  <parameter name="PORT_MEM_DK_N_PINLOC_2" value="0" />
  <parameter name="PLL_C_CNT_PRST_5" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_1" value="0" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_REG_ADDR_WIDTH" value="9" />
  <parameter name="PLL_C_CNT_PRST_6" value="1" />
  <parameter name="PLL_C_CNT_PRST_7" value="1" />
  <parameter name="DIAG_RLD2_ABSTRACT_PHY" value="false" />
  <parameter name="PLL_C_CNT_PRST_8" value="1" />
  <parameter name="PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT_DIFF_BG" value="2" />
  <parameter name="PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="PORT_MEM_DK_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_5" value="0" />
  <parameter name="PHY_QDR2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_QDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TFAW_NS" value="25.0" />
  <parameter name="BOARD_LPDDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_WPS_N_PINLOC_0" value="0" />
  <parameter name="PRI_RDATA_LANE_INDEX" value="3" />
  <parameter name="EX_DESIGN_GUI_QDR2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_DM_WIDTH" value="1" />
  <parameter name="PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_AFI_DQS_BURST_WIDTH" value="1" />
  <parameter name="PORT_MEM_DKB_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_46" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_47" value="0" />
  <parameter name="PINS_OCT_MODE_12" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_48" value="0" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="PINS_OCT_MODE_11" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_100" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_3" value="0" />
  <parameter name="PINS_OCT_MODE_10" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_101" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_4" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_102" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_5" value="0" />
  <parameter name="MEM_RLD3_QK_WIDTH" value="4" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_103" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_104" value="0" />
  <parameter name="PHY_QDR2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="SEQ_SYNTH_OSC_FREQ_MHZ" value="450" />
  <parameter name="PRI_HMC_CFG_SRF_TO_VALID" value="513" />
  <parameter name="PORT_MEM_DKA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="FAMILY_ENUM" value="FAMILY_ARRIA10_HPS" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PHY_DDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_ADDR_WIDTH" value="21" />
  <parameter name="DIAG_BOARD_DELAY_CONFIG_STR" value="" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_105" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_106" value="0" />
  <parameter name="MEM_LPDDR3_TRP_NS" value="18.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_107" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_108" value="0" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_109" value="0" />
  <parameter name="MEM_DDR3_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="DIAG_CPA_OUT_1_EN" value="false" />
  <parameter name="INTERNAL_TESTING_MODE" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BL" value="2" />
  <parameter name="MEM_RLD3_TIS_PS" value="85" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="SEC_HMC_CFG_SHORT_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_DDR4_TCL" value="18" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_QK_WIDTH" value="1" />
  <parameter name="BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_Q_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PRI_HMC_CFG_MRS_TO_VALID" value="7" />
  <parameter name="PHY_DDR4_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="PHY_RLD2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_DB_OUT_BYPASS_11" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_12" value="0" />
  <parameter name="PRI_HMC_CFG_PCH_ALL_TO_VALID" value="9" />
  <parameter name="PHY_RLD2_PING_PONG_EN" value="false" />
  <parameter name="PINS_DB_OUT_BYPASS_10" value="0" />
  <parameter name="PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PRI_HMC_CFG_WR_TO_RD_DIFF_CHIP" value="5" />
  <parameter name="PHY_RLD2_IO_VOLTAGE" value="1.8" />
  <parameter name="MEM_LPDDR3_TQSH_CYC" value="0.38" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_MR3" value="0" />
  <parameter name="MEM_DDR3_MR2" value="0" />
  <parameter name="MEM_DDR3_MR1" value="0" />
  <parameter name="BOARD_RLD3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_MR0" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_1" value="0" />
  <parameter name="MEM_RLD3_TIH_PS" value="65" />
  <parameter name="PINS_PER_LANE" value="12" />
  <parameter name="PORT_MEM_K_N_PINLOC_0" value="0" />
  <parameter name="BOARD_DDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TMRD_CK_CYC" value="4" />
  <parameter name="PORT_MEM_K_N_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_TRL" value="8" />
  <parameter name="PORT_MEM_K_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_3" value="0" />
  <parameter name="DIAG_QDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_QDR2_AVL_SYMBOL_WIDTH" value="9" />
  <parameter
     name="MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
     value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
  <parameter name="MEM_RLD2_TRC" value="8" />
  <parameter name="DIAG_QDR2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_TDS_PS" value="-30" />
  <parameter name="PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_TDH_PS" value="5" />
  <parameter name="PORT_AFI_CFG_N_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PRI_HMC_CFG_SB_CG_DISABLE" value="disable" />
  <parameter name="PORT_MEM_LDA_N_WIDTH" value="1" />
  <parameter name="PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_QDR2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="PORT_MEM_ODT_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR_DIFF_BG" value="8" />
  <parameter
     name="PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_LPDDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="BOARD_QDR2_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_RLD2_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="BOARD_RLD3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PORT_MEM_CQ_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RCD_CKE_IBT_ENUM" value="DDR4_RCD_CKE_IBT_100" />
  <parameter name="BOARD_DDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="MEM_QDR2_BWS_N_PER_DEVICE" value="4" />
  <parameter name="PORT_CAL_MASTER_BYTEEN_WIDTH" value="4" />
  <parameter name="MEM_DDR4_READ_DBI" value="false" />
  <parameter name="MEM_DDR3_TTL_CK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PORT_AFI_LBK1_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="PINS_DB_OE_BYPASS_10" value="0" />
  <parameter name="PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_DB_OE_BYPASS_11" value="0" />
  <parameter name="PORT_MEM_LDA_N_PINLOC_0" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_12" value="0" />
  <parameter name="MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_1" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_0" value="1050627" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_3" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_2" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_5" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_4" value="0" />
  <parameter name="MEM_DDR4_RM_WIDTH" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_7" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_6" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_9" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_8" value="0" />
  <parameter name="PORT_MEM_RPS_N_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
  <parameter name="DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
  <parameter name="MEM_DDR4_TDQSCKDS" value="450" />
  <parameter name="MEM_QDR2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PORT_CTRL_ECC_RDATA_ID_WIDTH" value="13" />
  <parameter name="BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDQSCKDL" value="1200" />
  <parameter name="MEM_DDR4_TDQSCKDM" value="900" />
  <parameter name="BOARD_QDR4_CK_SLEW_RATE" value="4.0" />
  <parameter
     name="MEM_DDR4_DB_RTT_PARK_ENUM"
     value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
  <parameter name="PORT_AFI_DM_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_LOW_3" value="3" />
  <parameter name="PLL_C_CNT_LOW_2" value="1" />
  <parameter name="PHY_RLD3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PLL_C_CNT_LOW_1" value="1" />
  <parameter name="PLL_C_CNT_LOW_0" value="1" />
  <parameter name="PINS_RATE_10" value="0" />
  <parameter name="PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_RATE_12" value="0" />
  <parameter name="PINS_RATE_11" value="0" />
  <parameter name="PLL_C_CNT_LOW_8" value="256" />
  <parameter name="PLL_C_CNT_LOW_7" value="256" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PLL_C_CNT_LOW_6" value="256" />
  <parameter name="PLL_C_CNT_LOW_5" value="256" />
  <parameter name="PLL_C_CNT_LOW_4" value="3" />
  <parameter name="PHY_HAS_DCC" value="true" />
  <parameter name="PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PHY_QDR2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_AFI_RDATA_EN_FULL_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_INTERFACE_ID" value="0" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="SEC_HMC_CFG_PDN_PERIOD" value="0" />
  <parameter name="PHY_DDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_QKB_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD_DIFF_CHIP" value="4" />
  <parameter name="PHY_QDR4_CK_IO_STD_ENUM" value="unset" />
  <parameter
     name="EX_DESIGN_GUI_DDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="PORT_MEM_QK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_AFI_RDATA_DINV_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_8" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_7" value="false" />
  <parameter name="PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RD_ODT_PERIOD" value="7" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_6" value="false" />
  <parameter name="MEM_QDR4_DEVICE_DEPTH" value="1" />
  <parameter name="PORT_HPS_EMIF_E2H_GP_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_5" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_4" value="true" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_3" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_QDR2_ADDR_WIDTH" value="19" />
  <parameter name="LANES_USAGE_AUTOGEN_WCNT" value="4" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_2" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_1" value="false" />
  <parameter name="PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="IN_OCT_60_CAL" />
  <parameter name="PORT_MEM_DK_N_WIDTH" value="1" />
  <parameter name="PORT_CAL_MASTER_RDATA_WIDTH" value="32" />
  <parameter name="DIAG_DDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_6" value="0.0 MHz" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_7" value="0.0 MHz" />
  <parameter name="PRI_WDATA_TILE_INDEX" value="0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_4" value="6566 ps" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_5" value="0.0 MHz" />
  <parameter name="EX_DESIGN_GUI_GEN_SYNTH" value="false" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_1" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_8" value="0.0 MHz" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="PHY_QDR2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_LPDDR3_TDH_DERATING_PS" value="0" />
  <parameter name="PORT_AFI_C_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_D_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PRI_HMC_CFG_GEAR_DOWN_EN" value="disable" />
  <parameter name="PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_MEM_DKA_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3" value="50.0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1" value="50.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_2" value="1876 ps" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0" value="50.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_3" value="6566 ps" />
  <parameter name="DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_0" value="1876 ps" />
  <parameter name="PLL_MAPPED_REFERENCE_CLOCK_FREQUENCY" value="266.75" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_1" value="1876 ps" />
  <parameter name="PORT_AFI_PAR_WIDTH" value="1" />
  <parameter name="PORT_CTRL_AMM_RDATA_WIDTH" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PHY_RLD2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="BOARD_DDR4_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PHY_DDR4_USER_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="DIAG_RLD2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_2" value="0" />
  <parameter name="AC_PIN_MAP_SCHEME" value="use_0_1_2_lane" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_5" value="0" />
  <parameter name="PORT_CAL_DEBUG_OUT_ADDRESS_WIDTH" value="24" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="PRI_HMC_CFG_MEM_IF_COLADDR_WIDTH" value="col_width_10" />
  <parameter name="BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_DDR3_CS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_TINIT_US" value="500" />
  <parameter name="PHY_RLD3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_DM_EN" value="true" />
  <parameter name="PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="PLL_MAPPED_VCO_FREQUENCY" value="1067.0 MHz" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_0" value="false" />
  <parameter name="PORT_CAL_DEBUG_OUT_WDATA_WIDTH" value="32" />
  <parameter name="PORT_MEM_DQA_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
  <parameter name="DIAG_QDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TWR_NS" value="15.0" />
  <parameter name="PHY_DDR4_USER_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TQH_UI" value="0.76" />
  <parameter name="MEM_QDR2_CQ_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_TRP_CYC" value="14" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_3" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_4" value="0 ps" />
  <parameter name="PORT_MEM_WE_N_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_1" value="117 ps" />
  <parameter name="PORT_MEM_WE_N_PINLOC_1" value="0" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_2" value="117 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_0" value="117 ps" />
  <parameter name="PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_DDR4_TRRD_S_CYC" value="4" />
  <parameter
     name="DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PORT_AFI_ACT_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_ODT_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DBI_RD_ENABLE" value="false" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_7" value="0 ps" />
  <parameter name="PLL_VCO_CLK_FREQ_MHZ" value="1067.0" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_8" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_5" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_6" value="0 ps" />
  <parameter name="DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="SEC_HMC_CFG_ARF_TO_VALID" value="140" />
  <parameter name="PORT_MEM_RWB_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PORT_HPS_EMIF_H2E_WIDTH" value="4096" />
  <parameter name="SEC_WDATA_TILE_INDEX" value="0" />
  <parameter name="MEM_DDR4_TCCD_L_CYC" value="6" />
  <parameter name="PHY_RLD3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_ENABLE_SOFT_M20K" value="false" />
  <parameter name="PLL_N_CNT_EVEN_DUTY_EN" value="false" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_LO" value="4" />
  <parameter name="MEM_RLD3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PORT_MEM_CQ_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_CQ_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKB_PINLOC_3" value="0" />
  <parameter name="MEM_LPDDR3_TDSH_CYC" value="0.2" />
  <parameter name="PORT_MEM_QKB_PINLOC_4" value="0" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="PORT_MEM_QKB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QKB_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TWR_CYC" value="12" />
  <parameter name="DIAG_RLD2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_QKB_PINLOC_0" value="0" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_DDR4_ODT_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter
     name="CTRL_DDR4_ADDR_ORDER_ENUM"
     value="DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG" />
  <parameter name="MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="PINS_INVERT_WR_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_DQ_PER_DQS" value="8" />
  <parameter name="PORT_MEM_QKB_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="PHY_QDR4_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PLL_M_CNT_HIGH" value="2" />
  <parameter name="CTRL_LPDDR3_REORDER_EN" value="true" />
  <parameter name="DIAG_DDR3_INTERFACE_ID" value="0" />
  <parameter name="DIAG_USE_CPA_LOCK" value="true" />
  <parameter name="PORT_MEM_QKB_PINLOC_5" value="0" />
  <parameter name="PORT_AFI_RRANK_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
  <parameter name="MEM_DDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD3_TQH_CYC" value="0.38" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_AFI_ODT_WIDTH" value="1" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_RLD3_MULTIBANK_REF_DELAY" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
  <parameter name="CTRL_LPDDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_ST" />
  <parameter name="MEM_DDR4_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PRI_HMC_CFG_ZQCS_TO_VALID" value="65" />
  <parameter name="MEM_DDR3_TRCD_CYC" value="14" />
  <parameter name="MEM_DDR4_READ_PREAMBLE" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_11" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
  <parameter name="PRI_HMC_CFG_WR_AP_TO_VALID" value="26" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_12" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
  <parameter name="BOARD_QDR2_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_10" value="0" />
  <parameter name="PRI_HMC_CFG_ENABLE_RC" value="disable" />
  <parameter name="PORT_MEM_A_PINLOC_AUTOGEN_WCNT" value="17" />
  <parameter
     name="PHY_FPGA_SPEEDGRADE_GUI"
     value="E2 (Production) - change device under &apos;View&apos;-&gt;&apos;Device Family&apos;" />
  <parameter name="PRI_HMC_CFG_MEM_IF_ROWADDR_WIDTH" value="row_width_15" />
  <parameter name="DIAG_QDR2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PINS_WDB_15" value="0" />
  <parameter name="PINS_WDB_14" value="0" />
  <parameter
     name="MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="PINS_WDB_13" value="0" />
  <parameter name="PINS_WDB_12" value="0" />
  <parameter name="PINS_WDB_11" value="0" />
  <parameter name="PINS_WDB_10" value="0" />
  <parameter name="MEM_DDR4_ALERT_N_AC_LANE" value="0" />
  <parameter name="PHY_DDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_WDB_19" value="0" />
  <parameter name="PINS_WDB_18" value="0" />
  <parameter name="PINS_WDB_17" value="0" />
  <parameter name="PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PINS_WDB_16" value="0" />
  <parameter name="MEM_LPDDR3_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_WR_AP_TO_VALID" value="26" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PRI_HMC_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="MEM_RLD3_DM_EN" value="true" />
  <parameter name="MEM_DDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR3_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PINS_WDB_26" value="0" />
  <parameter name="PORT_MEM_REF_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PINS_WDB_25" value="0" />
  <parameter name="MEM_DDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_QDR4_ADDR_INV_ENA" value="false" />
  <parameter name="PINS_WDB_24" value="0" />
  <parameter name="PINS_WDB_23" value="0" />
  <parameter name="BOARD_DDR3_TDS_DERATING_PS" value="0" />
  <parameter name="PINS_WDB_22" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PINS_WDB_21" value="0" />
  <parameter name="DIAG_DDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PINS_WDB_20" value="0" />
  <parameter name="MEM_DDR4_ROW_ADDR_WIDTH" value="15" />
  <parameter name="CTRL_DDR4_MMR_EN" value="false" />
  <parameter name="PINS_WDB_29" value="0" />
  <parameter name="PINS_WDB_28" value="0" />
  <parameter name="OCT_SIZE" value="2" />
  <parameter name="MEM_DDR4_TTL_ADDR_WIDTH" value="17" />
  <parameter name="PINS_WDB_27" value="0" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ3" value="61440" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ2" value="3840" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ1" value="240" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ0" value="15" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="MEM_DDR4_TIH_DC_MV" value="75" />
  <parameter name="PINS_WDB_37" value="0" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="PINS_WDB_36" value="0" />
  <parameter name="PINS_WDB_35" value="0" />
  <parameter name="BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PINS_WDB_34" value="0" />
  <parameter name="PINS_WDB_33" value="0" />
  <parameter name="PINS_WDB_32" value="0" />
  <parameter name="BOARD_RLD3_TIH_DERATING_PS" value="0" />
  <parameter name="PINS_WDB_31" value="0" />
  <parameter name="DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PINS_WDB_30" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_5" value="0" />
  <parameter name="PINS_WDB_38" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PORT_MEM_CS_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_0" value="2049" />
  <parameter name="BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_TDS_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_LPDDR3_TFAW_NS" value="50.0" />
  <parameter name="PRI_HMC_CFG_SRF_TO_ZQ_CAL" value="449" />
  <parameter name="SEC_HMC_CFG_MPS_EXIT_CKE_TO_CS" value="6" />
  <parameter name="PORT_AFI_RPS_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_TDH_PS" value="100" />
  <parameter name="MEM_QDR2_TCQD_NS" value="0.09" />
  <parameter name="PHY_QDR2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_AREF_PROTOCOL_ENUM" value="RLD3_AREF_BAC" />
  <parameter name="PORT_AFI_CAS_N_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_ACT_TO_RDWR" value="8" />
  <parameter name="PHY_QDR2_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_DDR4_RANKS_PER_DIMM" value="1" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PHY_USERMODE_OCT" value="false" />
  <parameter name="PORT_MEM_PE_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PORT_MEM_CA_PINLOC_AUTOGEN_WCNT" value="17" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PRI_HMC_CFG_MPS_EXIT_CKE_TO_CS" value="6" />
  <parameter name="CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_TDS_PS" value="75" />
  <parameter name="SEC_HMC_CFG_MPS_TO_VALID" value="768" />
  <parameter name="PORT_MEM_AP_PINLOC_0" value="0" />
  <parameter name="PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD3_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_TCL" value="14" />
  <parameter name="BOARD_RLD3_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TDQSQ_PS" value="66" />
  <parameter name="MEM_LPDDR3_TWLH_PS" value="175.0" />
  <parameter name="BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_QDR2_K_WIDTH" value="1" />
  <parameter name="PINS_OCT_MODE_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODTN" value="," />
  <parameter name="MEM_DDR3_TIS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TRCD_NS" value="13.09" />
  <parameter name="MEM_DDR4_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_WRITE_CMD_LATENCY" value="5" />
  <parameter name="MEM_QDR2_TSA_NS" value="0.23" />
  <parameter name="SEC_HMC_CFG_LOCAL_IF_CS_WIDTH" value="cs_width_0" />
  <parameter name="PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_RLD3_DQ_PER_RD_GROUP" value="9" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_DDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0" value="117.15089034676663" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1" value="117.15089034676663" />
  <parameter name="MEM_QDR4_ADDR_WIDTH" value="21" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2" value="117.15089034676663" />
  <parameter name="PHY_RLD2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5" value="0.0" />
  <parameter name="MEM_DDR4_TRP_NS" value="15.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8" value="0.0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="REGISTER_AFI" value="false" />
  <parameter name="MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
  <parameter name="MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PORT_CTRL_ECC_READ_INFO_WIDTH" value="3" />
  <parameter name="PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_MPS_EXIT_CS_TO_CKE" value="5" />
  <parameter name="PORT_AFI_AP_WIDTH" value="1" />
  <parameter name="PHY_DDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR2_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_REORDER_READ" value="disable" />
  <parameter name="MEM_DDR4_RCD_ODT_IBT_ENUM" value="DDR4_RCD_ODT_IBT_100" />
  <parameter name="SEC_HMC_CFG_MEM_IF_BANKADDR_WIDTH" value="bank_width_2" />
  <parameter name="PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="SEC_HMC_CFG_ARBITER_TYPE" value="twot" />
  <parameter name="MEM_RLD2_DM_WIDTH" value="1" />
  <parameter name="PORT_CAL_MASTER_WDATA_WIDTH" value="32" />
  <parameter name="MEM_DDR3_W_ODT0_1X1" value="on" />
  <parameter name="CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
  <parameter name="MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PINS_C2L_DRIVEN_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT0" value="," />
  <parameter name="MEM_DDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT2" value="," />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT1" value="," />
  <parameter name="MEM_LPDDR3_TWLS_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT3" value="," />
  <parameter name="PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_COL_CMD_SLOT" value="2" />
  <parameter name="PHY_DDR3_PING_PONG_EN" value="false" />
  <parameter
     name="EX_DESIGN_GUI_DDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
  <parameter name="BOARD_QDR4_RCLK_ISI_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_MPS_EXIT_CS_TO_CKE" value="5" />
  <parameter name="PHY_REF_CLK_FREQ_MHZ" value="266.75" />
  <parameter name="MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="DIAG_DDR4_INTERFACE_ID" value="0" />
  <parameter name="PLL_SIM_PHYCLK_FB_FREQ_PS" value="1888" />
  <parameter name="PHY_QDR2_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PORT_MEM_PAR_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PINS_DB_IN_BYPASS_10" value="0" />
  <parameter name="SEC_HMC_CFG_SB_CG_DISABLE" value="disable" />
  <parameter name="DIAG_RLD3_INTERFACE_ID" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_11" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_12" value="0" />
  <parameter name="BOARD_RLD3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_DDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PORT_MEM_QKB_WIDTH" value="1" />
  <parameter name="PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_0" value="1025" />
  <parameter name="PHY_RLD3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TDQSCKDS" value="450" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="MEM_DDR3_TDQSCKDM" value="900" />
  <parameter name="PORT_AFI_RAS_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TDQSCKDL" value="1200" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="SEQ_SYNTH_CPU_CLK_DIVIDE" value="2" />
  <parameter name="CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DATA_CALIBRATED_OCT" value="true" />
  <parameter name="PHY_QDR4_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_10" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_11" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_12" value="0" />
  <parameter name="DIAG_RLD3_BYPASS_USER_STAGE" value="true" />
  <parameter name="SEC_HMC_CFG_ROW_CMD_SLOT" value="1" />
  <parameter name="PHY_RATE_ENUM" value="RATE_HALF" />
  <parameter name="BOARD_DDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="SEC_HMC_CFG_RD_AP_TO_VALID" value="14" />
  <parameter name="MEM_LPDDR3_DQS_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_WR_ODT_PERIOD" value="6" />
  <parameter name="SEC_HMC_CFG_PERIOD_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="CTRL_DDR4_STARVE_LIMIT" value="10" />
  <parameter name="BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="SEC_HMC_CFG_RD_ODT_PERIOD" value="7" />
  <parameter name="SEC_HMC_CFG_WR_TO_PCH" value="18" />
  <parameter name="BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="0" />
  <parameter name="PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="0" />
  <parameter name="PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="0" />
  <parameter name="CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR_DIFF_BG" value="2" />
  <parameter name="MEM_DDR4_TDQSQ_UI" value="0.16" />
  <parameter name="PORT_MEM_QKA_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PORT_AFI_WDATA_DINV_WIDTH" value="1" />
  <parameter name="PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
  <parameter name="MEM_RLD3_DEVICE_DEPTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PRI_HMC_CFG_DDR4_MPS_ADDR_MIRROR" value="0" />
  <parameter name="PORT_CAL_DEBUG_OUT_BYTEEN_WIDTH" value="4" />
  <parameter name="CTRL_LPDDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_REORDER_EN" value="true" />
  <parameter name="BOARD_DDR4_RDATA_ISI_NS" value="0.075" />
  <parameter name="PRI_HMC_CFG_MPR_TO_VALID" value="16" />
  <parameter name="PORT_MEM_DINVB_WIDTH" value="1" />
  <parameter name="CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="SEC_HMC_CFG_WR_ODT_ON" value="0" />
  <parameter name="PORT_MEM_WE_N_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_20" value="0" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_11" value="0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_14" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_15" value="0" />
  <parameter name="MEM_RLD3_DATA_LATENCY_MODE_ENUM" value="RLD3_DL_RL16_WL17" />
  <parameter name="PORT_MEM_DQA_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_19" value="0" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR" value="8" />
  <parameter name="MEM_DDR4_TDQSCK_DERV_PS" value="2" />
  <parameter name="MEM_DDR4_CKE_PER_DIMM" value="1" />
  <parameter name="PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_MEM_CLK_FREQ_MHZ" value="1067.0" />
  <parameter name="BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="MEM_QDR2_BWS_EN" value="true" />
  <parameter name="PRI_HMC_CFG_WR_TO_RD" value="13" />
  <parameter name="DIAG_QDR2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TQSH_CYC" value="0.4" />
  <parameter name="MEM_DDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="BOARD_DDR3_TIH_DERATING_PS" value="0" />
  <parameter name="CTRL_DDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_RLD3_TQKQ_MAX_PS" value="75" />
  <parameter
     name="PHY_RLD3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_QDR4_DATA_INV_ENA" value="true" />
  <parameter name="PINS_RATE_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_DDR4_RCD_CA_IBT_ENUM" value="DDR4_RCD_CA_IBT_100" />
  <parameter name="MEM_DDR4_R_ODT0_1X1" value="off" />
  <parameter name="DIAG_RLD3_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_TTL_BANK_ADDR_WIDTH" value="2" />
  <parameter name="DIAG_RLD2_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RLD2_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_CONFIG_ENUM" value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
  <parameter name="PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DINV_WIDTH" value="4" />
  <parameter name="MEM_LPDDR3_TMRR_CK_CYC" value="4" />
  <parameter name="PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_12" />
  <parameter name="MEM_LPDDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_TRAS_CYC" value="38" />
  <parameter name="PHY_RLD2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="DIAG_BYPASS_USER_STAGE" value="true" />
  <parameter name="BOARD_LPDDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PORT_MEM_QKA_N_WIDTH" value="1" />
  <parameter name="PHY_DDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_RLD3_TDH_DC_MV" value="100" />
  <parameter name="PRI_HMC_CFG_16_ACT_TO_ACT" value="0" />
  <parameter name="PORT_MEM_CQ_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PORT_AFI_RM_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TWR_CYC" value="16" />
  <parameter name="BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_0" value="0" />
  <parameter name="DIAG_ABSTRACT_PHY_RLAT" value="18" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR" value="3" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="false" />
  <parameter name="PLL_M_CNT_BYPASS_EN" value="false" />
  <parameter name="DIAG_FAST_SIM_OVERRIDE" value="FAST_SIM_OVERRIDE_DEFAULT" />
  <parameter name="SEC_WDATA_LANE_INDEX" value="3" />
  <parameter name="MEM_LPDDR3_CK_WIDTH" value="1" />
  <parameter name="PRI_HMC_CFG_MEM_CLK_DISABLE_ENTRY_CYC" value="14" />
  <parameter name="BOARD_QDR2_WCLK_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_3" value="0" />
  <parameter name="DIAG_RLD3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PRI_HMC_CFG_CS_TO_CHIP_MAPPING" value="33825" />
  <parameter name="MEM_DDR4_TREFI_US" value="7.8" />
  <parameter name="MEM_RLD2_CS_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_CS_TO_CHIP_MAPPING" value="33825" />
  <parameter name="PHY_QDR4_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="SEC_HMC_CFG_16_ACT_TO_ACT" value="0" />
  <parameter name="PRI_HMC_CFG_DQSTRK_TO_VALID" value="4" />
  <parameter name="PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_CFG_GEN_SBE" value="false" />
  <parameter name="PORT_MEM_DM_PINLOC_12" value="0" />
  <parameter
     name="MEM_DDR4_AC_PARITY_LATENCY"
     value="DDR4_AC_PARITY_LATENCY_DISABLE" />
  <parameter name="PORT_MEM_DM_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_10" value="0" />
  <parameter name="PHY_LPDDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="CTRL_DDR4_ECC_EN" value="true" />
  <parameter name="MEM_RLD2_DM_EN" value="true" />
  <parameter name="BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
  <parameter name="PORT_AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
  <parameter name="PORT_MEM_ODT_PINLOC_3" value="0" />
  <parameter name="PORT_AFI_BA_WIDTH" value="1" />
  <parameter name="PORT_MEM_ODT_PINLOC_2" value="0" />
  <parameter name="PRI_HMC_CFG_RFSH_WARN_THRESHOLD" value="4" />
  <parameter name="PORT_MEM_ODT_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_ODT_PINLOC_0" value="4097" />
  <parameter name="MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
  <parameter name="PORT_MEM_ODT_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_ODT_PINLOC_4" value="0" />
  <parameter name="PRI_HMC_CFG_ROW_CMD_SLOT" value="1" />
  <parameter name="MEM_DDR4_TINIT_CK" value="533500" />
  <parameter name="PORT_MEM_PAR_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT1" value="," />
  <parameter name="PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT0" value="," />
  <parameter name="DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT3" value="," />
  <parameter name="MEM_DDR3_R_DERIVED_ODT2" value="," />
  <parameter name="MEM_DDR3_TRFC_NS" value="160.0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_0" value="0" />
  <parameter name="MEM_DDR4_CHIP_ID_WIDTH" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_CA_WIDTH" value="1" />
  <parameter name="PORT_AFI_RDATA_WIDTH" value="1" />
  <parameter name="PORT_CTRL_ECC_WRITE_INFO_WIDTH" value="15" />
  <parameter name="PHY_LPDDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PORT_MEM_K_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_CS_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_2" value="0" />
  <parameter name="PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
  <parameter name="MEM_DDR4_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_TTL_BANK_GROUP_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_REORDER_READ" value="disable" />
  <parameter name="CTRL_DDR4_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR4_USE_DEFAULT_ODT" value="true" />
  <parameter name="PHY_RLD3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_RTT_WR_ENUM" value="DDR4_RTT_WR_ODT_DISABLED" />
  <parameter name="BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_LOCAL_IF_CS_WIDTH" value="cs_width_0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODTN" value="," />
  <parameter
     name="EX_DESIGN_GUI_RLD2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_DQ_PINLOC_15" value="0" />
  <parameter name="PORT_DFT_NF_PLL_NUM_SHIFT_WIDTH" value="3" />
  <parameter name="BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_13" value="96349" />
  <parameter name="PORT_MEM_DQ_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_11" value="91314261" />
  <parameter name="PHY_LPDDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQ_PINLOC_12" value="96562266" />
  <parameter name="BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_10" value="86066256" />
  <parameter name="PHY_LPDDR3_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_RWA_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_DQ_PINLOC_19" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_17" value="0" />
  <parameter
     name="PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_DQ_PINLOC_18" value="0" />
  <parameter name="BOARD_QDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="PRI_HMC_CFG_MMR_CMD_TO_VALID" value="16" />
  <parameter name="DIAG_LPDDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR3_DQS_WIDTH" value="8" />
  <parameter name="PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DKB_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT0" value="(Drive) RZQ/7 (34 Ohm),-,-,-" />
  <parameter name="DIAG_QDR2_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_QDR4_TWL_CYC" value="5" />
  <parameter name="DIAG_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="PORT_MEM_DINVB_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="DIAG_RLD2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CK_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
  <parameter name="PRI_HMC_CFG_PDN_PERIOD" value="0" />
  <parameter name="MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="SEC_HMC_CFG_OPEN_PAGE_EN" value="enable" />
  <parameter name="CTRL_USER_PRIORITY_EN" value="false" />
  <parameter name="PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PRI_HMC_CFG_USER_RFSH_EN" value="disable" />
  <parameter name="MEM_DDR3_TDQSCK_PS" value="180" />
  <parameter name="PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TIS_AC_MV" value="150" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ0" value="15" />
  <parameter name="DIAG_QDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ3" value="61440" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ2" value="3840" />
  <parameter name="PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ1" value="240" />
  <parameter name="PHY_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSS_CYC" value="0.27" />
  <parameter name="DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_CS_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_40" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0" />
  <parameter name="MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PORT_MEM_DQ_PINLOC_41" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0" />
  <parameter name="DIAG_QDR2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="117" />
  <parameter name="MEM_QDR4_DEVICE_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="117" />
  <parameter name="PINS_C2L_DRIVEN_10" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_14" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="117" />
  <parameter name="PORT_MEM_A_PINLOC_13" value="0" />
  <parameter name="MEM_DDR3_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PORT_MEM_A_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_48" value="0" />
  <parameter name="PHY_QDR4_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_C2L_DRIVEN_12" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_46" value="0" />
  <parameter name="PINS_C2L_DRIVEN_11" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_47" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_44" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_46" value="0" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD" value="3" />
  <parameter name="PORT_MEM_DQA_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_44" value="0" />
  <parameter name="PORT_AFI_WDATA_VALID_WIDTH" value="1" />
  <parameter name="MEM_DDR3_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="PORT_MEM_DQA_PINLOC_47" value="0" />
  <parameter name="PRI_HMC_CFG_ADDR_ORDER" value="chip_row_bank_col" />
  <parameter name="PORT_MEM_DQA_PINLOC_48" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_4" value="0" />
  <parameter name="PINS_USAGE_12" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_1" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
  <parameter name="MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
  <parameter name="PORT_MEM_K_PINLOC_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PORT_MEM_K_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CS_N_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
  <parameter name="DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PORT_MEM_K_PINLOC_2" value="0" />
  <parameter name="PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDL" value="614" />
  <parameter name="BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_Q_PINLOC_7" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCKDM" value="511" />
  <parameter name="PORT_MEM_Q_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_8" value="0" />
  <parameter name="BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_Q_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_2" value="0" />
  <parameter name="PRI_HMC_CFG_DQSTRK_TO_VALID_LAST" value="26" />
  <parameter name="PORT_MEM_Q_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_4" value="0" />
  <parameter name="BOARD_QDR4_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PORT_MEM_Q_PINLOC_1" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCKDS" value="220" />
  <parameter name="PORT_MEM_Q_PINLOC_0" value="0" />
  <parameter name="MEM_DDR4_R_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="DIAG_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PINS_INVERT_WR_0" value="0" />
  <parameter
     name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PINS_INVERT_WR_1" value="8390656" />
  <parameter name="PINS_INVERT_WR_2" value="537002016" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="DIAG_QDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PINS_INVERT_WR_3" value="0" />
  <parameter name="PINS_INVERT_WR_4" value="0" />
  <parameter name="PINS_INVERT_WR_5" value="0" />
  <parameter name="PINS_INVERT_WR_6" value="0" />
  <parameter name="PINS_INVERT_WR_7" value="0" />
  <parameter name="PINS_INVERT_WR_8" value="0" />
  <parameter name="PINS_INVERT_WR_9" value="0" />
  <parameter name="DBI_WR_ENABLE" value="false" />
  <parameter name="PORT_DFT_NF_IOAUX_PIO_OUT_WIDTH" value="8" />
  <parameter name="PORT_AFI_PE_N_WIDTH" value="1" />
  <parameter name="MEM_RLD2_BL" value="4" />
  <parameter name="PORT_MEM_DQ_PINLOC_26" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_25" value="0" />
  <parameter name="MEM_RLD2_QK_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PRI_HMC_CFG_MPS_DQSTRK_DISABLE" value="disable" />
  <parameter name="PORT_MEM_DQ_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_30" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_31" value="0" />
  <parameter name="PRI_HMC_CFG_MRR_TO_VALID" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_20" value="0" />
  <parameter
     name="MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_21" value="0" />
  <parameter name="EX_DESIGN_GUI_RLD3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_MEM_DQA_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_21" value="0" />
  <parameter name="MEM_DDR3_TRAS_NS" value="33.0" />
  <parameter name="PORT_MEM_DQA_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_25" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_29" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_26" value="0" />
  <parameter name="SEC_HMC_CFG_MPS_DQSTRK_DISABLE" value="disable" />
  <parameter name="PORT_MEM_DQA_PINLOC_29" value="0" />
  <parameter name="MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
  <parameter name="CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
  <parameter name="PHY_LPDDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXT_DOCS" value="false" />
  <parameter name="MEM_DDR4_ALERT_PAR_EN" value="true" />
  <parameter name="DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PRI_HMC_CFG_POWER_SAVING_EXIT_CYC" value="3" />
  <parameter name="PORT_MEM_DQ_PINLOC_30" value="0" />
  <parameter name="PORT_AFI_LBK0_N_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PINS_USAGE_10" value="0" />
  <parameter name="DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
  <parameter name="PINS_USAGE_11" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_37" value="0" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_35" value="0" />
  <parameter name="BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_33" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_41" value="0" />
  <parameter name="MEM_DDR4_TTL_RM_WIDTH" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PORT_MEM_DQ_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_42" value="0" />
  <parameter name="MEM_LPDDR3_DRV_STR" value="LPDDR3_DRV_STR_40D_40U" />
  <parameter name="PORT_MEM_DQ_PINLOC_31" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_32" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_40" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_34" value="0" />
  <parameter name="MEM_RLD2_TDS_NS" value="0.17" />
  <parameter name="PORT_MEM_DKA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_35" value="0" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PORT_MEM_DKA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_REF_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_32" value="0" />
  <parameter name="MEM_QDR4_BL" value="2" />
  <parameter name="PORT_MEM_DKA_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_33" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_37" value="0" />
  <parameter name="PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_DDR4_WCLK_ISI_NS" value="0.038" />
  <parameter name="SEC_RDATA_TILE_INDEX" value="0" />
  <parameter name="DIAG_DDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR_DIFF_CHIP" value="3" />
  <parameter name="DIAG_RLD2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TTL_ODT_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TDH_NS" value="0.17" />
  <parameter name="DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PRI_HMC_CFG_WR_ODT_PERIOD" value="6" />
  <parameter name="PORT_MEM_DKB_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_ADDR_WIDTH" value="1" />
  <parameter name="MEM_DDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_TTL_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_DDR3_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_RLD3_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_QDR2_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_CTRL_AMM_BCOUNT_WIDTH" value="1" />
  <parameter name="PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_DEFAULT_VREFOUT" value="true" />
  <parameter name="MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="BOARD_QDR2_K_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="MEM_DDR3_DLL_EN" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PHY_DDR3_RATE_ENUM" value="RATE_HALF" />
  <parameter name="SEC_HMC_CFG_ACT_TO_PCH" value="19" />
  <parameter name="MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
  <parameter name="SEC_HMC_CFG_MMR_CMD_TO_VALID" value="16" />
  <parameter name="SEC_HMC_CFG_4_ACT_TO_ACT" value="16" />
  <parameter name="CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_QDR2_TSD_NS" value="0.23" />
  <parameter
     name="PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PLL_VCO_FREQ_PS_STR" value="938 ps" />
  <parameter name="PHY_DDR4_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="PORT_MEM_REF_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_LBK1_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PHY_QDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR3" value="197120" />
  <parameter name="EX_DESIGN_GUI_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_AUTOGEN_WCNT" value="129" />
  <parameter name="PLL_REF_CLK_FREQ_PS_STR_FROM_API" value="3752 ps" />
  <parameter name="PHY_QDR2_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_USER_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR5" value="1056" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR4" value="264192" />
  <parameter name="DIAG_EXPOSE_DFT_SIGNALS" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="533.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="533.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="533.5" />
  <parameter name="MEM_DDR4_TREFI_CYC" value="8323" />
  <parameter name="DIAG_DDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="152.42857142857142" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="152.42857142857142" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="SEC_HMC_CFG_SRF_TO_ZQ_CAL" value="449" />
  <parameter name="PHY_QDR4_PING_PONG_EN" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DKB_WIDTH" value="1" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_1" value="0" />
  <parameter name="CTRL_QDR4_AVL_SYMBOL_WIDTH" value="9" />
  <parameter name="DIAG_QDR2_ABSTRACT_PHY" value="false" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_0" value="0" />
  <parameter name="MEM_RLD2_TQKH_HCYC" value="0.9" />
  <parameter name="MEM_LPDDR3_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TTL_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TTL_DQ_WIDTH" value="72" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_TTL_DATA_WIDTH" value="40" />
  <parameter name="MEM_DDR4_TDVWP_UI" value="0.72" />
  <parameter name="PHY_LPDDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PORT_CTRL_SELF_REFRESH_REQ_WIDTH" value="4" />
  <parameter name="CTRL_RLD2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_TRCD_CYC" value="17" />
  <parameter name="PORT_MEM_RPS_N_PINLOC_0" value="0" />
  <parameter name="PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR_DIFF_BG" value="8" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_LPDDR3_TIH_PS" value="100" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="PORT_MEM_DQS_PINLOC_12" value="0" />
  <parameter name="PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQS_PINLOC_11" value="0" />
  <parameter name="MEM_DDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="DIAG_QDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_DQS_PINLOC_10" value="0" />
  <parameter name="PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
  <parameter name="MEM_DDR3_TTL_ODT_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_LDB_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_DDR4_DQS_WIDTH" value="5" />
  <parameter name="MEM_LPDDR3_TRCD_CYC" value="17" />
  <parameter name="PRI_HMC_CFG_REORDER_RDATA" value="enable" />
  <parameter name="PRI_HMC_CFG_WR_ODT_ON" value="0" />
  <parameter name="BOARD_DDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="PRI_HMC_CFG_RB_RESERVED_ENTRY" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_1" value="33603644" />
  <parameter name="PORT_MEM_WE_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_0" value="75583500" />
  <parameter name="MEM_DDR4_DQ_PER_DQS" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_3" value="5250058" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_2" value="25191450" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_5" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_4" value="0" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_USE_RS232_UART" value="false" />
  <parameter name="PRI_HMC_CFG_SHORT_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_LPDDR3_TIS_PS" value="75" />
  <parameter name="MEM_RLD3_WRITE_PROTOCOL_ENUM" value="RLD3_WRITE_1BANK" />
  <parameter name="DIAG_SOFT_NIOS_MODE" value="SOFT_NIOS_MODE_DISABLED" />
  <parameter name="PINS_GPIO_MODE_11" value="0" />
  <parameter name="MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
  <parameter name="PINS_GPIO_MODE_10" value="0" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PINS_GPIO_MODE_12" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_7" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_6" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_9" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_8" value="0" />
  <parameter name="PHY_DDR4_USER_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="PHY_RLD3_CONFIG_ENUM" value="CONFIG_PHY_ONLY" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_Q_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_DQSTRK_TO_VALID_LAST" value="26" />
  <parameter name="MEM_DDR4_ALERT_N_DQS_GROUP" value="3" />
  <parameter name="PORT_MEM_DK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PRI_HMC_CFG_SRF_AUTOEXIT_EN" value="enable" />
  <parameter name="PLL_FBCLK_MUX_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="PRI_HMC_CFG_ACT_TO_PCH" value="19" />
  <parameter name="PLL_FBCLK_MUX_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="MEM_DDR4_TRRD_L_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="MEM_DDR4_TRCD_NS" value="15.0" />
  <parameter name="PORT_MEM_LBK0_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_DQ_WIDTH" value="32" />
  <parameter name="MEM_LPDDR3_TWL_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="BOARD_LPDDR3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_TRTP_CYC" value="9" />
  <parameter name="PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP"
     value="Range 2 - 45% to 77.5%" />
  <parameter
     name="DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_LPDDR3_DM_EN" value="true" />
  <parameter name="DIAG_DDR4_CAL_ADDR0" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT0" value="(Nominal) RZQ/6 (40 Ohm),-,-,-" />
  <parameter name="DIAG_DDR4_CAL_ADDR1" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter
     name="EX_DESIGN_GUI_QDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_DDR4_REF_CLK_FREQ_MHZ" value="266.75" />
  <parameter name="MEM_QDR2_THA_NS" value="0.18" />
  <parameter name="BOARD_LPDDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
  <parameter name="BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_AUTOGEN_WCNT" value="11" />
  <parameter name="PORT_MEM_D_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_12" value="0" />
  <parameter name="PHY_DDR4_DEFAULT_IO" value="true" />
  <parameter name="PORT_MEM_D_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_17" value="0" />
  <parameter name="DIAG_DDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PORT_MEM_D_PINLOC_16" value="0" />
  <parameter name="MEM_DDR4_ALERT_N_AC_PIN" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PORT_MEM_D_PINLOC_19" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_18" value="0" />
  <parameter name="CTRL_LPDDR3_MMR_EN" value="false" />
  <parameter name="PORT_CTRL_ECC_CMD_INFO_WIDTH" value="3" />
  <parameter name="PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_QK_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_4" value="0" />
  <parameter name="PREAMBLE_MODE" value="preamble_one_cycle" />
  <parameter name="PORT_MEM_QK_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_CKE_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_0" value="0" />
  <parameter name="PLL_REF_CLK_FREQ_PS_STR" value="3752 ps" />
  <parameter name="PORT_MEM_QK_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_23" value="0" />
  <parameter name="PRI_HMC_CFG_DQS_TRACKING_EN" value="disable" />
  <parameter name="PORT_MEM_D_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_21" value="0" />
  <parameter name="BOARD_LPDDR3_TIH_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_27" value="0" />
  <parameter name="BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="PORT_MEM_D_PINLOC_26" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_25" value="0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_DDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_DDR4_RCD_CS_IBT_ENUM" value="DDR4_RCD_CS_IBT_100" />
  <parameter name="CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_29" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_REORDER_EN" value="true" />
  <parameter name="PHY_DDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="SEC_HMC_CFG_SRF_ENTRY_EXIT_BLOCK" value="presrfexit" />
  <parameter name="MEM_QDR4_DQ_PER_RD_GROUP" value="18" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TINIT_US" value="500" />
  <parameter name="MEM_DDR4_TRP_CYC" value="17" />
  <parameter name="PINS_DB_OE_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="SEC_HMC_CFG_COL_CMD_SLOT" value="2" />
  <parameter name="DIAG_QDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="SEC_HMC_CFG_USER_RFSH_EN" value="disable" />
  <parameter name="MEM_DDR4_CKE_WIDTH" value="1" />
  <parameter name="PHY_RLD2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="PORT_MEM_BA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TIH_DC_MV" value="100" />
  <parameter name="PORT_MEM_BA_PINLOC_1" value="0" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_BA_PINLOC_0" value="35685378" />
  <parameter name="PLL_MAPPED_EXTERNAL_PLL_MODE" value="true" />
  <parameter name="PORT_HPS_EMIF_E2H_WIDTH" value="4096" />
  <parameter
     name="CTRL_LPDDR3_ADDR_ORDER_ENUM"
     value="LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="DIAG_RLD2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_0" value="3073" />
  <parameter name="PRI_HMC_CFG_PDN_TO_VALID" value="4" />
  <parameter name="PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_CFG_GEN_DBE" value="false" />
  <parameter name="PORT_MEM_RESET_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RCD_COMMAND_LATENCY" value="1" />
  <parameter name="DIAG_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR4_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
  <parameter name="MEM_LPDDR3_TRTP_CYC" value="6" />
  <parameter name="PORT_MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_RLD2_WIDTH_EXPANDED" value="false" />
  <parameter name="PRI_HMC_CFG_ARBITER_TYPE" value="twot" />
  <parameter name="PHY_QDR2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
  <parameter name="CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CTRL_DDR4_REORDER_EN" value="true" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PLL_C_CNT_BYPASS_EN_1" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_0" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_3" value="false" />
  <parameter name="PORT_CTRL_USER_REFRESH_REQ_WIDTH" value="4" />
  <parameter name="PLL_C_CNT_BYPASS_EN_2" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_5" value="true" />
  <parameter name="PLL_C_CNT_BYPASS_EN_4" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_7" value="true" />
  <parameter name="BOARD_DDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter
     name="EX_DESIGN_GUI_RLD3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PLL_C_CNT_BYPASS_EN_6" value="true" />
  <parameter name="BOARD_DDR4_TIH_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TMRD_CK_CYC" value="8" />
  <parameter name="PLL_C_CNT_BYPASS_EN_8" value="true" />
  <parameter name="MEM_LPDDR3_TMRW_CK_CYC" value="10" />
  <parameter name="BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PHY_DDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PRI_HMC_CFG_ARF_TO_VALID" value="140" />
  <parameter name="PHY_QDR4_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_A_PINLOC_4" value="29387799" />
  <parameter name="PORT_MEM_A_PINLOC_5" value="32536605" />
  <parameter name="PORT_MEM_A_PINLOC_2" value="19941393" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PORT_MEM_A_PINLOC_3" value="23090196" />
  <parameter name="PORT_MEM_DQA_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_0" value="13643793" />
  <parameter name="PORT_MEM_A_PINLOC_1" value="16792590" />
  <parameter name="PORT_MEM_DQA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QK_N_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DQA_PINLOC_3" value="0" />
  <parameter name="MEM_DDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="PORT_MEM_DQA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_5" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PHY_DDR4_USER_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="EX_DESIGN_GUI_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_MEM_DQA_PINLOC_0" value="0" />
  <parameter name="MEM_DDR3_ODT_WIDTH" value="1" />
  <parameter name="PORT_MEM_QKA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR4_AC_ISI_NS" value="0.15" />
  <parameter name="PORT_MEM_QKA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_3" value="0" />
  <parameter name="PORT_CTRL_MMR_SLAVE_BCOUNT_WIDTH" value="2" />
  <parameter name="PINS_OCT_MODE_2" value="1056960510" />
  <parameter name="PORT_MEM_DINVB_PINLOC_1" value="0" />
  <parameter name="PLL_C_CNT_HIGH_0" value="1" />
  <parameter name="PINS_OCT_MODE_3" value="63" />
  <parameter name="PORT_MEM_DINVB_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_HIGH_1" value="1" />
  <parameter name="PINS_OCT_MODE_0" value="0" />
  <parameter name="PLL_C_CNT_HIGH_2" value="1" />
  <parameter name="PINS_OCT_MODE_1" value="1073479552" />
  <parameter name="SEC_HMC_CFG_RB_RESERVED_ENTRY" value="8" />
  <parameter name="PLL_C_CNT_HIGH_3" value="4" />
  <parameter name="MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
  <parameter name="PORT_MEM_QKA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_LRDIMM_EXTENDED_CONFIG" value="000000000000000000" />
  <parameter name="MEM_QDR2_TWL_CYC" value="1" />
  <parameter name="PLL_C_CNT_HIGH_8" value="256" />
  <parameter name="PINS_OCT_MODE_8" value="0" />
  <parameter name="PINS_OCT_MODE_9" value="0" />
  <parameter name="PRI_HMC_CFG_MPS_TO_VALID" value="768" />
  <parameter name="PINS_OCT_MODE_6" value="0" />
  <parameter name="PLL_C_CNT_HIGH_4" value="4" />
  <parameter name="PINS_OCT_MODE_7" value="0" />
  <parameter name="PLL_C_CNT_HIGH_5" value="256" />
  <parameter name="PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_OCT_MODE_4" value="0" />
  <parameter name="PLL_C_CNT_HIGH_6" value="256" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="PINS_OCT_MODE_5" value="0" />
  <parameter name="PLL_C_CNT_HIGH_7" value="256" />
  <parameter name="MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
  <parameter name="CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PORT_MEM_RWB_N_PINLOC_0" value="0" />
  <parameter name="PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_WIDTH" value="36" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_TINIT_US" value="500" />
  <parameter name="DIAG_USE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="DIAG_LPDDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PORT_MEM_DINVB_PINLOC_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
  <parameter name="MEM_DDR4_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="117.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="117.0" />
  <parameter name="CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="DIAG_DDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="117.0" />
  <parameter name="PHY_QDR2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_PERIOD_DQSTRK_INTERVAL" value="512" />
  <parameter name="PLL_CP_SETTING" value="pll_cp_setting15" />
  <parameter name="MEM_QDR4_TQH_CYC" value="0.4" />
  <parameter name="PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
  <parameter name="DIAG_DDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PINS_GPIO_MODE_0" value="0" />
  <parameter name="MEM_DATA_MASK_EN" value="true" />
  <parameter name="PRI_HMC_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT0" value="," />
  <parameter name="PINS_GPIO_MODE_2" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT1" value="," />
  <parameter name="PINS_GPIO_MODE_1" value="64" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT2" value="," />
  <parameter name="PINS_GPIO_MODE_4" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT3" value="," />
  <parameter name="PINS_GPIO_MODE_3" value="0" />
  <parameter name="PORT_MEM_AINV_PINLOC_0" value="0" />
  <parameter name="PINS_GPIO_MODE_6" value="0" />
  <parameter name="PORT_AFI_WE_N_WIDTH" value="1" />
  <parameter name="PINS_GPIO_MODE_5" value="0" />
  <parameter name="PINS_GPIO_MODE_8" value="0" />
  <parameter name="PINS_GPIO_MODE_7" value="0" />
  <parameter name="SEC_HMC_CFG_SRF_TO_VALID" value="513" />
  <parameter name="PINS_GPIO_MODE_9" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
  <parameter name="MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
  <parameter name="MEM_DDR4_MR5" value="328736" />
  <parameter name="PLL_VCO_FREQ_PS_STR_FROM_API" value="938 ps" />
  <parameter name="MEM_DDR4_MR4" value="264192" />
  <parameter
     name="DIAG_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PLL_C_CNT_OUT_EN_8" value="false" />
  <parameter name="MEM_DDR4_MR6" value="395370" />
  <parameter name="MEM_DDR4_MR1" value="66305" />
  <parameter name="PLL_C_CNT_OUT_EN_5" value="false" />
  <parameter name="MEM_DDR4_MR0" value="2112" />
  <parameter name="PLL_C_CNT_OUT_EN_4" value="true" />
  <parameter name="PHY_RLD2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MR3" value="197120" />
  <parameter name="PLL_C_CNT_OUT_EN_7" value="false" />
  <parameter name="MEM_DDR4_MR2" value="131096" />
  <parameter name="PLL_C_CNT_OUT_EN_6" value="false" />
  <parameter name="LANE_TIDS_1" value="168067584" />
  <parameter name="LANE_TIDS_0" value="403177984" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODTN" value="," />
  <parameter name="LANE_TIDS_3" value="0" />
  <parameter name="LANE_TIDS_2" value="88" />
  <parameter name="LANE_TIDS_5" value="0" />
  <parameter name="CTRL_DDR4_SELF_REFRESH_EN" value="false" />
  <parameter name="LANE_TIDS_4" value="0" />
  <parameter name="LANE_TIDS_7" value="0" />
  <parameter name="LANE_TIDS_6" value="0" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="LANE_TIDS_9" value="0" />
  <parameter name="LANE_TIDS_8" value="0" />
  <parameter name="PORT_MEM_BG_WIDTH" value="1" />
  <parameter name="PLL_N_CNT_BYPASS_EN" value="true" />
  <parameter name="PORT_CAL_DEBUG_ADDRESS_WIDTH" value="24" />
  <parameter name="PLL_C_CNT_OUT_EN_1" value="true" />
  <parameter name="MEM_RLD2_DQ_WIDTH" value="9" />
  <parameter name="PORT_DFT_NF_CORE_CLK_LOCKED_WIDTH" value="2" />
  <parameter name="PLL_C_CNT_OUT_EN_0" value="true" />
  <parameter name="PLL_C_CNT_OUT_EN_3" value="true" />
  <parameter name="PLL_C_CNT_OUT_EN_2" value="true" />
  <parameter name="PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
  <parameter name="PORT_MEM_LBK0_N_PINLOC_0" value="0" />
  <parameter name="CENTER_TIDS_AUTOGEN_WCNT" value="3" />
  <parameter name="DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
  <parameter name="BOARD_LPDDR3_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="SEC_HMC_CFG_MPR_TO_VALID" value="16" />
  <parameter name="MEM_QDR4_DK_WIDTH" value="4" />
  <parameter name="BOARD_DDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_QKA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_R_ODTN_1X1" value="Rank 0" />
  <parameter name="SEC_HMC_CFG_PDN_TO_VALID" value="4" />
  <parameter name="PORT_MEM_QK_N_PINLOC_2" value="0" />
  <parameter name="PINS_WDB_AUTOGEN_WCNT" value="39" />
  <parameter name="PORT_MEM_QK_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_5" value="0" />
  <parameter name="MEM_QDR2_TCQH_NS" value="0.71" />
  <parameter name="PINS_DB_OUT_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="PORT_MEM_QK_N_PINLOC_0" value="0" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT_DIFF_BG" value="2" />
  <parameter name="PORT_MEM_QK_N_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR4_WDATA_ISI_NS" value="0.09" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD_DIFF_CHIP" value="5" />
  <parameter name="CTRL_DDR3_STARVE_LIMIT" value="10" />
  <parameter name="PORT_CAL_DEBUG_RDATA_WIDTH" value="32" />
  <parameter name="PORT_MEM_CKE_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_QDR2_DATA_WIDTH" value="36" />
  <parameter name="MEM_LPDDR3_TRAS_NS" value="42.5" />
  <parameter name="BOARD_RLD3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_DDR3_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_QDR4_WIDTH_EXPANDED" value="false" />
  <parameter name="PORT_MEM_DQB_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_7" value="0" />
  <parameter name="MEM_DDR4_R_ODT1_2X2" value="off,off" />
  <parameter name="PORT_MEM_DQB_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_WLSELECT" value="Set A" />
  <parameter name="PORT_MEM_DQB_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR4_TRAS_NS" value="35.0" />
  <parameter name="MEM_LPDDR3_TRFC_NS" value="210.0" />
  <parameter name="PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter
     name="DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_CK_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_SRF_AUTOEXIT_EN" value="enable" />
  <parameter name="PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR4_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
  <parameter name="PORT_CTRL_AMM_ADDRESS_WIDTH" value="1" />
  <parameter name="MEM_RLD3_SPEEDBIN_ENUM" value="RLD3_SPEEDBIN_093E" />
  <parameter name="MEM_DDR4_TRFC_NS" value="260.0" />
  <parameter name="MEM_QDR4_TRL_CYC" value="8" />
  <parameter name="MEM_DDR3_NUM_OF_DIMMS" value="1" />
  <parameter
     name="PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_CA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_1" value="0" />
  <parameter name="MEM_QDR4_CK_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PORT_MEM_CA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_3" value="0" />
  <parameter name="PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_QDR4_CR0" value="0" />
  <parameter name="BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PORT_MEM_CA_PINLOC_9" value="0" />
  <parameter name="MEM_QDR4_CR1" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_8" value="0" />
  <parameter name="MEM_QDR4_CR2" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_7" value="0" />
  <parameter name="MEM_QDR4_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PORT_CTRL_AMM_BYTEEN_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_RD_TO_PCH" value="5" />
  <parameter name="PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_WRITE_DBI" value="false" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_WRITEDATA_WIDTH" value="8" />
  <parameter name="PHY_DDR4_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="MEM_DDR4_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_TTL_CKE_WIDTH" value="1" />
  <parameter name="MEM_RLD3_DQ_PER_DEVICE" value="36" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="MEM_DDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PORT_MEM_AINV_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_LPDDR3_ADDR_WIDTH" value="10" />
  <parameter name="PHY_DDR4_PING_PONG_EN" value="false" />
  <parameter name="MEM_QDR2_TCCQO_NS" value="0.45" />
  <parameter name="IS_HPS" value="true" />
  <parameter name="SEC_HMC_CFG_ZQCL_TO_VALID" value="257" />
  <parameter name="PORT_MEM_WPS_N_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="false" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD_DIFF_CHIP" value="4" />
  <parameter name="PRI_HMC_CFG_WB_RESERVED_ENTRY" value="8" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT_DIFF_BANK" value="3" />
  <parameter name="PORT_AFI_REF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_SPD_139_DB_REV" value="0" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_LRDIMM_EXTENDED_CONFIG" value="" />
  <parameter name="SEC_AC_TILE_INDEX" value="0" />
  <parameter name="SEC_HMC_CFG_PCH_ALL_TO_VALID" value="9" />
  <parameter name="MEM_RLD3_TDS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TINIT_CK" value="499" />
  <parameter name="PORT_MEM_CK_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_SELF_RFSH_ABORT" value="false" />
  <parameter name="PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_QDR2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
  <parameter name="PHY_RLD3_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CAL_MODE" value="0" />
  <parameter name="MEM_DDR3_TRFC_CYC" value="171" />
  <parameter name="SEC_HMC_CFG_PCH_TO_VALID" value="9" />
  <parameter name="EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR4_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="MEM_DDR4_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TRL_CYC" value="10" />
  <parameter name="CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
  <parameter name="PORT_MEM_CK_PINLOC_0" value="8193" />
  <parameter name="PORT_MEM_CK_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CK_PINLOC_4" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="PORT_MEM_CK_PINLOC_1" value="0" />
  <parameter name="PHY_RLD3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PORT_MEM_CK_PINLOC_2" value="0" />
  <parameter name="PORT_CLKS_SHARING_SLAVE_IN_WIDTH" value="32" />
  <parameter name="PINS_INVERT_OE_9" value="0" />
  <parameter name="PORT_MEM_PAR_PINLOC_0" value="11265" />
  <parameter name="PLL_VCO_FREQ_MHZ_INT" value="1067" />
  <parameter name="PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_MEM_PAR_PINLOC_1" value="0" />
  <parameter name="MEM_DDR4_WTCL" value="12" />
  <parameter name="PINS_INVERT_OE_6" value="0" />
  <parameter name="PINS_INVERT_OE_5" value="0" />
  <parameter name="MEM_RLD3_DEPTH_EXPANDED" value="false" />
  <parameter name="PINS_INVERT_OE_8" value="0" />
  <parameter name="PINS_INVERT_OE_7" value="0" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PINS_INVERT_OE_2" value="1056960510" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR4" value="264192" />
  <parameter name="PINS_INVERT_OE_1" value="1073479611" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR5" value="1056" />
  <parameter name="PINS_INVERT_OE_4" value="0" />
  <parameter name="PINS_INVERT_OE_3" value="63" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR3" value="197120" />
  <parameter name="PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_TDH_PS" value="55" />
  <parameter name="PINS_INVERT_OE_0" value="956300126" />
  <parameter
     name="PHY_DDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="SEC_HMC_CFG_ENABLE_RC" value="disable" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
  <parameter
     name="PHY_QDR2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_DDR3_TDS_PS" value="53" />
  <parameter name="PHY_QDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TTL_RM_WIDTH" value="0" />
  <parameter name="SEC_HMC_CFG_ADDR_ORDER" value="chip_row_bank_col" />
  <parameter name="PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter
     name="PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PLL_COMPENSATION_MODE" value="emif" />
  <parameter name="PRI_HMC_CFG_RLD3_MULTIBANK_MODE" value="singlebank" />
  <parameter name="BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TRAS_CYC" value="34" />
  <parameter name="PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_QDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_AC_ISI_NS" value="0.0" />
  <parameter name="USER_CLK_RATIO" value="2" />
  <parameter name="PORT_MEM_DQA_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_DB_RTT_NOM_ENUM" value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
  <parameter name="CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_QDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_CK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="IS_ED_SLAVE" value="false" />
  <parameter name="PORT_AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_DDR3_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="PRI_HMC_CFG_RD_AP_TO_VALID" value="14" />
  <parameter name="PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_RLD3_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PHY_LPDDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="PORT_AFI_AINV_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
  <parameter name="HMC_TIDS_AUTOGEN_WCNT" value="3" />
  <parameter name="PORT_MEM_AP_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
  <parameter name="SEC_HMC_CFG_RLD3_MULTIBANK_REF_DELAY" value="0" />
  <parameter name="BOARD_QDR4_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PORT_AFI_ADDR_WIDTH" value="1" />
  <parameter name="PLL_BW_SEL" value="high" />
  <parameter name="MEM_LPDDR3_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_MR3" value="0" />
  <parameter name="MEM_LPDDR3_MR2" value="0" />
  <parameter name="MEM_LPDDR3_MR1" value="0" />
  <parameter name="PREV_PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_LPDDR3_MR11" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_DM_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="SEQ_SIM_OSC_FREQ_MHZ" value="2124" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter
     name="MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
     value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
  <parameter name="DIAG_QDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_QDR4_TQKQ_MAX_PS" value="75" />
  <parameter name="PORT_MEM_DQB_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR4_STARTING_VREFIN" value="61.0" />
  <parameter name="PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_TWR_CYC" value="18" />
  <parameter name="PORT_MEM_CK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_QDR2_TCQDOH_NS" value="-0.09" />
  <parameter name="DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR4_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="PLL_SIM_CAL_SLAVE_CLK_FREQ_PS" value="6608" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PORT_CTRL_AST_RD_DATA_WIDTH" value="160" />
  <parameter name="MEM_DDR4_WRITE_CRC" value="false" />
  <parameter name="MEM_DDR3_TTL_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
  <parameter name="MEM_QDR2_BWS_N_WIDTH" value="4" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="22.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="22.5" />
  <parameter name="PORT_MEM_BA_WIDTH" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="22.5" />
  <parameter name="DIAG_QDR2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_25" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_16" value="0" />
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_CYC" value="3120" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_15" value="0" />
  <parameter name="MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
  <parameter name="SEC_RDATA_LANE_INDEX" value="3" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_14" value="0" />
  <parameter name="MEM_DDR4_VDIVW_TOTAL" value="130" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_26" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_13" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_29" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_12" value="0" />
  <parameter name="MEM_DDR3_RM_WIDTH" value="0" />
  <parameter name="MEM_DDR4_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TFAW_CYC" value="33" />
  <parameter name="CTRL_RLD3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_WPS_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_DDR3_RTT_NOM_ENUM" value="DDR3_RTT_NOM_ODT_DISABLED" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_19" value="0" />
  <parameter name="BOARD_DDR3_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="DIAG_RLD2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_18" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_PE_N_WIDTH" value="1" />
  <parameter name="PORT_CAL_DEBUG_OUT_RDATA_WIDTH" value="32" />
  <parameter name="PHY_QDR4_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TDS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_W_DERIVED_ODTN" value="," />
  <parameter name="PRI_HMC_CFG_WR_TO_RD_DIFF_BG" value="13" />
  <parameter name="MEM_DDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_36" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_35" value="0" />
  <parameter name="PRI_HMC_CFG_RD_ODT_ON" value="5" />
  <parameter name="MEM_RLD2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_38" value="0" />
  <parameter name="BOARD_QDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_37" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_39" value="0" />
  <parameter name="PORT_CTRL_ECC_WB_POINTER_WIDTH" value="12" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_30" value="0" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_SIM_REGTEST_MODE" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_32" value="0" />
  <parameter name="PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_31" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_34" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_33" value="0" />
  <parameter name="PORT_CTRL_MMR_SLAVE_ADDRESS_WIDTH" value="10" />
  <parameter name="MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
  <parameter name="PINS_INVERT_WR_12" value="0" />
  <parameter name="MEM_RLD3_ADDR_WIDTH" value="20" />
  <parameter name="PINS_INVERT_WR_11" value="0" />
  <parameter name="MEM_DDR4_RDIMM_CONFIG" value="" />
  <parameter name="MEM_QDR4_TISH_PS" value="150" />
  <parameter name="BOARD_LPDDR3_WDATA_ISI_NS" value="0.0" />
  <parameter
     name="DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PINS_INVERT_WR_10" value="0" />
  <parameter name="PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQB_PINLOC_41" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT0" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_40" value="0" />
  <parameter name="PLL_M_CNT_IN_SRC" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="MEM_DDR4_TQH_CYC" value="0.38" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD" value="3" />
  <parameter name="PORT_MEM_DQB_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_37" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_35" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT3" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_33" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT1" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_32" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT2" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_31" value="0" />
  <parameter name="PRI_HMC_CFG_4_ACT_TO_ACT" value="16" />
  <parameter name="CTRL_MMR_EN" value="false" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR" value="3" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="CTRL_DDR3_ECC_EN" value="false" />
  <parameter name="PORT_MEM_DQB_PINLOC_39" value="0" />
  <parameter name="PHY_TARGET_IS_PRODUCTION" value="true" />
  <parameter name="MEM_DDR4_DB_RTT_WR_ENUM" value="DDR4_DB_RTT_WR_RZQ_3" />
  <parameter name="PORT_MEM_DQB_PINLOC_30" value="0" />
  <parameter name="MEM_QDR4_DQ_WIDTH" value="72" />
  <parameter name="BOARD_DDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_TIS_DERATING_PS" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_27" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_26" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_25" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_24" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_23" value="0" />
  <parameter name="MEM_DDR3_TWR_NS" value="15.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_19" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_LPDDR3_TFAW_CYC" value="40" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_10" value="0" />
  <parameter name="DIAG_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_USE_ABSTRACT_PHY" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_29" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_28" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4" value="152.42857142857142" />
  <parameter name="PHY_QDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PINS_DB_OE_BYPASS_7" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3" value="152.42857142857142" />
  <parameter name="PINS_DB_OE_BYPASS_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2" value="533.5" />
  <parameter name="PINS_DB_OE_BYPASS_9" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1" value="533.5" />
  <parameter name="PINS_DB_OE_BYPASS_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5" value="100.0" />
  <parameter name="SEC_HMC_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="PINS_DB_OE_BYPASS_1" value="123" />
  <parameter name="PINS_DB_OE_BYPASS_0" value="956300126" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR" value="8" />
  <parameter name="PINS_DB_OE_BYPASS_3" value="0" />
  <parameter name="DIAG_RS232_UART_BAUDRATE" value="57600" />
  <parameter name="PINS_DB_OE_BYPASS_2" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_5" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_4" value="0" />
  <parameter name="PINS_USAGE_2" value="1056960510" />
  <parameter name="MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
  <parameter name="PINS_USAGE_1" value="1073479675" />
  <parameter name="PORT_MEM_DQS_N_WIDTH" value="5" />
  <parameter name="MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
  <parameter name="PINS_USAGE_0" value="956300126" />
  <parameter name="PORT_CTRL_AST_WR_DATA_WIDTH" value="180" />
  <parameter name="MEM_DDR3_TWLS_PS" value="125.0" />
  <parameter name="PINS_USAGE_6" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PINS_USAGE_5" value="0" />
  <parameter name="PINS_USAGE_4" value="0" />
  <parameter name="PINS_USAGE_3" value="63" />
  <parameter name="PINS_USAGE_9" value="0" />
  <parameter name="PINS_USAGE_8" value="0" />
  <parameter name="PINS_USAGE_7" value="0" />
  <parameter name="MEM_DDR4_TTL_DQS_WIDTH" value="5" />
  <parameter name="DIAG_ABSTRACT_PHY_WLAT" value="6" />
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_8" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_7" value="0" />
  <parameter name="EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR2_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PORT_MEM_AINV_WIDTH" value="1" />
  <parameter name="LANE_TIDS_AUTOGEN_WCNT" value="10" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_4" value="0" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PRI_HMC_CFG_TCL" value="18" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_3" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_6" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0" value="533.5" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_0" value="1" />
  <parameter
     name="PHY_RLD2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_2" value="1" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_1" value="1" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_DDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="EX_DESIGN_GUI_GEN_SIM" value="false" />
  <parameter name="SEC_HMC_CFG_ARF_PERIOD" value="4162" />
  <parameter name="PHY_RZQ" value="240" />
  <parameter
     name="EX_DESIGN_GUI_QDR2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_DOFF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_6" />
  <parameter name="MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
  <parameter name="PORT_MEM_ALERT_N_WIDTH" value="1" />
  <parameter name="BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TRCD_NS" value="18.0" />
  <parameter name="EX_DESIGN_GUI_DDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_RLD3_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM" value="RLD3_OUTPUT_DRIVE_40" />
  <parameter name="PORT_AFI_DM_N_WIDTH" value="1" />
  <parameter name="DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
  <parameter name="PORT_MEM_PE_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_PE_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_WDATA_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_ARF_PERIOD" value="4162" />
  <parameter name="MEM_DDR4_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_DQ_WIDTH" value="32" />
  <parameter name="PLL_N_CNT_LOW" value="256" />
  <parameter name="MEM_DDR3_TWLH_PS" value="125.0" />
  <parameter name="PHY_DDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_RWB_N_WIDTH" value="1" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
  <parameter name="SEC_HMC_CFG_RFSH_WARN_THRESHOLD" value="4" />
  <parameter name="PORT_MEM_DK_PINLOC_5" value="0" />
  <parameter name="PHY_QDR4_CK_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DK_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_7" value="167547401" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_5" value="0" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="PINS_DATA_IN_MODE_6" value="153612872" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_9" value="37449" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_3" value="0" />
  <parameter name="PINS_DATA_IN_MODE_8" value="1059357257" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_2" value="0" />
  <parameter name="MEM_QDR4_TCKDK_MAX_PS" value="150" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_6" value="0" />
  <parameter name="CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="MEM_QDR4_TASH_PS" value="170" />
  <parameter name="PORT_HPS_EMIF_H2E_GP_WIDTH" value="2" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_1" value="93402177" />
  <parameter name="PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_0" value="55616517" />
  <parameter name="PORT_AFI_RST_N_WIDTH" value="1" />
  <parameter name="MEM_RLD3_TCKQK_MAX_PS" value="135" />
  <parameter name="PORT_MEM_DK_PINLOC_3" value="0" />
  <parameter name="MEM_QDR4_DK_PER_PORT_WIDTH" value="2" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_QDR2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_DK_PINLOC_2" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_DK_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_LBK1_N_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
  <parameter name="PORT_MEM_DK_PINLOC_0" value="0" />
  <parameter name="CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="PORT_MEM_LDB_N_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_TTL_NUM_OF_READ_GROUPS" value="5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="SEC_HMC_CFG_SRF_ZQCAL_DISABLE" value="disable" />
  <parameter name="MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
     value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_CTRL_MMR_SLAVE_WDATA_WIDTH" value="32" />
  <parameter
     name="DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_WDB_9" value="224694" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
  <parameter name="PINS_WDB_7" value="910912566" />
  <parameter name="PINS_WDB_8" value="316345782" />
  <parameter name="PINS_WDB_5" value="920347830" />
  <parameter name="DIAG_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PINS_WDB_6" value="920202672" />
  <parameter name="PINS_WDB_3" value="920162825" />
  <parameter name="PINS_WDB_4" value="819686802" />
  <parameter name="PINS_WDB_1" value="153391688" />
  <parameter name="PINS_WDB_2" value="153092681" />
  <parameter name="MEM_DDR4_SPD_135_RCD_REV" value="0" />
  <parameter name="MEM_DDR4_TIS_AC_MV" value="100" />
  <parameter name="PINS_WDB_0" value="151261768" />
  <parameter name="PLL_PHY_CLK_VCO_PHASE" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_QDR4_TCSH_PS" value="170" />
  <parameter name="MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
  <parameter name="BOARD_LPDDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_90" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_92" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_91" value="0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_QDR2_TRL_CYC" value="2.5" />
  <parameter name="PINS_DB_IN_BYPASS_0" value="956300126" />
  <parameter name="MEM_DDR4_WRITE_PREAMBLE" value="1" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_0" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
  <parameter name="PINS_DB_IN_BYPASS_3" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_4" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_1" value="123" />
  <parameter name="PINS_DB_IN_BYPASS_2" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_7" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_83" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_8" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_82" value="0" />
  <parameter name="MEM_LPDDR3_DM_WIDTH" value="1" />
  <parameter name="PINS_DB_IN_BYPASS_5" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_85" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_6" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_84" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_87" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_86" value="0" />
  <parameter
     name="PHY_QDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PINS_DB_IN_BYPASS_9" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_89" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_88" value="0" />
  <parameter name="MEM_LPDDR3_TRP_CYC" value="17" />
  <parameter name="PLL_SPEEDGRADE" value="2" />
  <parameter
     name="PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_DQB_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_10" value="0" />
  <parameter name="CTRL_QDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter
     name="PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_1" value="0" />
  <parameter name="PHY_RLD3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PORT_AFI_RW_N_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED" value="false" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_94" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_93" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_96" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_95" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_98" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_97" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_99" value="0" />
  <parameter name="PRI_HMC_CFG_ZQCL_TO_VALID" value="257" />
  <parameter name="PORT_MEM_Q_PINLOC_35" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_36" value="0" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD" value="13" />
  <parameter name="PORT_MEM_Q_PINLOC_37" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_39" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_70" value="0" />
  <parameter name="PHY_LPDDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
  <parameter name="PHY_LPDDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_69" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_68" value="0" />
  <parameter name="MEM_DDR4_DQ_WIDTH" value="40" />
  <parameter name="MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
  <parameter name="BOARD_DDR3_TDH_DERATING_PS" value="0" />
  <parameter name="PRI_HMC_CFG_STARVE_LIMIT" value="10" />
  <parameter name="MEM_DDR3_TRAS_CYC" value="36" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_61" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_60" value="0" />
  <parameter name="PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_63" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_40" value="0" />
  <parameter name="PORT_AFI_SEQ_BUSY_WIDTH" value="4" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_62" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_41" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_65" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_42" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_64" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_43" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_67" value="0" />
  <parameter name="PORT_MEM_LBK1_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_44" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_66" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_24" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED" value="false" />
  <parameter name="PORT_MEM_Q_PINLOC_25" value="0" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD_DIFF_BG" value="2" />
  <parameter name="PORT_MEM_Q_PINLOC_26" value="0" />
  <parameter name="MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
  <parameter name="PORT_MEM_Q_PINLOC_27" value="0" />
  <parameter
     name="MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
     value="DDR4_ALERT_N_PLACEMENT_AUTO" />
  <parameter name="PORT_MEM_Q_PINLOC_28" value="0" />
  <parameter name="MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_INTERFACE_ID" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_29" value="0" />
  <parameter name="BOARD_DDR4_RCLK_ISI_NS" value="0.15" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_81" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_80" value="0" />
  <parameter name="BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_CK_N_WIDTH" value="1" />
  <parameter name="PHY_DDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_79" value="0" />
  <parameter name="PINS_USAGE_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_TARGET_IS_ES" value="false" />
  <parameter name="DIAG_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_AUTOGEN_WCNT" value="7" />
  <parameter name="PLL_REF_CLK_FREQ_PS" value="3752" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_72" value="0" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_71" value="0" />
  <parameter name="PRI_HMC_CFG_WR_TO_PCH" value="18" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_74" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_73" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_30" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_76" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_31" value="0" />
  <parameter name="BOARD_DDR3_AC_ISI_NS" value="0.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_75" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_32" value="0" />
  <parameter name="PHY_QDR2_USER_PING_PONG_EN" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_78" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_33" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_77" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_15" value="0" />
  <parameter name="SEC_HMC_CFG_REORDER_RDATA" value="enable" />
  <parameter name="PORT_MEM_Q_PINLOC_16" value="0" />
  <parameter name="BOARD_QDR2_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_CA_LEVEL_EN" value="false" />
  <parameter name="PORT_MEM_Q_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_19" value="0" />
  <parameter name="MEM_DDR4_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR4_TRFC_CYC" value="278" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_47" value="0" />
  <parameter name="PORT_DFT_NF_IOAUX_PIO_IN_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
  <parameter name="DIAG_LPDDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_46" value="0" />
  <parameter
     name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3"
     value="152.42857142857142" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_49" value="0" />
  <parameter
     name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4"
     value="152.42857142857142" />
  <parameter name="MEM_DDR4_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_48" value="0" />
  <parameter name="MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PORT_AFI_ALERT_N_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PINS_INVERT_OE_AUTOGEN_WCNT" value="13" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_41" value="0" />
  <parameter name="PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_RLD2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_40" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="533.5" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_20" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="533.5" />
  <parameter name="BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
  <parameter name="DIAG_RLD3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_22" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="533.5" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_44" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_23" value="0" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PLL_SIM_PHY_CLK_VCO_PHASE_PS" value="118" />
  <parameter name="PORT_MEM_BG_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_0" value="35841" />
  <parameter name="MEM_DDR4_CS_WIDTH" value="1" />
  <parameter name="CRC_EN" value="crc_disable" />
  <parameter name="BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="DBC_WB_RESERVED_ENTRY" value="40" />
  <parameter name="MEM_LPDDR3_TDQSQ_PS" value="135" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_58" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_57" value="0" />
  <parameter name="PINS_DATA_IN_MODE_1" value="153391688" />
  <parameter name="PINS_DATA_IN_MODE_0" value="1057231432" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_59" value="0" />
  <parameter name="PINS_DATA_IN_MODE_3" value="153391625" />
  <parameter name="PORT_MEM_BG_PINLOC_5" value="0" />
  <parameter name="PINS_DATA_IN_MODE_2" value="153092681" />
  <parameter name="PORT_MEM_BG_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_5" value="153395145" />
  <parameter name="PORT_MEM_BG_PINLOC_3" value="0" />
  <parameter name="PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PINS_DATA_IN_MODE_4" value="136614527" />
  <parameter name="PORT_MEM_BG_PINLOC_2" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_50" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_52" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_51" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_54" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_53" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_10" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_56" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_11" value="0" />
  <parameter name="MEM_DDR4_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_55" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_12" value="0" />
  <parameter name="PLL_SIM_CAL_MASTER_CLK_FREQ_PS" value="6608" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_QDR4_DINV_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED" value="true" />
  <parameter name="PORT_MEM_CQ_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_MAX_POWERDOWN" value="false" />
  <parameter name="PORT_MEM_C_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_DDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR_DIFF_BG" value="2" />
  <parameter name="IS_VID" value="false" />
  <parameter name="PORT_MEM_K_WIDTH" value="1" />
  <parameter name="PORT_MEM_DM_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PINS_RATE_7" value="0" />
  <parameter name="PINS_RATE_6" value="0" />
  <parameter name="PINS_RATE_9" value="0" />
  <parameter name="PINS_RATE_8" value="0" />
  <parameter name="MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
  <parameter name="PINS_RATE_3" value="0" />
  <parameter name="PINS_RATE_2" value="0" />
  <parameter name="PRI_HMC_CFG_MPS_ZQCAL_DISABLE" value="disable" />
  <parameter name="MEM_LPDDR3_TRFC_CYC" value="168" />
  <parameter name="PINS_RATE_5" value="0" />
  <parameter name="PINS_RATE_4" value="0" />
  <parameter name="PHY_DDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="MEM_WRITE_LATENCY" value="12" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS" value="true" />
  <parameter name="PINS_RATE_1" value="123" />
  <parameter name="EX_DESIGN_GUI_DDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PINS_RATE_0" value="956299358" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2" value="50" />
  <parameter name="PORT_MEM_DQS_WIDTH" value="5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="CTRL_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="BOARD_QDR4_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_NWR" value="LPDDR3_NWR_NWR12" />
  <parameter name="DIAG_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PORT_MEM_CK_N_PINLOC_2" value="0" />
  <parameter name="MEM_DDR3_TINIT_CK" value="499" />
  <parameter name="BOARD_DDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_CK_N_PINLOC_3" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
  <parameter name="DIAG_RLD3_ABSTRACT_PHY" value="false" />
  <parameter name="PORT_MEM_CK_N_PINLOC_0" value="9217" />
  <parameter name="MEM_DDR4_TDSS_CYC" value="0.18" />
  <parameter name="DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
  <parameter name="SEC_HMC_CFG_MEM_IF_ROWADDR_WIDTH" value="row_width_15" />
  <parameter name="PORT_MEM_CK_N_PINLOC_1" value="0" />
  <parameter name="NUM_OF_RTL_TILES" value="2" />
  <parameter name="PORT_MEM_CK_N_PINLOC_4" value="0" />
  <parameter name="MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
  <parameter name="PORT_MEM_CK_N_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_DQ_PER_WR_GROUP" value="9" />
  <parameter name="BOARD_RLD3_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_CA_PINLOC_16" value="0" />
  <parameter name="CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="MEM_LPDDR3_SPEEDBIN_ENUM" value="LPDDR3_SPEEDBIN_1600" />
  <parameter name="DIAG_DDR3_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR3_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR3_ABSTRACT_PHY" value="false" />
  <parameter name="SEC_HMC_CFG_MEM_IF_COLADDR_WIDTH" value="col_width_10" />
  <parameter name="MEM_RLD3_MR0" value="0" />
  <parameter name="PLL_SIM_VCO_FREQ_PS" value="944" />
  <parameter name="CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_ADDR_WIDTH" value="17" />
  <parameter name="MEM_DDR4_RCD_PARITY_CONTROL_WORD" value="13" />
  <parameter name="MEM_RLD2_TAS_NS" value="0.3" />
  <parameter name="CTRL_DDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_ST" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR2_THD_NS" value="0.18" />
  <parameter name="CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC" value="4" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="system_bd_sys_hps_ddr4_cntrl" />
  <parameter name="MEM_RLD3_MR2" value="0" />
  <parameter name="PORT_CAL_DEBUG_BYTEEN_WIDTH" value="4" />
  <parameter name="MEM_RLD3_MR1" value="0" />
  <parameter name="PORT_DFT_NF_PLL_CNTSEL_WIDTH" value="4" />
  <parameter
     name="PHY_DDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TWTR_CYC" value="6" />
  <parameter name="PHY_AC_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_QDR2_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR4_CFG_GEN_DBE" value="false" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_4" value="0" />
  <parameter name="BOARD_LPDDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_3" value="0" />
  <parameter name="MEM_RLD2_DQ_PER_DEVICE" value="9" />
  <parameter name="MEM_DDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TQH_CYC" value="0.38" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR_DIFF_CHIP" value="8" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_2" value="0" />
  <parameter name="PHY_LPDDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_LDA_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PINS_DATA_IN_MODE_24" value="0" />
  <parameter
     name="MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="PINS_DATA_IN_MODE_25" value="0" />
  <parameter name="PINS_DATA_IN_MODE_26" value="0" />
  <parameter name="PINS_DATA_IN_MODE_27" value="0" />
  <parameter name="PINS_DATA_IN_MODE_28" value="0" />
  <parameter name="PINS_DATA_IN_MODE_29" value="0" />
  <parameter name="PORT_MEM_DK_WIDTH" value="1" />
  <parameter name="PORT_MEM_A_WIDTH" value="17" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR_DIFF_CHIP" value="8" />
  <parameter name="MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
  <parameter name="PINS_DATA_IN_MODE_20" value="0" />
  <parameter name="MEM_RLD3_TIH_DC_MV" value="100" />
  <parameter name="PINS_DATA_IN_MODE_21" value="0" />
  <parameter name="PINS_DATA_IN_MODE_22" value="0" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PINS_DATA_IN_MODE_23" value="0" />
  <parameter name="PORT_MEM_AP_WIDTH" value="1" />
  <parameter name="PHY_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_0" value="50" />
  <parameter name="PHY_DDR4_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_LPDDR3_TDQSS_CYC" value="1.25" />
  <parameter name="PINS_DATA_IN_MODE_13" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_4" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_5" value="50" />
  <parameter name="MEM_LPDDR3_TDS_AC_MV" value="150" />
  <parameter name="PINS_DATA_IN_MODE_14" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_3" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_6" value="50" />
  <parameter name="PINS_DATA_IN_MODE_15" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_6" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_7" value="50" />
  <parameter name="PINS_DATA_IN_MODE_16" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_5" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_8" value="50" />
  <parameter name="PINS_DATA_IN_MODE_17" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_0" value="61914117" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_1" value="50" />
  <parameter name="PINS_DATA_IN_MODE_18" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_2" value="50" />
  <parameter name="PINS_DATA_IN_MODE_19" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_2" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_3" value="50" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_1" value="99699783" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_4" value="50" />
  <parameter name="MEM_RLD2_TAH_NS" value="0.3" />
  <parameter name="MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
  <parameter name="BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PINS_DATA_IN_MODE_10" value="0" />
  <parameter name="BOARD_QDR4_WCLK_ISI_NS" value="0.0" />
  <parameter name="PINS_DATA_IN_MODE_11" value="0" />
  <parameter name="PINS_DATA_IN_MODE_12" value="0" />
  <parameter name="PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TTL_CKE_WIDTH" value="1" />
  <parameter name="PORT_MEM_CFG_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="PORT_MEM_RWA_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_RDATA_VALID_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_31" value="0" />
  <parameter name="PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_D_PINLOC_30" value="0" />
  <parameter name="DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_D_PINLOC_35" value="0" />
  <parameter name="PHY_DDR4_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PORT_MEM_D_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_33" value="0" />
  <parameter name="DLL_CODEWORD" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_32" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DM_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_37" value="0" />
  <parameter name="DIAG_ENABLE_JTAG_UART_HEX" value="false" />
  <parameter name="PORT_MEM_D_PINLOC_36" value="0" />
  <parameter name="SEC_HMC_CFG_MPS_ZQCAL_DISABLE" value="disable" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT_DIFF_BANK" value="3" />
  <parameter name="PORT_AFI_LD_N_WIDTH" value="1" />
  <parameter name="PHY_QDR2_AC_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_MEM_CLK_DISABLE_ENTRY_CYC" value="14" />
  <parameter name="MEM_DDR4_CS_PER_DIMM" value="1" />
  <parameter name="DQS_PACK_MODE" value="packed" />
  <parameter name="PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="BOARD_DDR3_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_PING_PONG_MODE" value="pingpong_off" />
  <parameter name="PORT_AFI_WPS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_41" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_40" value="0" />
  <parameter name="MEM_DDR4_TIS_PS" value="62" />
  <parameter name="PINS_DATA_IN_MODE_35" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_46" value="0" />
  <parameter name="MEM_DDR4_TIH_PS" value="87" />
  <parameter name="PINS_DATA_IN_MODE_36" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_45" value="0" />
  <parameter name="DIAG_RLD3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PINS_DATA_IN_MODE_37" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_44" value="0" />
  <parameter name="MEM_DDR3_TRP_NS" value="13.09" />
  <parameter name="PINS_DATA_IN_MODE_38" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_48" value="0" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PORT_MEM_D_PINLOC_47" value="0" />
  <parameter name="ABPHY_WRITE_PROTOCOL" value="0" />
  <parameter name="PINS_DATA_IN_MODE_30" value="0" />
  <parameter name="PINS_DATA_IN_MODE_31" value="0" />
  <parameter name="PINS_DATA_IN_MODE_32" value="0" />
  <parameter name="BOARD_DDR3_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PINS_DATA_IN_MODE_33" value="0" />
  <parameter name="PINS_DATA_IN_MODE_34" value="0" />
  <parameter name="CTRL_QDR2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="DLL_MODE" value="ctl_dynamic" />
  <parameter name="PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR4_TFAW_NS" value="30.0" />
  <parameter name="PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TDQSS_CYC" value="0.27" />
  <parameter name="PORT_MEM_K_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="SEC_HMC_CFG_RLD3_MULTIBANK_MODE" value="singlebank" />
  <parameter name="PHY_LPDDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_PING_PONG_MODE" value="pingpong_off" />
  <parameter name="MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
  <parameter name="MEM_RLD3_DQ_WIDTH" value="36" />
  <parameter name="PHY_CALIBRATED_OCT" value="true" />
  <parameter name="PORT_MEM_LBK0_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PLL_SIM_PHYCLK_1_FREQ_PS" value="1888" />
  <parameter name="PORT_MEM_C_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_RLD3_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_1" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_0" value="768" />
  <parameter name="DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_5" value="0" />
  <parameter name="SEC_HMC_CFG_WB_RESERVED_ENTRY" value="8" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_4" value="0" />
  <parameter name="PORT_AFI_DOFF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_3" value="0" />
  <parameter name="DIAG_ECLIPSE_DEBUG" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_2" value="0" />
  <parameter name="PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_QDR2_BL" value="4" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_9" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_8" value="0" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_7" value="0" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_6" value="0" />
  <parameter name="PORT_MEM_ACT_N_WIDTH" value="1" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
  <parameter name="PORT_MEM_BWS_N_WIDTH" value="1" />
  <parameter name="MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
  <parameter name="HMC_CTRL_DIMM_TYPE" value="component" />
  <parameter name="PRI_HMC_CFG_PERIOD_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_DDR3_TWTR_CYC" value="8" />
  <parameter name="BOARD_RLD3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD3_DK_WIDTH" value="2" />
  <parameter name="SEC_HMC_CFG_STARVE_LIMIT" value="10" />
  <parameter name="PORT_CTRL_USER_REFRESH_BANK_WIDTH" value="16" />
  <parameter name="MEM_DDR4_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
  <parameter name="MEM_TTL_NUM_OF_WRITE_GROUPS" value="5" />
  <parameter name="MEM_DDR4_TTL_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_CKE_PINLOC_1" value="0" />
  <parameter name="BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_CKE_PINLOC_0" value="6145" />
  <parameter name="PHY_DDR3_IO_VOLTAGE" value="1.5" />
  <parameter name="PORT_MEM_CKE_PINLOC_5" value="0" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_CKE_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CKE_PINLOC_3" value="0" />
  <parameter name="PRI_HMC_CFG_RD_TO_PCH" value="5" />
  <parameter name="PORT_MEM_CKE_PINLOC_2" value="0" />
  <parameter name="PORT_CLKS_SHARING_MASTER_OUT_WIDTH" value="32" />
  <parameter name="PORT_MEM_K_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
  <parameter name="MEM_DDR4_DLL_EN" value="true" />
  <parameter name="MEM_QDR4_QK_WIDTH" value="4" />
  <parameter name="MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="PHY_RLD3_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
  <parameter name="MEM_QDR4_TCKDK_MIN_PS" value="-150" />
  <parameter
     name="PHY_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PRI_HMC_CFG_REORDER_DATA" value="enable" />
  <parameter name="BOARD_QDR2_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DKA_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_CTRL_AST_CMD_DATA_WIDTH" value="58" />
  <parameter name="MEM_DDR4_TDQSCK_PS" value="165" />
  <parameter name="PORT_MEM_D_WIDTH" value="1" />
  <parameter name="PINS_DB_OUT_BYPASS_6" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_7" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_8" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_9" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_2" value="0" />
  <parameter name="BOARD_QDR2_AC_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PINS_DB_OUT_BYPASS_3" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_4" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_5" value="0" />
  <parameter name="PORT_CAL_MASTER_ADDRESS_WIDTH" value="16" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_0" value="36865" />
  <parameter name="PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_1" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_0" value="956300126" />
  <parameter name="PINS_DB_OUT_BYPASS_1" value="123" />
  <parameter name="MEM_DDR3_TRTP_CYC" value="8" />
  <parameter name="DIAG_DDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="CTRL_ECC_EN" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TRRD_CYC" value="6" />
  <parameter name="DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_TIMING_REGTEST_MODE" value="false" />
  <parameter name="PORT_AFI_WRANK_WIDTH" value="1" />
  <parameter name="PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TREFI_CYC" value="8320" />
  <parameter name="BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="OCT_CONTROL_WIDTH" value="16" />
  <parameter name="PORT_MEM_DQB_PINLOC_48" value="0" />
  <parameter name="DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PORT_MEM_CA_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_47" value="0" />
  <parameter name="PHY_RLD2_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_CA_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_46" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_44" value="0" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="PORT_MEM_CA_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_43" value="0" />
  <parameter name="PRI_HMC_CFG_MEM_IF_BGADDR_WIDTH" value="bg_width_1" />
  <parameter name="PORT_MEM_CA_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_42" value="0" />
  <parameter name="SWAP_DQS_A_B" value="false" />
  <parameter name="PRI_HMC_CFG_SRF_ZQCAL_DISABLE" value="disable" />
  <parameter name="PORT_MEM_RWA_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQ_WIDTH" value="40" />
  <parameter name="MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
  <parameter name="PINS_GPIO_MODE_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_PERIODIC_OCT_RECAL" value="false" />
  <parameter name="MEM_QDR4_DATA_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_PERIOD_DQSTRK_INTERVAL" value="512" />
  <parameter name="DQS_BUS_MODE_ENUM" value="DQS_BUS_MODE_X8_X9" />
  <parameter name="SEC_HMC_CFG_DQS_TRACKING_EN" value="disable" />
  <parameter name="PHY_RLD2_USER_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_DOFF_N_PINLOC_0" value="0" />
  <parameter name="LANES_PER_TILE" value="4" />
  <parameter name="CTRL_DDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_ST" />
  <parameter name="PHY_RLD3_IO_VOLTAGE" value="1.2" />
  <parameter name="PRI_WDATA_LANE_INDEX" value="3" />
  <parameter name="BOARD_RLD3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TDQSQ_PS" value="75" />
  <parameter name="MEM_DDR4_TWTR_S_CYC" value="3" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
  <parameter name="MEM_QDR4_QK_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_RLD3_DM_WIDTH" value="2" />
  <parameter name="PLL_BW_CTRL" value="pll_bw_res_setting2" />
  <parameter name="MEM_DDR3_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_top.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_io_aux.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_bufs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_se_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_se_o.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_df_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_df_o.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_cp_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_bdir_df.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_bdir_se.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_unused.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll_fast_sim.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll_extra_clks.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_oct.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_core_clks_rsts.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hps_clks_rsts.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles_wrap.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles_abphy.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_abphy_mux.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_avl_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_sideband_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_mmr_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_amm_data_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_ast_data_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_afi_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_seq_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_regs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_oct.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_oct_um_fsm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_ip_parameters.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_utils.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_parameters.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_pin_map.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_report_io_timing.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_report_timing.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_report_timing_core.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_seq_params_sim.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_seq_params_sim.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_seq_params_synth.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_seq_params_synth.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_seq_cal.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\emif.pre.xml"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_readme.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_top.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_io_aux.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_bufs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_se_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_se_o.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_df_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_df_o.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_cp_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_bdir_df.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_bdir_se.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_unused.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll_fast_sim.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll_extra_clks.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_oct.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_core_clks_rsts.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hps_clks_rsts.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles_wrap.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles_abphy.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_abphy_mux.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_avl_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_sideband_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_mmr_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_amm_data_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_ast_data_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_afi_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_seq_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_regs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_oct.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\altera_oct_um_fsm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_ip_parameters.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_utils.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_parameters.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_pin_map.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_report_io_timing.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_report_timing.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_report_timing_core.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_seq_params_sim.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_seq_params_sim.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_seq_params_synth.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_seq_params_synth.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_seq_cal.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\emif.pre.xml"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_5knmixi_readme.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_altera_emif_a10_hps_181_b26sami" as="arch" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_arch_nf_181_5knmixi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_master_ni"
   version="18.1"
   name="altera_merlin_axi_master_ni">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_axi_master_ni_181\synth\altera_merlin_axi_master_ni.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_axi_master_ni_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_axi_master_ni_181\synth\altera_merlin_axi_master_ni.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_axi_master_ni_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="sys_hps_h2f_lw_axi_master_agent" />
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_jfe3fkq"
     as="axi_ad9680_dma_m_dest_axi_agent,axi_ad9144_dma_m_src_axi_agent" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_master_ni"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni"
   version="18.1"
   name="altera_merlin_axi_slave_ni">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_ADDR_USER" value="0" />
  <parameter name="PKT_ORI_BURST_SIZE_L" value="113" />
  <parameter name="ID" value="0" />
  <parameter name="PKT_ORI_BURST_SIZE_H" value="115" />
  <parameter name="DATA_USER_WIDTH" value="1" />
  <parameter name="ADDR_USER_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_merlin_axi_slave_ni.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_merlin_axi_slave_ni.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="ad9144_jesd204_link_management_agent,ad9680_jesd204_link_management_agent,ad9144_jesd204_link_reconfig_agent,ad9680_jesd204_link_reconfig_agent,axi_ad9144_dma_s_axi_agent,axi_ad9144_core_s_axi_agent,axi_ad9680_dma_s_axi_agent,axi_ad9680_core_s_axi_agent" />
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_jfe3fkq"
     as="sys_hps_f2sdram0_data_agent" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_slave_ni"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_slave_agent_181\synth\altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_slave_agent_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_slave_agent_181\synth\altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_slave_agent_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="ad9144_jesd204_lane_pll_reconfig_agent,ad9144_jesd204_link_pll_reconfig_agent,ad9680_jesd204_link_pll_reconfig_agent,avl_adxcfg_0_rcfg_s0_agent,avl_adxcfg_1_rcfg_s0_agent,avl_adxcfg_2_rcfg_s0_agent,avl_adxcfg_3_rcfg_s0_agent,avl_adxcfg_0_rcfg_s1_agent,avl_adxcfg_1_rcfg_s1_agent,avl_adxcfg_2_rcfg_s1_agent,avl_adxcfg_3_rcfg_s1_agent,sys_gpio_in_s1_agent,sys_gpio_out_s1_agent,sys_spi_spi_control_port_agent" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_agent"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_sc_fifo_181\synth\altera_avalon_sc_fifo.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_sc_fifo_181\synth\altera_avalon_sc_fifo.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo,ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo,ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo,ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo,ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo,ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo,avl_adxcfg_0_rcfg_s0_agent_rsp_fifo,avl_adxcfg_0_rcfg_s0_agent_rdata_fifo,avl_adxcfg_1_rcfg_s0_agent_rsp_fifo,avl_adxcfg_1_rcfg_s0_agent_rdata_fifo,avl_adxcfg_2_rcfg_s0_agent_rsp_fifo,avl_adxcfg_2_rcfg_s0_agent_rdata_fifo,avl_adxcfg_3_rcfg_s0_agent_rsp_fifo,avl_adxcfg_3_rcfg_s0_agent_rdata_fifo,avl_adxcfg_0_rcfg_s1_agent_rsp_fifo,avl_adxcfg_0_rcfg_s1_agent_rdata_fifo,avl_adxcfg_1_rcfg_s1_agent_rsp_fifo,avl_adxcfg_1_rcfg_s1_agent_rdata_fifo,avl_adxcfg_2_rcfg_s1_agent_rsp_fifo,avl_adxcfg_2_rcfg_s1_agent_rdata_fifo,avl_adxcfg_3_rcfg_s1_agent_rsp_fifo,avl_adxcfg_3_rcfg_s1_agent_rdata_fifo,sys_gpio_in_s1_agent_rsp_fifo,sys_gpio_in_s1_agent_rdata_fifo,sys_gpio_out_s1_agent_rsp_fifo,sys_gpio_out_s1_agent_rdata_fifo,sys_spi_spi_control_port_agent_rsp_fifo,sys_spi_spi_control_port_agent_rdata_fifo" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_sc_fifo"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_x755yui">
  <parameter name="ST_CHANNEL_W" value="30" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="60" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x20,0x40,0x20000,0x24000,0x25000,0x26000,0x28000,0x29000,0x2a000,0x2b000,0x2c000,0x30000,0x40000,0x44000,0x45000,0x48000,0x49000,0x4a000,0x4b000,0x4c000,0x50000" />
  <parameter name="DEFAULT_CHANNEL" value="5" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="19:0010000000000000000000:0x0:0x10:both:1:0:0:1,20:0100000000000000000000:0x20:0x30:both:1:0:0:1,21:1000000000000000000000:0x40:0x60:both:1:0:0:1,1:0000000000000000000100:0x20000:0x24000:write:1:0:0:1,0:0000000000000000000001:0x24000:0x25000:write:1:0:0:1,3:0000000000001000000000:0x25000:0x26000:both:1:0:0:1,2:0000000000000100000000:0x26000:0x27000:both:1:0:0:1,7:0000000000100000000000:0x28000:0x29000:both:1:0:0:1,9:0000000001000000000000:0x29000:0x2a000:both:1:0:0:1,11:0000000010000000000000:0x2a000:0x2b000:both:1:0:0:1,13:0000000100000000000000:0x2b000:0x2c000:both:1:0:0:1,16:0000000000000000010000:0x2c000:0x2d000:write:1:0:0:1,15:0000000000000000100000:0x30000:0x40000:write:1:0:0:1,5:0000000000000000001000:0x40000:0x44000:write:1:0:0:1,4:0000000000000000000010:0x44000:0x45000:write:1:0:0:1,6:0000000000010000000000:0x45000:0x46000:both:1:0:0:1,8:0000001000000000000000:0x48000:0x49000:both:1:0:0:1,10:0000010000000000000000:0x49000:0x4a000:both:1:0:0:1,12:0000100000000000000000:0x4a000:0x4b000:both:1:0:0:1,14:0001000000000000000000:0x4b000:0x4c000:both:1:0:0:1,18:0000000000000001000000:0x4c000:0x4d000:write:1:0:0:1,17:0000000000000010000000:0x50000:0x60000:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="56" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="0010000000000000000000,0100000000000000000000,1000000000000000000000,0000000000000000000100,0000000000000000000001,0000000000001000000000,0000000000000100000000,0000000000100000000000,0000000001000000000000,0000000010000000000000,0000000100000000000000,0000000000000000010000,0000000000000000100000,0000000000000000001000,0000000000000000000010,0000000000010000000000,0000001000000000000000,0000010000000000000000,0000100000000000000000,0001000000000000000000,0000000000000001000000,0000000000000010000000" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,write,write,both,both,both,both,both,both,write,write,write,write,both,both,both,both,both,write,write" />
  <parameter
     name="SECURED_RANGE_PAIRS"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter
     name="SECURED_RANGE_LIST"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="106" />
  <parameter
     name="END_ADDRESS"
     value="0x10,0x30,0x60,0x24000,0x25000,0x26000,0x27000,0x29000,0x2a000,0x2b000,0x2c000,0x2d000,0x40000,0x44000,0x45000,0x46000,0x49000,0x4a000,0x4b000,0x4c000,0x4d000,0x60000" />
  <parameter name="PKT_PROTECTION_L" value="104" />
  <parameter name="PKT_TRANS_WRITE" value="59" />
  <parameter name="DEFAULT_DESTID" value="15" />
  <parameter
     name="DESTINATION_ID"
     value="19,20,21,1,0,3,2,7,9,11,13,16,15,5,4,6,8,10,12,14,18,17" />
  <parameter
     name="NON_SECURED_TAG"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_x755yui.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_x755yui.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="router" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_x755yui"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_zmkuk4q">
  <parameter name="ST_CHANNEL_W" value="30" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="60" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x20,0x40,0x20000,0x24000,0x25000,0x26000,0x28000,0x29000,0x2a000,0x2b000,0x2c000,0x30000,0x40000,0x44000,0x45000,0x48000,0x49000,0x4a000,0x4b000,0x4c000,0x50000" />
  <parameter name="DEFAULT_CHANNEL" value="5" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="19:0010000000000000000000:0x0:0x10:both:1:0:0:1,20:0100000000000000000000:0x20:0x30:both:1:0:0:1,21:1000000000000000000000:0x40:0x60:both:1:0:0:1,1:0000000000000000000100:0x20000:0x24000:read:1:0:0:1,0:0000000000000000000001:0x24000:0x25000:read:1:0:0:1,3:0000000000001000000000:0x25000:0x26000:both:1:0:0:1,2:0000000000000100000000:0x26000:0x27000:both:1:0:0:1,7:0000000000100000000000:0x28000:0x29000:both:1:0:0:1,9:0000000001000000000000:0x29000:0x2a000:both:1:0:0:1,11:0000000010000000000000:0x2a000:0x2b000:both:1:0:0:1,13:0000000100000000000000:0x2b000:0x2c000:both:1:0:0:1,16:0000000000000000010000:0x2c000:0x2d000:read:1:0:0:1,15:0000000000000000100000:0x30000:0x40000:read:1:0:0:1,5:0000000000000000001000:0x40000:0x44000:read:1:0:0:1,4:0000000000000000000010:0x44000:0x45000:read:1:0:0:1,6:0000000000010000000000:0x45000:0x46000:both:1:0:0:1,8:0000001000000000000000:0x48000:0x49000:both:1:0:0:1,10:0000010000000000000000:0x49000:0x4a000:both:1:0:0:1,12:0000100000000000000000:0x4a000:0x4b000:both:1:0:0:1,14:0001000000000000000000:0x4b000:0x4c000:both:1:0:0:1,18:0000000000000001000000:0x4c000:0x4d000:read:1:0:0:1,17:0000000000000010000000:0x50000:0x60000:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="56" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="0010000000000000000000,0100000000000000000000,1000000000000000000000,0000000000000000000100,0000000000000000000001,0000000000001000000000,0000000000000100000000,0000000000100000000000,0000000001000000000000,0000000010000000000000,0000000100000000000000,0000000000000000010000,0000000000000000100000,0000000000000000001000,0000000000000000000010,0000000000010000000000,0000001000000000000000,0000010000000000000000,0000100000000000000000,0001000000000000000000,0000000000000001000000,0000000000000010000000" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,read,read,both,both,both,both,both,both,read,read,read,read,both,both,both,both,both,read,read" />
  <parameter
     name="SECURED_RANGE_PAIRS"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter
     name="SECURED_RANGE_LIST"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="106" />
  <parameter
     name="END_ADDRESS"
     value="0x10,0x30,0x60,0x24000,0x25000,0x26000,0x27000,0x29000,0x2a000,0x2b000,0x2c000,0x2d000,0x40000,0x44000,0x45000,0x46000,0x49000,0x4a000,0x4b000,0x4c000,0x4d000,0x60000" />
  <parameter name="PKT_PROTECTION_L" value="104" />
  <parameter name="PKT_TRANS_WRITE" value="59" />
  <parameter name="DEFAULT_DESTID" value="15" />
  <parameter
     name="DESTINATION_ID"
     value="19,20,21,1,0,3,2,7,9,11,13,16,15,5,4,6,8,10,12,14,18,17" />
  <parameter
     name="NON_SECURED_TAG"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_zmkuk4q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_zmkuk4q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="router_001" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_zmkuk4q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_n4gpyna">
  <parameter name="ST_CHANNEL_W" value="30" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="60" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="56" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="106" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="104" />
  <parameter name="PKT_TRANS_WRITE" value="59" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_n4gpyna.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_n4gpyna.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="router_002,router_004,router_006,router_008,router_010,router_012,router_014,router_016" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_n4gpyna"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_thds5li">
  <parameter name="ST_CHANNEL_W" value="30" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="60" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="56" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="106" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="104" />
  <parameter name="PKT_TRANS_WRITE" value="59" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_thds5li.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_thds5li.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="router_003,router_005,router_007,router_009,router_011,router_013,router_015,router_017" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_thds5li"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_fj5toyq">
  <parameter name="ST_CHANNEL_W" value="30" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="60" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="56" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="106" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="104" />
  <parameter name="PKT_TRANS_WRITE" value="59" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_fj5toyq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_fj5toyq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="router_018,router_019,router_020,router_021,router_022,router_023,router_024,router_025,router_026,router_027,router_028,router_029,router_030,router_031" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_fj5toyq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_traffic_limiter_181\synth\altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_traffic_limiter_181\synth\altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_traffic_limiter_181\synth\altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_traffic_limiter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_traffic_limiter_181\synth\altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_traffic_limiter_181\synth\altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_traffic_limiter_181\synth\altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_traffic_limiter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="sys_hps_h2f_lw_axi_master_wr_limiter,sys_hps_h2f_lw_axi_master_rd_limiter" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_traffic_limiter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="57" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="ad9144_jesd204_link_management_wr_burst_adapter,ad9144_jesd204_link_management_rd_burst_adapter,ad9680_jesd204_link_management_wr_burst_adapter,ad9680_jesd204_link_management_rd_burst_adapter,ad9144_jesd204_link_reconfig_wr_burst_adapter,ad9144_jesd204_link_reconfig_rd_burst_adapter,ad9680_jesd204_link_reconfig_wr_burst_adapter,ad9680_jesd204_link_reconfig_rd_burst_adapter,axi_ad9144_dma_s_axi_wr_burst_adapter,axi_ad9144_dma_s_axi_rd_burst_adapter,axi_ad9144_core_s_axi_wr_burst_adapter,axi_ad9144_core_s_axi_rd_burst_adapter,axi_ad9680_dma_s_axi_wr_burst_adapter,axi_ad9680_dma_s_axi_rd_burst_adapter,axi_ad9680_core_s_axi_wr_burst_adapter,axi_ad9680_core_s_axi_rd_burst_adapter,ad9144_jesd204_lane_pll_reconfig_burst_adapter,ad9144_jesd204_link_pll_reconfig_burst_adapter,ad9680_jesd204_link_pll_reconfig_burst_adapter,avl_adxcfg_0_rcfg_s0_burst_adapter,avl_adxcfg_1_rcfg_s0_burst_adapter,avl_adxcfg_2_rcfg_s0_burst_adapter,avl_adxcfg_3_rcfg_s0_burst_adapter,avl_adxcfg_0_rcfg_s1_burst_adapter,avl_adxcfg_1_rcfg_s1_burst_adapter,avl_adxcfg_2_rcfg_s1_burst_adapter,avl_adxcfg_3_rcfg_s1_burst_adapter,sys_gpio_in_s1_burst_adapter,sys_gpio_out_s1_burst_adapter,sys_spi_spi_control_port_burst_adapter" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_burst_adapter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_bd_altera_merlin_demultiplexer_181_vjsmska">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="30" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="NUM_OUTPUTS" value="22" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_vjsmska.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_vjsmska.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_vjsmska"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_bd_altera_merlin_multiplexer_181_csf2saa">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="30" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="61" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_csf2saa.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_csf2saa.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_007,cmd_mux_008,cmd_mux_009,cmd_mux_010,cmd_mux_011,cmd_mux_012,cmd_mux_013,cmd_mux_014,cmd_mux_015" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_csf2saa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_bd_altera_merlin_multiplexer_181_b5cmpua">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="30" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="61" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_b5cmpua.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_b5cmpua.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="cmd_mux_016,cmd_mux_017,cmd_mux_018,cmd_mux_019,cmd_mux_020,cmd_mux_021,cmd_mux_022,cmd_mux_023,cmd_mux_024,cmd_mux_025,cmd_mux_026,cmd_mux_027,cmd_mux_028,cmd_mux_029" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_b5cmpua"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_bd_altera_merlin_demultiplexer_181_nd37m2a">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="30" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_nd37m2a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_nd37m2a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_007,rsp_demux_008,rsp_demux_009,rsp_demux_010,rsp_demux_011,rsp_demux_012,rsp_demux_013,rsp_demux_014,rsp_demux_015" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_nd37m2a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_bd_altera_merlin_demultiplexer_181_k33pe2y">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="30" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_k33pe2y.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_k33pe2y.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="rsp_demux_016,rsp_demux_017,rsp_demux_018,rsp_demux_019,rsp_demux_020,rsp_demux_021,rsp_demux_022,rsp_demux_023,rsp_demux_024,rsp_demux_025,rsp_demux_026,rsp_demux_027,rsp_demux_028,rsp_demux_029" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_k33pe2y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_bd_altera_merlin_multiplexer_181_eoohzri">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(115:113) response_status(112:111) cache(110:107) protection(106:104) thread_id(103:100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="30" />
  <parameter
     name="ARBITRATION_SHARES"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="22" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="61" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_eoohzri.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_eoohzri.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_eoohzri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_pipeline_stage"
   version="18.1"
   name="altera_avalon_st_pipeline_stage">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_st_pipeline_stage_181\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_st_pipeline_stage_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_st_pipeline_stage_181\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_st_pipeline_stage_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="limiter_pipeline,limiter_pipeline_001,limiter_pipeline_002,limiter_pipeline_003,agent_pipeline,agent_pipeline_001,agent_pipeline_002,agent_pipeline_003,agent_pipeline_004,agent_pipeline_005,agent_pipeline_006,agent_pipeline_007,agent_pipeline_008,agent_pipeline_009,agent_pipeline_010,agent_pipeline_011,agent_pipeline_012,agent_pipeline_013,agent_pipeline_014,agent_pipeline_015,agent_pipeline_016,agent_pipeline_017,agent_pipeline_018,agent_pipeline_019,agent_pipeline_020,agent_pipeline_021,agent_pipeline_022,agent_pipeline_023,agent_pipeline_024,agent_pipeline_025,agent_pipeline_026,agent_pipeline_027,agent_pipeline_028,agent_pipeline_029,agent_pipeline_030,agent_pipeline_031,agent_pipeline_032,agent_pipeline_033,agent_pipeline_034,agent_pipeline_035,agent_pipeline_036,agent_pipeline_037,agent_pipeline_038,agent_pipeline_039,agent_pipeline_040,agent_pipeline_041,agent_pipeline_042,agent_pipeline_043,agent_pipeline_044,agent_pipeline_045,agent_pipeline_046,agent_pipeline_047,agent_pipeline_048,agent_pipeline_049,agent_pipeline_050,agent_pipeline_051,agent_pipeline_052,agent_pipeline_053,agent_pipeline_054,agent_pipeline_055,agent_pipeline_056,agent_pipeline_057,agent_pipeline_058,agent_pipeline_059,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003,mux_pipeline_004,mux_pipeline_005,mux_pipeline_006,mux_pipeline_007,mux_pipeline_008,mux_pipeline_009,mux_pipeline_010,mux_pipeline_011,mux_pipeline_012,mux_pipeline_013,mux_pipeline_014,mux_pipeline_015,mux_pipeline_016,mux_pipeline_017,mux_pipeline_018,mux_pipeline_019,mux_pipeline_020,mux_pipeline_021,mux_pipeline_022,mux_pipeline_023,mux_pipeline_024,mux_pipeline_025,mux_pipeline_026,mux_pipeline_027,mux_pipeline_028,mux_pipeline_029,mux_pipeline_030,mux_pipeline_031,mux_pipeline_032,mux_pipeline_033,mux_pipeline_034,mux_pipeline_035,mux_pipeline_036,mux_pipeline_037,mux_pipeline_038,mux_pipeline_039,mux_pipeline_040,mux_pipeline_041,mux_pipeline_042,mux_pipeline_043,mux_pipeline_044,mux_pipeline_045,mux_pipeline_046,mux_pipeline_047,mux_pipeline_048,mux_pipeline_049,mux_pipeline_050,mux_pipeline_051,mux_pipeline_052,mux_pipeline_053,mux_pipeline_054,mux_pipeline_055,mux_pipeline_056,mux_pipeline_057,mux_pipeline_058,mux_pipeline_059,mux_pipeline_060,mux_pipeline_061,mux_pipeline_062,mux_pipeline_063,mux_pipeline_064,mux_pipeline_065,mux_pipeline_066,mux_pipeline_067,mux_pipeline_068,mux_pipeline_069,mux_pipeline_070,mux_pipeline_071,mux_pipeline_072,mux_pipeline_073,mux_pipeline_074,mux_pipeline_075,mux_pipeline_076,mux_pipeline_077,mux_pipeline_078,mux_pipeline_079,mux_pipeline_080,mux_pipeline_081,mux_pipeline_082,mux_pipeline_083,mux_pipeline_084,mux_pipeline_085,mux_pipeline_086,mux_pipeline_087" />
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_jfe3fkq"
     as="agent_pipeline,agent_pipeline_001,agent_pipeline_002,agent_pipeline_003,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003,mux_pipeline_004,mux_pipeline_005,mux_pipeline_006,mux_pipeline_007" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_st_pipeline_stage"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="system_bd_altera_avalon_st_adapter_181_f6lxjaq">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_f6lxjaq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_f6lxjaq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_f6lxjaq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_f6lxjaq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010,avalon_st_adapter_011,avalon_st_adapter_012,avalon_st_adapter_013" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_f6lxjaq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_6bjmpii"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_u6yp66a">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x100000000:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="214" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="214" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="228" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="218" />
  <parameter name="END_ADDRESS" value="0x100000000" />
  <parameter name="PKT_PROTECTION_L" value="216" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_u6yp66a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_u6yp66a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_jfe3fkq"
     as="router,router_002" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_u6yp66a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_a3opjsa">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x100000000:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="214" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="214" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="228" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="218" />
  <parameter name="END_ADDRESS" value="0x100000000" />
  <parameter name="PKT_PROTECTION_L" value="216" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_a3opjsa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_a3opjsa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_jfe3fkq"
     as="router_001,router_003" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_a3opjsa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_vd7rmzq">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="214" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="214" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="228" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="218" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="216" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_vd7rmzq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_vd7rmzq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_jfe3fkq"
     as="router_004" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_vd7rmzq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_se6h4cq">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:read:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="214" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="214" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="228" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="218" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="216" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_se6h4cq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_se6h4cq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_jfe3fkq"
     as="router_005" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_se6h4cq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_bd_altera_merlin_demultiplexer_181_xc6jyli">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="175000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="228" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_xc6jyli.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_xc6jyli.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_jfe3fkq"
     as="cmd_demux,cmd_demux_001,cmd_demux_002,cmd_demux_003" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_xc6jyli"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_bd_altera_merlin_multiplexer_181_54dmmfa">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="228" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_54dmmfa.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_54dmmfa.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_jfe3fkq"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_54dmmfa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_bd_altera_merlin_demultiplexer_181_m5jixwa">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="175000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="228" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_m5jixwa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_m5jixwa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_jfe3fkq"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_m5jixwa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_bd_altera_merlin_multiplexer_181_6j3q3si">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(227:225) response_status(224:223) cache(222:219) protection(218:216) thread_id(215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="228" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_6j3q3si.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_6j3q3si.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_jfe3fkq"
     as="rsp_mux,rsp_mux_001,rsp_mux_002,rsp_mux_003" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_6j3q3si"</message>
  </messages>
 </entity>
 <entity
   kind="timing_adapter"
   version="18.1"
   name="system_bd_timing_adapter_181_4ceyadi">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="128" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\timing_adapter_181\synth\system_bd_timing_adapter_181_4ceyadi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\timing_adapter_181\synth\system_bd_timing_adapter_181_4ceyadi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_avalon_st_adapter_181_6jlituq"
     as="timing_adapter_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_timing_adapter_181_4ceyadi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_native_a10"
   version="18.1"
   name="system_bd_altera_xcvr_native_a10_181_tw3fuoi">
  <parameter name="enable_ports_rx_prbs" value="0" />
  <parameter name="cdr_pll_f_max_pfd" value="350000000 Hz" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reset_n" value="reset_n" />
  <parameter name="pma_rx_buf_xrx_path_uc_rx_rstb" value="rx_reset_on" />
  <parameter name="enable_port_tx_enh_frame" value="0" />
  <parameter name="enh_tx_64b66b_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_wordslip" value="frmgen_wordslip_dis" />
  <parameter name="pma_rx_buf_rx_refclk_divider" value="bypass_divider" />
  <parameter name="enh_tx_frmgen_burst_enable" value="0" />
  <parameter name="hssi_krfec_rx_pcs_clr_ctrl" value="both_enabled" />
  <parameter name="hssi_tx_pcs_pma_interface_bypass_pma_txelecidle" value="true" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_odi_step_ctrl_sel" value="dprio_mode" />
  <parameter name="cdr_pll_side" value="side_unknown" />
  <parameter name="pma_adapt_adp_dfe_fxtap10_sgn" value="radp_dfe_fxtap10_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_bs_enc" value="en_bs_enc_clk_gating" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel"
     value="uhsif_index_cram" />
  <parameter name="anlg_rx_one_stage_enable" value="s1_mode" />
  <parameter name="hssi_10g_rx_pcs_frmsync_flag_type" value="location_only" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_bypass" value="rx_sm_bypass_en" />
  <parameter name="hssi_rx_pcs_pma_interface_block_sel" value="ten_g_pcs" />
  <parameter name="hssi_fifo_rx_pcs_prot_mode" value="teng_mode" />
  <parameter name="pma_cgb_ser_powerdown" value="normal_poweron_ser" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx" value="pma_32b_rx" />
  <parameter name="enh_rxfifo_mode" value="Phase compensation" />
  <parameter name="hssi_10g_tx_pcs_distdwn_master" value="distdwn_master_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx"
     value="teng_mode_tx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count_multi" value="0" />
  <parameter name="pma_rx_buf_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_rx_enh_frame_lock" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter
     name="cdr_pll_chgpmp_up_pd_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_rx_buf_one_stage_enable" value="s1_mode" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="l_std_rx_pld_pcs_width" value="10" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_rx_buf_xrx_path_gt_enabled" value="disable" />
  <parameter name="cdr_pll_pma_width" value="40" />
  <parameter name="enable_port_rx_polinv" value="0" />
  <parameter name="pma_rx_odi_invert_dfe_vref" value="no_inversion" />
  <parameter name="pma_tx_buf_enable_idle_tx_channel_support" value="false" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_scrambler" value="enable" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch2_src"
     value="cdr_clkin_scratch2_src_refclk_iqclk" />
  <parameter name="set_disconnect_analog_resets" value="0" />
  <parameter name="hssi_8g_rx_pcs_hip_mode" value="dis_hip" />
  <parameter name="hssi_10g_tx_pcs_compin_sel" value="compin_master" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_adapt_odi_en" value="rodi_en_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en"
     value="hip_rx_disable" />
  <parameter name="base_device" value="NIGHTFURY3" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx"
     value="fifo_rx" />
  <parameter name="l_rcfg_addr_bits" value="10" />
  <parameter
     name="hssi_10g_tx_pcs_enc64b66b_txsm_clken"
     value="enc64b66b_txsm_clk_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_block_sel" value="teng" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx"
     value="disable" />
  <parameter name="hssi_gen3_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="pma_cgb_x1_clock_source_sel" value="cdr_txpll_t" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pfull" value="10" />
  <parameter name="pma_tx_buf_uc_dcd_cal_status" value="uc_dcd_cal_notdone" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_type" value="bitslip_cnt" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_post_eidle_delay"
     value="cnt_200_cycles" />
  <parameter name="pma_tx_buf_term_p_tune" value="rterm_p0" />
  <parameter name="enh_rx_dispchk_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en"
     value="disable" />
  <parameter name="pma_rx_buf_lfeq_zero_control" value="lfeq_setting_2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx"
     value="disable" />
  <parameter name="pma_tx_buf_cpen_ctrl" value="cp_l0" />
  <parameter name="set_embedded_debug_enable" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period"
     value="uhsif_dcn_test_period_4" />
  <parameter name="hssi_10g_rx_pcs_frmsync_bypass" value="frmsync_bypass_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="pma_rx_dfe_oc_sa_d0c0" value="0" />
  <parameter name="enable_port_rx_enh_fifo_align_val" value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="pma_adapt_adp_spec_avg_window" value="radp_spec_avg_window_4" />
  <parameter name="pma_adapt_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_pipeln" value="rx_sm_pipeln_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="cdr_pll_cgb_div" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_err" value="dispgen_err_dis" />
  <parameter name="anlg_link" value="sr" />
  <parameter name="std_rx_word_aligner_fast_sync_status_enable" value="0" />
  <parameter name="l_rcfg_ifaces" value="4" />
  <parameter name="pma_rx_buf_vcm_sel" value="vcm_setting_03" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en"
     value="delay1_clk_disable" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_a_val" value="0" />
  <parameter name="pma_tx_ser_bonding_mode" value="x1_non_bonded" />
  <parameter name="l_enable_rx_std" value="0" />
  <parameter name="pma_tx_buf_uc_skew_cal" value="uc_skew_cal_off" />
  <parameter name="hssi_krfec_rx_pcs_parity_invalid_enum" value="8" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_gen_pat" value="prbs_gen_dis" />
  <parameter name="pma_rx_buf_power_rail_er" value="1030" />
  <parameter name="enable_port_rx_enh_fifo_cnt" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_data_source"
     value="hip_disable" />
  <parameter name="tx_pma_div_clkout_divider" value="0" />
  <parameter name="enable_ports_pipe_hclk" value="0" />
  <parameter name="pma_rx_buf_xrx_path_jtag_lp" value="lp_off" />
  <parameter
     name="hssi_common_pcs_pma_interface_pcie_hip_mode"
     value="hip_disable" />
  <parameter name="cdr_pll_fref_mux_select" value="fref_mux_cdr_refclk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock"
     value="uhsif_lkd_segsz_b4lock_16" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_pc_rdclk" value="en_pc_rdclk_gating" />
  <parameter name="hssi_8g_rx_pcs_phase_comp_rdptr" value="disable_rdptr" />
  <parameter name="hssi_8g_rx_pcs_polinv_8b10b_dec" value="dis_polinv_8b10b_dec" />
  <parameter name="enable_port_rx_std_rmfifo_empty" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_wait_send_syncp_fbkp" value="0" />
  <parameter name="pma_tx_buf_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="pma_rx_buf_refclk_en" value="disable" />
  <parameter name="cdr_pll_set_cdr_vco_reset" value="false" />
  <parameter name="cdr_pll_cal_vco_count_length" value="sel_8b_count" />
  <parameter
     name="hssi_tx_pcs_pma_interface_prot_mode_tx"
     value="teng_basic_mode_tx" />
  <parameter
     name="hssi_pipe_gen3_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="cdr_pll_f_max_ref" value="800000000 Hz" />
  <parameter name="hssi_tx_pcs_pma_interface_pmagate_en" value="pmagate_dis" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_clk_slip_spacing" value="16" />
  <parameter
     name="hssi_common_pcs_pma_interface_dft_observation_clock_selection"
     value="dft_clk_obsrv_tx0" />
  <parameter name="hssi_10g_rx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx"
     value="basic_10gpcs_tx" />
  <parameter name="pma_tx_buf_jtag_lp" value="lp_off" />
  <parameter name="pma_adapt_adp_dfe_fxtap11_sgn" value="radp_dfe_fxtap11_sgn_0" />
  <parameter name="enh_rx_64b66b_enable" value="0" />
  <parameter name="l_std_rx_word_count" value="1" />
  <parameter name="dbg_embedded_debug_enable" value="1" />
  <parameter name="cdr_pll_sup_mode" value="user_mode" />
  <parameter name="std_rx_word_aligner_pattern" value="0" />
  <parameter name="hssi_10g_rx_pcs_dis_signal_ok" value="dis_signal_ok_dis" />
  <parameter name="hssi_common_pcs_pma_interface_wait_clk_on_off_timer" value="0" />
  <parameter name="pma_adapt_odi_vref_sel" value="rodi_vref_sel_0" />
  <parameter name="pma_tx_buf_dcd_clk_div_ctrl" value="dcd_ck_div128" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx"
     value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_ind" value="enable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx" value="pma_10b_tx" />
  <parameter name="pma_rx_dfe_oc_sa_adp1" value="0" />
  <parameter name="pma_rx_dfe_oc_sa_adp2" value="0" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="pma_tx_buf_uc_gen4" value="gen4_off" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable"
     value="uhsif_dcn_test_mode_disable" />
  <parameter name="pma_tx_buf_uc_gen3" value="gen3_off" />
  <parameter name="l_std_tx_word_count" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_testout_sel" value="asn_test" />
  <parameter name="enable_port_rx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_fifo_write_ctrl" value="blklock_stops" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g3"
     value="dis_phystatus_rst_toggle_g3" />
  <parameter name="hssi_tx_pcs_pma_interface_sq_wave_num" value="sq_wave_default" />
  <parameter name="hssi_krfec_rx_pcs_receive_order" value="receive_lsb" />
  <parameter name="hssi_8g_rx_pcs_rx_refclk" value="dis_refclk_sel" />
  <parameter name="protocol_mode" value="basic_enh" />
  <parameter name="enh_rxtxfifo_double_width" value="0" />
  <parameter name="hssi_pipe_gen1_2_phystatus_delay_val" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx"
     value="fifo_tx" />
  <parameter name="pma_adapt_adp_ctle_load_value" value="radp_ctle_load_value_0" />
  <parameter name="pma_tx_buf_vod_output_swing_ctrl" value="31" />
  <parameter name="design_environment" value="NATIVE" />
  <parameter name="hssi_8g_rx_pcs_rx_rcvd_clk" value="rcvd_clk_rcvd_clk" />
  <parameter
     name="pma_adapt_adp_spec_trans_filter"
     value="radp_spec_trans_filter_2" />
  <parameter name="hssi_common_pcs_pma_interface_ignore_sigdet_g23" value="false" />
  <parameter name="pma_tx_buf_xtx_path_initial_settings" value="true" />
  <parameter name="enable_port_rx_std_bitslip" value="0" />
  <parameter
     name="pma_cgb_select_done_master_or_slave"
     value="choose_master_pcie_sw_done" />
  <parameter name="hssi_krfec_rx_pcs_signal_ok_en" value="sig_ok_en" />
  <parameter name="pma_tx_buf_uc_txvod_cal" value="uc_tx_vod_cal_off" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx" value="fifo_rx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_operating_voltage"
     value="standard" />
  <parameter name="pma_rx_buf_xrx_path_uc_pcie_sw" value="uc_pcie_gen1" />
  <parameter name="cdr_pll_output_clock_frequency" value="500000000 Hz" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_encoder" value="enable" />
  <parameter
     name="hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en"
     value="false" />
  <parameter
     name="pma_adapt_adp_dfe_clkout_div_sel"
     value="radp_dfe_clkout_div_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_lfsr" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rate_match_full_thres" value="dis_rm_full_thres" />
  <parameter name="pma_rx_odi_enable_odi" value="power_down_eye" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_err" value="scrm_err_dis" />
  <parameter name="hssi_rx_pcs_pma_interface_clkslip_sel" value="pld" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch1_src"
     value="cdr_clkin_scratch1_src_refclk_iqclk" />
  <parameter name="set_odi_soft_logic_enable" value="0" />
  <parameter
     name="pma_cdr_refclk_inclk3_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_pc_en_counter" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin"
     value="uhsif_dcn_margin_2" />
  <parameter name="hssi_10g_tx_pcs_txfifo_mode" value="phase_comp" />
  <parameter name="pma_adapt_adp_ctle_en" value="radp_ctle_enable" />
  <parameter name="pma_cgb_sup_mode" value="user_mode" />
  <parameter name="pma_cgb_x1_div_m_sel" value="divbypass" />
  <parameter name="hssi_8g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_8g_tx_pcs_tx_bitslip" value="dis_tx_bitslip" />
  <parameter name="anlg_tx_compensation_en" value="enable" />
  <parameter name="pma_rx_buf_diag_lp_en" value="dlp_off" />
  <parameter name="pma_rx_buf_pm_tx_rx_testmux_select" value="setting0" />
  <parameter name="pma_rx_deser_tdr_mode" value="select_bbpd_data" />
  <parameter name="hssi_krfec_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_mode" value="generic_basic" />
  <parameter name="hssi_8g_tx_pcs_hip_mode" value="dis_hip" />
  <parameter name="pma_cgb_ser_mode" value="forty_bit" />
  <parameter name="pma_rx_deser_prot_mode" value="basic_rx" />
  <parameter name="l_enable_tx_pcs_dir" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_en"
     value="dft_clk_out_disable" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="hssi_common_pcs_pma_interface_asn_enable" value="dis_asn" />
  <parameter name="hssi_10g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_odwidth" value="width_40" />
  <parameter name="hssi_10g_tx_pcs_wr_clk_sel" value="wr_tx_pld_clk" />
  <parameter name="hssi_8g_rx_pcs_wa_rvnumber_data" value="0" />
  <parameter name="hssi_8g_rx_pcs_auto_speed_nego" value="dis_asn" />
  <parameter name="pma_tx_ser_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="cdr_refclk_cnt" value="1" />
  <parameter name="pma_tx_buf_term_sel" value="r_r1" />
  <parameter name="enable_port_rx_std_bitrev_ena" value="0" />
  <parameter name="pma_rx_sd_optimal" value="true" />
  <parameter name="enable_port_krfec_rx_enh_frame_diag_status" value="0" />
  <parameter
     name="pma_adapt_adapt_dfe_control_sel"
     value="r_adapt_dfe_control_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_cgb_silicon_rev" value="20nm5es" />
  <parameter name="std_rx_word_aligner_mode" value="bitslip" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_output_sel"
     value="teng_output" />
  <parameter name="hssi_10g_rx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_krfec_tx_pcs_enc_frame_query" value="enc_query_dis" />
  <parameter name="generate_docs" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch4_src"
     value="cdr_clkin_scratch4_src_refclk_iqclk" />
  <parameter name="pma_rx_dfe_optimal" value="true" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx" value="pma_10b_rx" />
  <parameter name="std_rx_rmfifo_mode" value="disabled" />
  <parameter name="hssi_10g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_auto_reset_on" value="auto_reset_off" />
  <parameter name="enable_debug_options" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_pair_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="pma_adapt_adapt_dfe_sel" value="r_adapt_dfe_sel_0" />
  <parameter name="pma_cgb_tx_ucontrol_reset" value="disable" />
  <parameter name="hssi_8g_tx_pcs_byte_serializer" value="dis_bs" />
  <parameter name="enable_port_tx_pma_iqtxrx_clkout" value="0" />
  <parameter name="pma_adapt_adp_force_freqlock" value="radp_force_freqlock_off" />
  <parameter
     name="cdr_pll_bbpd_data_pattern_filter_select"
     value="bbpd_data_pat_off" />
  <parameter name="l_anlg_rx_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_odi_v_vert_threshold_scaling" value="scale_3" />
  <parameter name="enable_port_tx_pma_div_clkout" value="0" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel"
     value="pcs_tx_clk" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter name="hssi_10g_tx_pcs_random_disp" value="disable" />
  <parameter name="hssi_10g_tx_pcs_crcgen_err" value="crcgen_err_dis" />
  <parameter name="hssi_krfec_rx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_ver" value="prbs_off" />
  <parameter name="pll_select" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_pipeln" value="enable" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt"
     value="enum_invalid_sh_cnt_10g" />
  <parameter name="hssi_gen3_rx_pcs_mode" value="disable_pcs" />
  <parameter name="enable_port_rx_std_wa_a1a2size" value="0" />
  <parameter name="hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn" value="disable" />
  <parameter
     name="hssi_8g_tx_pcs_data_selection_8b10b_encoder_input"
     value="normal_data_path" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="pma_rx_odi_datarate" value="1000000000 bps" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_tx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="hssi_common_pcs_pma_interface_sim_mode" value="disable" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="pma_rx_buf_offset_pd" value="oc_en" />
  <parameter name="cdr_pll_lf_resistor_pd" value="lf_pd_setting0" />
  <parameter name="pma_tx_buf_dcd_detection_en" value="enable" />
  <parameter name="pma_adapt_adp_vga_bypass" value="radp_vga_bypass_1" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock"
     value="uhsif_lkd_segsz_aflock_512" />
  <parameter name="hssi_10g_tx_pcs_sh_err" value="sh_err_dis" />
  <parameter name="hssi_pipe_gen1_2_txswing" value="dis_txswing" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="tx_pma_clk_div" value="1" />
  <parameter name="enable_port_tx_std_pcfifo_full" value="0" />
  <parameter name="data_rate_bps" value="10000000000 bps" />
  <parameter name="pma_adapt_adp_dfe_fxtap_load" value="radp_dfe_fxtap_load_0" />
  <parameter
     name="pma_cdr_refclk_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="cdr_pll_set_cdr_v2i_enable" value="true" />
  <parameter
     name="hssi_rx_pcs_pma_interface_master_clk_sel"
     value="master_rx_pma_clk" />
  <parameter name="pma_cgb_input_select_gen3" value="unused" />
  <parameter name="pma_mode" value="basic" />
  <parameter name="hssi_8g_tx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="hssi_8g_rx_pcs_wa_rknumber_data" value="3" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="hssi_tx_pcs_pma_interface_uhsif_enable" value="uhsif_disable" />
  <parameter name="hssi_10g_rx_pcs_frmsync_pipeln" value="frmsync_pipeln_en" />
  <parameter name="enh_tx_bitslip_enable" value="0" />
  <parameter name="enable_port_rx_enh_fifo_pempty" value="0" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="1" />
  <parameter name="hssi_gen3_rx_pcs_block_sync_sm" value="disable_blk_sync_sm" />
  <parameter name="std_data_mask_count_multi" value="0" />
  <parameter name="hssi_8g_rx_pcs_tx_rx_parallel_loopback" value="dis_plpbk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter name="pma_tx_buf_uc_skew_cal_status" value="uc_skew_cal_notdone" />
  <parameter name="pma_rx_dfe_initial_settings" value="true" />
  <parameter name="pma_tx_buf_calibration_en" value="false" />
  <parameter name="pma_adapt_adp_frame_out_sel" value="radp_frame_out_sel_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock"
     value="uhsif_filt_stepsz_b4lock_2" />
  <parameter name="pma_rx_buf_bodybias_select" value="bodybias_sel1" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_rd" value="rd_empty" />
  <parameter name="display_std_rx_pld_pcs_width" value="10" />
  <parameter name="pma_rx_buf_pdb_rx" value="normal_rx_on" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_c_val" value="0" />
  <parameter name="set_enable_calibration" value="1" />
  <parameter name="pma_adapt_odi_start" value="rodi_start_0" />
  <parameter name="pma_tx_buf_xtx_path_datarate" value="10000000000 bps" />
  <parameter name="l_enable_rx_pcs_dir" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_optimal" value="true" />
  <parameter name="pma_rx_deser_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_dfe_sel_probe_tstmx" value="probe_tstmx_none" />
  <parameter name="pma_cgb_input_select_xn" value="unused" />
  <parameter name="hssi_10g_rx_pcs_crcchk_inv" value="crcchk_inv_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap_en" value="radp_dfe_fxtap_disable" />
  <parameter name="pma_adapt_adp_ctle_threshold" value="radp_ctle_threshold_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap_hold_en" value="radp_dfe_fxtap_hold" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_distribution"
     value="not_master_chnl_distr" />
  <parameter name="enable_hard_reset" value="0" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_sd" value="dis_eidle_sd" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="pma_tx_buf_compensation_driver_en" value="disable" />
  <parameter name="enable_transparent_pcs" value="0" />
  <parameter name="hssi_pipe_gen1_2_rx_pipe_enable" value="dis_pipe_rx" />
  <parameter name="pma_adapt_adp_dfe_fltap_load" value="radp_dfe_fltap_load_0" />
  <parameter name="enable_std" value="0" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal" value="uc_rx_dfe_cal_off" />
  <parameter name="pma_tx_buf_link" value="sr" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_bds_dec_asn"
     value="en_bds_dec_asn_clk_gating" />
  <parameter
     name="hssi_common_pcs_pma_interface_prot_mode"
     value="other_protocols" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_sw_fifowr"
     value="en_sw_fifowr_clk_gating" />
  <parameter name="cdr_pll_ltd_ltr_micro_controller_select" value="ltd_ltr_pcs" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx"
     value="disable" />
  <parameter name="std_tx_bitslip_enable" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_dw_tx" value="pma_40b_tx" />
  <parameter name="cdr_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="dbg_stat_soft_logic_enable" value="1" />
  <parameter name="hssi_10g_tx_pcs_bitslip_en" value="bitslip_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx"
     value="other_prot_mode" />
  <parameter name="hssi_10g_rx_pcs_rx_sh_location" value="msb" />
  <parameter name="hssi_common_pcs_pma_interface_cp_dwn_mstr" value="true" />
  <parameter name="hssi_8g_rx_pcs_wa_rgnumber_data" value="3" />
  <parameter name="cdr_pll_f_max_vco" value="9800000000 Hz" />
  <parameter name="hssi_8g_rx_pcs_rx_clk_free_running" value="en_rx_clk_free_run" />
  <parameter name="cdr_pll_n_counter_scratch" value="1" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_eios" value="dis_eidle_eios" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference2" value="dcc_ref2_3" />
  <parameter
     name="hssi_10g_tx_pcs_enc_64b66b_txsm_bypass"
     value="enc_64b66b_txsm_bypass_en" />
  <parameter name="hssi_krfec_rx_pcs_dv_start" value="with_blklock" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference1" value="dcc_ref1_3" />
  <parameter name="cdr_pll_f_min_gt_channel" value="8700000000 Hz" />
  <parameter name="hssi_common_pld_pcs_interface_hrdrstctrl_en" value="hrst_dis" />
  <parameter name="hssi_10g_tx_pcs_comp_cnt" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_distribution"
     value="not_master_chnl_distr" />
  <parameter name="pma_rx_deser_force_adaptation_outputs" value="normal_outputs" />
  <parameter name="enable_port_pipe_rx_polarity" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch3_src"
     value="cdr_clkin_scratch3_src_refclk_iqclk" />
  <parameter name="anlg_voltage" value="1_0V" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adapt_mode" value="ctle" />
  <parameter name="std_rx_byterev_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_tx"
     value="ctrl_master_tx" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g12"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_cgb_input_select_x1" value="fpll_bot" />
  <parameter name="enable_port_rx_enh_fifo_insert" value="0" />
  <parameter name="hssi_10g_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_tx_pcs_pma_dw" value="ten_bit" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_sw_done" value="true" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_b_val" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_invalid_code_flag_only"
     value="dis_invalid_code_only" />
  <parameter name="pma_rx_dfe_sup_mode" value="user_mode" />
  <parameter name="cdr_refclk_select" value="0" />
  <parameter name="hssi_10g_rx_pcs_dec64b66b_clken" value="dec64b66b_clk_dis" />
  <parameter name="hssi_8g_tx_pcs_revloop_back_rm" value="dis_rev_loopback_rx_rm" />
  <parameter name="pma_tx_buf_res_cal_local" value="non_local" />
  <parameter name="enable_port_rx_is_lockedtoref" value="1" />
  <parameter name="enable_ports_rx_manual_cdr_mode" value="0" />
  <parameter name="l_enable_tx_std_iface" value="0" />
  <parameter name="enable_port_rx_signaldetect" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enable_ports_pipe_rx_elecidle" value="0" />
  <parameter name="anlg_tx_analog_mode" value="user_custom" />
  <parameter name="hssi_8g_rx_pcs_pipe_if_enable" value="dis_pipe_rx" />
  <parameter name="pma_tx_buf_xtx_path_analog_mode" value="user_custom" />
  <parameter name="enable_analog_resets" value="1" />
  <parameter name="hssi_10g_tx_pcs_fifo_reg_fast" value="fifo_reg_fast_dis" />
  <parameter name="hssi_10g_rx_pcs_dispchk_bypass" value="dispchk_bypass_en" />
  <parameter name="pma_rx_sd_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk1_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="device_revision" value="20nm3" />
  <parameter name="rx_pma_dfe_adaptation_mode" value="disabled" />
  <parameter name="l_enable_tx_std" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_tx_buf_xtx_path_datawidth" value="40" />
  <parameter name="duplex_mode" value="tx" />
  <parameter name="pma_rx_deser_pcie_gen" value="non_pcie" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_dw_rx" value="pma_32b_rx" />
  <parameter name="hssi_tx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_shared" value="0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_dec" value="fxtap_step_no_dec" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx"
     value="basic_mode_tx" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_position"
     value="radp_dfe_fltap_position_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz"
     value="250000000" />
  <parameter name="pma_cgb_scratch3_x1_clock_src" value="unused" />
  <parameter name="pma_rx_deser_datarate" value="1000000000 bps" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_dw_wa" value="en_dw_wa_clk_gating" />
  <parameter name="pma_rx_buf_xrx_path_initial_settings" value="true" />
  <parameter name="hssi_gen3_tx_pcs_tx_gbox_byp" value="bypass_gbox" />
  <parameter name="hssi_8g_rx_pcs_rate_match_del_thres" value="dis_rm_del_thres" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_full" value="full_default" />
  <parameter name="hssi_10g_tx_pcs_scrm_mode" value="async" />
  <parameter name="enable_simple_interface" value="1" />
  <parameter name="enable_port_rx_pma_qpipulldn" value="0" />
  <parameter name="anlg_tx_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="hssi_krfec_tx_pcs_transcode_err" value="trans_err_dis" />
  <parameter name="hssi_8g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_tx_pcs_tx_compliance_controlled_disparity"
     value="dis_txcompliance" />
  <parameter name="hssi_10g_tx_pcs_txfifo_empty" value="empty_default" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset_enable" value="false" />
  <parameter name="hssi_10g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_crcchk_pipeln" value="crcchk_pipeln_en" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="hssi_8g_tx_pcs_phfifo_write_clk_sel" value="pld_tx_clk" />
  <parameter name="enable_port_rx_enh_data_valid" value="0" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_encoder" value="en_8b10b_ibm" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx"
     value="disable" />
  <parameter name="pma_rx_odi_oc_sa_c180" value="0" />
  <parameter name="pma_tx_buf_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="cdr_pll_chgpmp_testmode" value="cp_test_disable" />
  <parameter
     name="hssi_pipe_gen3_rate_match_pad_insertion"
     value="dis_rm_fifo_pad_ins" />
  <parameter name="pcs_bonding_master" value="0" />
  <parameter name="datapath_select" value="Enhanced" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok"
     value="force_sig_ok" />
  <parameter name="cdr_pll_requires_gt_capable_channel" value="false" />
  <parameter name="pma_adapt_adp_odi_control_sel" value="radp_odi_control_sel_0" />
  <parameter name="enable_port_tx_analog_reset_ack" value="0" />
  <parameter name="enable_port_rx_enh_fifo_full" value="0" />
  <parameter name="enh_tx_randomdispbit_enable" value="0" />
  <parameter name="enh_rx_frmsync_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_clken" value="scrm_clk_dis" />
  <parameter name="hssi_krfec_tx_pcs_burst_err" value="burst_err_dis" />
  <parameter name="pma_adapt_adp_adapt_rstn" value="radp_adapt_rstn_1" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_odwidth" value="width_32" />
  <parameter name="pma_adapt_adp_dfe_fxtap_bypass" value="radp_dfe_fxtap_bypass_1" />
  <parameter name="enable_reset_sequence" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_rx_dfe_pdb_floattap" value="floattap_dfe_powerdown" />
  <parameter name="pma_adapt_adp_dfe_fxtap4_sgn" value="radp_dfe_fxtap4_sgn_0" />
  <parameter name="pma_tx_buf_duty_cycle_setting_aux" value="dcc2_t32" />
  <parameter name="hssi_8g_rx_pcs_wa_kchar" value="dis_kchar" />
  <parameter name="cdr_pll_set_cdr_vco_speed" value="0" />
  <parameter name="pma_rx_buf_cgm_bias_disable" value="cgmbias_en" />
  <parameter name="hssi_8g_rx_pcs_wa_pd" value="wa_pd_10" />
  <parameter name="hssi_10g_rx_pcs_gbexp_clken" value="gbexp_clk_en" />
  <parameter name="hssi_10g_tx_pcs_sop_mark" value="sop_mark_dis" />
  <parameter name="hssi_8g_tx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="pma_rx_odi_power_mode" value="mid_power" />
  <parameter name="pma_adapt_odi_spec_sel" value="rodi_spec_sel_0" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_10g_tx_pcs_stretch_num_stages" value="one_stage" />
  <parameter name="pma_rx_buf_power_mode_rx" value="mid_power" />
  <parameter name="enable_port_rx_std_rmfifo_full" value="0" />
  <parameter name="cdr_pll_atb_select_control" value="atb_off" />
  <parameter name="enable_port_rx_enh_fifo_align_clr" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_phfifo_flush_wait" value="0" />
  <parameter name="pma_rx_buf_bodybias_enable" value="bodybias_en" />
  <parameter name="hssi_gen3_rx_pcs_reverse_lpbk" value="rev_lpbk_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable"
     value="uhsif_dzt_disable" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_hold_en"
     value="radp_dfe_fltap_not_held" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock"
     value="knum_sh_cnt_postlock_10g" />
  <parameter name="enable_analog_settings" value="0" />
  <parameter name="pma_tx_buf_pm_speed_grade" value="e3" />
  <parameter name="pma_adapt_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_det" value="dis_fixed_patdet" />
  <parameter name="enable_port_krfec_rx_enh_frame" value="0" />
  <parameter name="rcfg_enable" value="1" />
  <parameter name="cdr_pll_cdr_powerdown_mode" value="power_up" />
  <parameter name="hssi_10g_tx_pcs_pld_if_type" value="fifo" />
  <parameter
     name="hssi_10g_tx_pcs_distup_bypass_pipeln"
     value="distup_bypass_pipeln_dis" />
  <parameter name="hssi_10g_rx_pcs_ber_clken" value="ber_clk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter name="enable_port_rx_is_lockedtodata" value="1" />
  <parameter name="pma_cgb_bitslip_enable" value="disable_bitslip" />
  <parameter name="pma_rx_buf_vccela_supply_voltage" value="vccela_1p1v" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pcie_switch" value="true" />
  <parameter name="pma_adapt_odi_mode" value="rodi_mode_0" />
  <parameter name="pma_rx_odi_prot_mode" value="basic_rx" />
  <parameter name="pma_adapt_adp_status_sel" value="radp_status_sel_0" />
  <parameter name="enable_port_tx_pma_qpipulldn" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_clken" value="descrm_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="number_physical_bonding_clocks" value="1" />
  <parameter name="pma_adapt_adp_vga_polarity" value="radp_vga_polarity_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value"
     value="0" />
  <parameter name="pma_cdr_refclk_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_port_tx_enh_frame_burst_en" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_static_polarity_inversion"
     value="tx_stat_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_10g_rx_pcs_pld_if_type" value="fifo" />
  <parameter name="cdr_pll_chgpmp_current_dn_pd" value="cp_current_pd_dn_setting0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion"
     value="tx_dyn_polinv_dis" />
  <parameter name="enable_port_rx_pma_iqtxrx_clkout" value="0" />
  <parameter name="hssi_krfec_rx_pcs_err_mark_type" value="err_mark_10g" />
  <parameter name="enh_tx_frmgen_enable" value="0" />
  <parameter name="pma_rx_dfe_sel_fltapstep_inc" value="fltap_step_no_inc" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_scrm" value="enum_scrm_default" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_g3_prot_mode"
     value="disabled_prot_mode" />
  <parameter name="cdr_pll_chgpmp_replicate" value="false" />
  <parameter name="pma_rx_odi_oc_sa_c0" value="0" />
  <parameter name="enh_rxfifo_pfull" value="23" />
  <parameter name="anlg_enable_rx_default_ovr" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_test_out_sel" value="rx_test_out0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_hip_mode" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl"
     value="delay2_path0" />
  <parameter name="pma_rx_sd_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_vref_load" value="radp_vref_load_0" />
  <parameter name="enh_rx_bitslip_enable" value="0" />
  <parameter name="pma_rx_deser_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="pma_rx_buf_bypass_eqz_stages_234" value="bypass_off" />
  <parameter name="hssi_10g_rx_pcs_control_del" value="control_del_none" />
  <parameter name="enh_rxfifo_control_del" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_clk_sel" value="pld_rx_clk" />
  <parameter name="enable_ports_adaptation" value="0" />
  <parameter name="pma_tx_buf_power_rail_eht" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode" value="tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_buf_xrx_path_datawidth" value="40" />
  <parameter name="hssi_8g_rx_pcs_wa_sync_sm_ctrl" value="gige_sync_sm" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adp_mode" value="radp_mode_8" />
  <parameter name="pma_adapt_adp_bist_count_rstn" value="radp_bist_count_rstn_0" />
  <parameter name="display_std_tx_pld_pcs_width" value="10" />
  <parameter name="hssi_10g_tx_pcs_tx_sh_location" value="msb" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_spec_sign" value="radp_dfe_spec_sign_0" />
  <parameter name="hssi_10g_tx_pcs_test_mode" value="test_off" />
  <parameter name="cdr_pll_cdr_phaselock_mode" value="no_ignore_lock" />
  <parameter name="hssi_8g_rx_pcs_pad_or_edb_error_replace" value="replace_edb" />
  <parameter name="hssi_8g_tx_pcs_tx_fast_pld_reg" value="dis_tx_fast_pld_reg" />
  <parameter name="hssi_10g_rx_pcs_bitslip_mode" value="bitslip_dis" />
  <parameter name="hssi_10g_tx_pcs_low_latency_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap5_sgn" value="radp_dfe_fxtap5_sgn_0" />
  <parameter name="dbg_prbs_soft_logic_enable" value="0" />
  <parameter name="pma_tx_buf_xtx_path_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_prot_mode" value="basic_mode" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_dw_fifowr"
     value="en_dw_fifowr_clk_gating" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="hssi_8g_tx_pcs_dynamic_clk_switch" value="dis_dyn_clk_switch" />
  <parameter name="pma_rx_dfe_sel_oc_en" value="off_canc_disable" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="enable_port_rx_std_byterev_ena" value="0" />
  <parameter name="hssi_8g_tx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="enable_port_rx_std_signaldetect" value="0" />
  <parameter name="tx_enable" value="1" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_adapt_adp_ctle_scale_en" value="radp_ctle_scale_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_pwr_scaling_clk"
     value="pma_tx_clk" />
  <parameter name="pma_adapt_sup_mode" value="user_mode" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_trans_dec" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap2_sgn" value="radp_dfe_fxtap2_sgn_0" />
  <parameter name="cdr_pll_pm_speed_grade" value="e3" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="hssi_krfec_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter name="hssi_10g_tx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="pma_adapt_adp_vref_polarity" value="radp_vref_polarity_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz" value="0" />
  <parameter name="pma_rx_dfe_dft_en" value="dft_enalbe" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk"
     value="en_sw_pc_wrclk_gating" />
  <parameter name="pma_tx_buf_term_code" value="rterm_code7" />
  <parameter name="hssi_8g_tx_pcs_force_kchar" value="dis_force_kchar" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="pma_tx_ser_ser_clk_divtx_user_sel" value="divtx_user_off" />
  <parameter name="pma_adapt_adp_dfe_cycle" value="radp_dfe_cycle_6" />
  <parameter name="pma_tx_buf_calibration_resistor_value" value="res_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_observation_in_pld_core"
     value="internal_sw_wa_clk" />
  <parameter name="hssi_8g_tx_pcs_txclk_freerun" value="en_freerun_tx" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="pma_rx_buf_xrx_path_optimal" value="true" />
  <parameter name="cdr_pll_lpd_counter" value="1" />
  <parameter name="pma_tx_ser_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx"
     value="teng_mode_rx" />
  <parameter name="hssi_8g_rx_pcs_rx_pcs_urst" value="en_rx_pcs_urst" />
  <parameter name="l_enable_rx_enh" value="0" />
  <parameter name="hssi_10g_rx_pcs_blksync_pipeln" value="blksync_pipeln_dis" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="std_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel"
     value="sel_sig_det" />
  <parameter name="pma_rx_buf_xrx_path_prot_mode" value="basic_rx" />
  <parameter name="enable_pcie_data_mask_option" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_mode" value="async" />
  <parameter name="cdr_pll_is_cascaded_pll" value="false" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enable_port_tx_pma_clkout" value="0" />
  <parameter name="hssi_gen3_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="cdr_pll_txpll_hclk_driver_enable" value="false" />
  <parameter
     name="cdr_pll_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="pma_adapt_initial_settings" value="true" />
  <parameter
     name="hssi_common_pcs_pma_interface_force_freqdet"
     value="force_freqdet_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx"
     value="disable" />
  <parameter
     name="pma_adapt_adp_bist_auxpath_en"
     value="radp_bist_auxpath_disable" />
  <parameter name="enable_port_rx_pma_clkslip" value="0" />
  <parameter name="pma_cgb_datarate" value="10000000000 bps" />
  <parameter name="enh_tx_polinv_enable" value="0" />
  <parameter name="cdr_pll_vco_freq" value="500000000 Hz" />
  <parameter name="rx_pma_dfe_fixed_taps" value="3" />
  <parameter name="l_pcs_pma_width" value="40" />
  <parameter name="pma_cgb_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_rx_odi_silicon_rev" value="20nm5es" />
  <parameter name="hssi_pipe_gen1_2_prot_mode" value="disabled_prot_mode" />
  <parameter name="pma_rx_odi_initial_settings" value="true" />
  <parameter name="pma_tx_buf_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="enable_port_rx_seriallpbken_tx" value="0" />
  <parameter name="pma_adapt_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent_enable" value="false" />
  <parameter
     name="hssi_common_pcs_pma_interface_sigdet_wait_counter_multi"
     value="0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_a_val" value="0" />
  <parameter name="cdr_pll_vco_overrange_voltage" value="vco_overrange_off" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_native_a10" />
  <parameter name="rx_pma_ctle_adaptation_mode" value="manual" />
  <parameter name="cdr_pll_lpfd_counter" value="1" />
  <parameter
     name="hssi_rx_pcs_pma_interface_prot_mode_rx"
     value="teng_basic_mode_rx" />
  <parameter name="pma_adapt_datarate" value="1000000000 bps" />
  <parameter name="anlg_tx_slew_rate_ctrl" value="slew_r7" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent" value="0" />
  <parameter name="hssi_krfec_rx_pcs_parity_valid_num" value="4" />
  <parameter name="hssi_10g_tx_pcs_frmgen_burst" value="frmgen_burst_dis" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pyld_ins" value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_rxvalid_mask"
     value="rxvalid_mask_dis" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_num" value="0" />
  <parameter name="pma_rx_buf_eq_bw_sel" value="eq_bw_1" />
  <parameter name="hssi_8g_rx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="cdr_pll_m_counter" value="1" />
  <parameter name="cdr_pll_pd_fastlock_mode" value="false" />
  <parameter name="pma_adapt_adp_vga_en" value="radp_vga_enable" />
  <parameter name="enable_port_rx_std_bitslipboundarysel" value="0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_clken" value="frmsync_clk_dis" />
  <parameter name="pma_tx_buf_power_rail_et" value="1030" />
  <parameter name="hssi_10g_tx_pcs_crcgen_clken" value="crcgen_clk_dis" />
  <parameter name="pma_tx_buf_xtx_path_prot_mode" value="basic_tx" />
  <parameter name="pma_tx_buf_xtx_path_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_adapt_adp_lfeq_fb_sel" value="radp_lfeq_fb_sel_0" />
  <parameter name="cdr_pll_loopback_mode" value="loopback_disabled" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter name="enable_parallel_loopback" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_pwr_scaling_clk"
     value="pma_rx_clk" />
  <parameter name="hssi_pipe_gen1_2_rxdetect_bypass" value="dis_rxdetect_bypass" />
  <parameter name="pma_rx_odi_sup_mode" value="user_mode" />
  <parameter name="hssi_fifo_tx_pcs_prot_mode" value="teng_mode" />
  <parameter name="pma_adapt_adp_4s_ctle_bypass" value="radp_4s_ctle_bypass_0" />
  <parameter name="hssi_pipe_gen1_2_elec_idle_delay_val" value="0" />
  <parameter name="pma_rx_buf_offset_cancellation_fine" value="fine_setting_00" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value"
     value="0" />
  <parameter name="set_data_rate" value="10000.0" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_disp_ctrl" value="dis_disp_ctrl" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset" value="0" />
  <parameter name="hssi_krfec_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="enh_txfifo_mode" value="Phase compensation" />
  <parameter name="pma_adapt_adp_dfe_fxtap3_sgn" value="radp_dfe_fxtap3_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_phase_comp_rdptr" value="disable_rdptr" />
  <parameter name="cdr_pll_lf_ripple_cap" value="lf_no_ripple" />
  <parameter name="pma_adapt_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="dbg_odi_soft_logic_enable" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_num_fixed_pat" value="0" />
  <parameter name="hssi_10g_tx_pcs_tx_testbus_sel" value="tx_fifo_testbus1" />
  <parameter name="pma_adapt_adp_onetime_dfe" value="radp_onetime_dfe_0" />
  <parameter name="pma_rx_buf_iostandard" value="hssi_diffio" />
  <parameter name="pma_cgb_scratch1_x1_clock_src" value="unused" />
  <parameter name="pma_tx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_port_tx_enh_fifo_cnt" value="0" />
  <parameter name="hssi_8g_rx_pcs_rate_match" value="dis_rm" />
  <parameter name="l_std_tx_pld_pcs_width" value="10" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="enable_port_tx_enh_fifo_empty" value="0" />
  <parameter name="enable_port_tx_pma_elecidle" value="0" />
  <parameter name="enable_port_tx_polinv" value="0" />
  <parameter name="hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask" value="dis_rxvalid_mask" />
  <parameter name="hssi_pipe_gen1_2_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="hssi_fifo_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_output_sel"
     value="teng_output" />
  <parameter
     name="hssi_common_pcs_pma_interface_wait_pipe_synchronizing"
     value="0" />
  <parameter name="pma_adapt_adp_ctle_scale" value="radp_ctle_scale_0" />
  <parameter name="anlg_rx_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_krfec_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enh_tx_dispgen_enable" value="0" />
  <parameter name="enh_rx_krfec_err_mark_enable" value="0" />
  <parameter name="anlg_enable_tx_default_ovr" value="0" />
  <parameter name="pma_cgb_prot_mode" value="basic_tx" />
  <parameter name="pma_cdr_refclk_powerdown_mode" value="powerup" />
  <parameter name="hssi_tx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_test_mode" value="test_off" />
  <parameter name="hssi_10g_rx_pcs_prot_mode" value="basic_mode" />
  <parameter name="pma_rx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_split_interface" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_sel"
     value="teng_rx_dft_clk" />
  <parameter name="pcie_rate_match" value="Bypass" />
  <parameter name="enable_port_tx_pma_rxfound" value="0" />
  <parameter name="cdr_pll_fref_clklow_div" value="1" />
  <parameter name="pma_tx_buf_term_n_tune" value="rterm_n0" />
  <parameter
     name="cdr_pll_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="pma_tx_buf_duty_cycle_input_polarity" value="dcc_input_pos" />
  <parameter name="pma_tx_buf_rx_det_output_sel" value="rx_det_pcie_out" />
  <parameter name="cdr_pll_reverse_serial_loopback" value="no_loopback" />
  <parameter name="hssi_gen3_tx_pcs_tx_bitslip" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_syndrm" value="enable" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel" value="dis_tx_pipe_clk" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_uc_txvod_cal_status" value="uc_tx_vod_cal_notdone" />
  <parameter name="std_low_latency_bypass_enable" value="0" />
  <parameter name="enable_skp_ports" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_renumber_data" value="3" />
  <parameter name="pma_tx_buf_uc_vcc_setting" value="vcc_setting1" />
  <parameter name="enh_tx_krfec_burst_err_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_crcflag_pipeln" value="crcflag_pipeln_en" />
  <parameter name="cdr_pll_vco_underrange_voltage" value="vco_underange_off" />
  <parameter name="pma_adapt_rrx_pcie_eqz" value="rrx_pcie_eqz_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_pat" value="disable" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_error_replace_pad" value="replace_edb" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_descrm" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errcorrect" value="disable" />
  <parameter name="pma_adapt_odi_rstn" value="rodi_rstn_0" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="hssi_gen3_rx_pcs_lpbk_force" value="lpbk_frce_dis" />
  <parameter name="hssi_10g_tx_pcs_crcgen_bypass" value="crcgen_bypass_en" />
  <parameter name="validation_rule_select" value="" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx"
     value="pma_32b_rx" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo" value="bypass_rm_fifo" />
  <parameter name="pma_tx_buf_xtx_path_optimal" value="true" />
  <parameter
     name="cdr_pll_set_cdr_vco_speed_pciegen3"
     value="cdr_vco_max_speedbin_pciegen3" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="pma_rx_buf_rx_vga_oc_en" value="vga_cal_off" />
  <parameter name="hssi_8g_rx_pcs_wa_rosnumber_data" value="1" />
  <parameter name="l_std_tx_field_width" value="11" />
  <parameter name="cdr_pll_initial_settings" value="true" />
  <parameter name="pma_tx_ser_ser_clk_mon" value="disable_clk_mon" />
  <parameter name="pma_tx_buf_xtx_path_tx_pll_clk_hz" value="500000000" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="pma_cdr_refclk_xmux_refclk_src" value="refclk_iqclk" />
  <parameter name="pma_rx_buf_lfeq_enable" value="non_lfeq_mode" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_txdetectrx" value="true" />
  <parameter name="enable_port_rx_enh_crc32_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_indv" value="indv_en" />
  <parameter name="hssi_10g_rx_pcs_wrfifo_clken" value="wrfifo_clk_en" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_c_val" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_ac_pwr_rules_en"
     value="disable" />
  <parameter
     name="rcfg_param_labels"
     value="VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Protocol support mode,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable parallel loopback,TX channel bonding mode,PCS TX channel bonding master,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_analog_reset_ack port,Enable tx_pma_clkout port,Enable tx_pma_div_clkout port,tx_pma_div_clkout division factor,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Enable tx_pma_qpipullup port (QPI),Enable tx_pma_qpipulldn port (QPI),Enable tx_pma_txdetectrx port (QPI),Enable tx_pma_rxfound port (QPI),Enable rx_seriallpbken port,Number of physical bonding clock ports to use.,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,CTLE mode,DFE mode,Number of fixed dfe taps,Enable adaptation control ports,Enable rx_analog_reset_ack port,Enable rx_pma_clkout port,Enable rx_pma_div_clkout port,rx_pma_div_clkout division factor,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_pma_qpipulldn port (QPI),Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable rx_fref and rx_clklow ports,Enable rx_signaldetect port,Enable rx_seriallpbken port,Enable PRBS verifier control and status ports,Standard PCS / PMA interface width,Enable &apos;Standard PCS&apos; low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,TX FIFO mode,RX FIFO mode,Enable tx_std_pcfifo_full port,Enable tx_std_pcfifo_empty port,Enable rx_std_pcfifo_full port,Enable rx_std_pcfifo_empty port,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enable PCIe Gen 3 analog control ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_rx_polarity port,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable &apos;Enhanced PCS&apos; low latency mode,Enable RX/TX FIFO double width mode,TX FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_enh_fifo_full port,Enable tx_enh_fifo_pfull port,Enable tx_enh_fifo_empty port,Enable tx_enh_fifo_pempty port,Enable tx_enh_fifo_cnt port,RX FIFO mode,RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_enh_data_valid port,Enable rx_enh_fifo_full port,Enable rx_enh_fifo_pfull port,Enable rx_enh_fifo_empty port,Enable rx_enh_fifo_pempty port,Enable rx_enh_fifo_cnt port,Enable rx_enh_fifo_del port (10GBASE-R),Enable rx_enh_fifo_insert port (10GBASE-R),Enable rx_enh_fifo_rd_en port,Enable rx_enh_fifo_align_val port (Interlaken),Enable rx_enh_fifo_align_clr port (Interlaken),Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R &amp; FEC),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Include PMA analog settings in configuration files,Analog Mode (Altera-recommended Default Setting Rules),Override Altera-recommended Analog Mode Default Settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis Second Pre-Tap Polarity,Pre-Emphasis Second Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Pre-Emphasis Second Post-Tap Polarity,Pre-Emphasis Second Post-Tap Magnitude,Slew Rate Control,High-Speed Compensation,On-Chip Termination,Override Altera-recommended Default Settings,CTLE (Continuous Time Linear Equalizer) mode,DC Gain Control of High Gain Mode CTLE,AC Gain Control of High Gain Mode CTLE,AC Gain Control of High Data Rate Mode CTLE,Variable Gain Amplifier (VGA) Voltage Swing Select,Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient,On-Chip Termination" />
  <parameter name="pma_rx_deser_deser_powerdown" value="deser_power_up" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="disable" />
  <parameter name="pma_cgb_cgb_power_down" value="normal_cgb" />
  <parameter name="pma_tx_ser_clk_divtx_deskew" value="deskew_delay8" />
  <parameter name="pma_rx_buf_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_dfe_fltap_bypass" value="radp_dfe_fltap_bypass_1" />
  <parameter name="hssi_8g_rx_pcs_byte_deserializer" value="dis_bds" />
  <parameter name="hssi_8g_rx_pcs_gen3_tx_clk_sel" value="tx_pma_clk" />
  <parameter name="std_tx_byterev_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_empty_thres"
     value="dis_rm_empty_thres" />
  <parameter name="hssi_gen3_rx_pcs_rx_b4gb_par_lpbk" value="b4gb_par_lpbk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_early_eios" value="true" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx"
     value="pma_40b_tx" />
  <parameter name="enable_port_rx_enh_highber" value="0" />
  <parameter name="enh_tx_krfec_burst_err_len" value="1" />
  <parameter name="pma_cgb_observe_cgb_clocks" value="observe_nothing" />
  <parameter name="enh_rx_crcchk_enable" value="0" />
  <parameter name="l_split_iface" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_knum_sync" value="knum_sync_default" />
  <parameter name="pma_tx_buf_jtag_drv_sel" value="drv1" />
  <parameter name="hssi_10g_tx_pcs_wrfifo_clken" value="wrfifo_clk_en" />
  <parameter name="l_enable_rx_enh_iface" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="anlg_rx_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="pma_tx_buf_tri_driver" value="tri_driver_disable" />
  <parameter name="enable_port_tx_enh_bitslip" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_bypass" value="descrm_bypass_en" />
  <parameter name="cdr_pll_position" value="position_unknown" />
  <parameter name="pma_rx_deser_clkdivrx_user_mode" value="clkdivrx_user_disabled" />
  <parameter name="hssi_10g_tx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="pma_tx_buf_link_tx" value="sr" />
  <parameter name="cdr_pll_fb_select" value="direct_fb" />
  <parameter name="pma_tx_buf_vreg_output" value="vccdreg_nominal" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx"
     value="disable" />
  <parameter name="pma_rx_buf_xrx_path_uc_cal_enable" value="rx_cal_off" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="hssi_10g_rx_pcs_align_del" value="align_del_dis" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_idwidth" value="width_32" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_rd"
     value="en_dw_rm_rdclk_gating" />
  <parameter name="hssi_krfec_rx_pcs_bypass_gb" value="bypass_dis" />
  <parameter name="hssi_10g_rx_pcs_crcchk_clken" value="crcchk_clk_dis" />
  <parameter name="enh_tx_scram_enable" value="0" />
  <parameter name="l_protocol_mode" value="basic_enh" />
  <parameter name="cdr_pll_set_cdr_input_freq_range" value="0" />
  <parameter name="pma_tx_buf_rx_det_pdb" value="rx_det_off" />
  <parameter name="enh_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_common_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_rx_buf_initial_settings" value="true" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en"
     value="disable" />
  <parameter name="pma_rx_buf_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="std_rx_rmfifo_pattern_n" value="0" />
  <parameter name="std_rx_rmfifo_pattern_p" value="0" />
  <parameter name="hssi_10g_tx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_8g_rx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="hssi_8g_tx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_10g_rx_pcs_descrm_pipeln" value="enable" />
  <parameter name="pma_cgb_pcie_gen3_bitwidth" value="pciegen3_wide" />
  <parameter name="pma_rx_odi_v_vert_sel" value="plus" />
  <parameter name="hssi_krfec_rx_pcs_blksync_cor_en" value="detect" />
  <parameter name="hssi_10g_tx_pcs_master_clk_sel" value="master_tx_pma_clk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock"
     value="uhsif_filt_cntthr_b4lock_8" />
  <parameter name="disable_continuous_dfe" value="false" />
  <parameter name="hssi_common_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="rcfg_params"
     value="anlg_voltage,anlg_link,support_mode,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_parallel_loopback,bonded_mode,set_pcs_bonding_master,tx_pma_clk_div,plls,pll_select,enable_port_tx_analog_reset_ack,enable_port_tx_pma_clkout,enable_port_tx_pma_div_clkout,tx_pma_div_clkout_divider,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,enable_port_tx_pma_rxfound,enable_port_rx_seriallpbken_tx,number_physical_bonding_clocks,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,rx_pma_ctle_adaptation_mode,rx_pma_dfe_adaptation_mode,rx_pma_dfe_fixed_taps,enable_ports_adaptation,enable_port_rx_analog_reset_ack,enable_port_rx_pma_clkout,enable_port_rx_pma_div_clkout,rx_pma_div_clkout_divider,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_pma_qpipulldn,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_manual_ppm,enable_port_rx_signaldetect,enable_port_rx_seriallpbken,enable_ports_rx_prbs,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,std_tx_pcfifo_mode,std_rx_pcfifo_mode,enable_port_tx_std_pcfifo_full,enable_port_tx_std_pcfifo_empty,enable_port_rx_std_pcfifo_full,enable_port_rx_std_pcfifo_empty,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_hclk,enable_ports_pipe_g3_analog,enable_ports_pipe_rx_elecidle,enable_port_pipe_rx_polarity,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_rxtxfifo_double_width,enh_txfifo_mode,enh_txfifo_pfull,enh_txfifo_pempty,enable_port_tx_enh_fifo_full,enable_port_tx_enh_fifo_pfull,enable_port_tx_enh_fifo_empty,enable_port_tx_enh_fifo_pempty,enable_port_tx_enh_fifo_cnt,enh_rxfifo_mode,enh_rxfifo_pfull,enh_rxfifo_pempty,enh_rxfifo_align_del,enh_rxfifo_control_del,enable_port_rx_enh_data_valid,enable_port_rx_enh_fifo_full,enable_port_rx_enh_fifo_pfull,enable_port_rx_enh_fifo_empty,enable_port_rx_enh_fifo_pempty,enable_port_rx_enh_fifo_cnt,enable_port_rx_enh_fifo_del,enable_port_rx_enh_fifo_insert,enable_port_rx_enh_fifo_rd_en,enable_port_rx_enh_fifo_align_val,enable_port_rx_enh_fifo_align_clr,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_analog_settings,anlg_tx_analog_mode,anlg_enable_tx_default_ovr,anlg_tx_vod_output_swing_ctrl,anlg_tx_pre_emp_sign_pre_tap_1t,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,anlg_tx_pre_emp_sign_pre_tap_2t,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,anlg_tx_pre_emp_sign_1st_post_tap,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,anlg_tx_pre_emp_sign_2nd_post_tap,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,anlg_tx_slew_rate_ctrl,anlg_tx_compensation_en,anlg_tx_term_sel,anlg_enable_rx_default_ovr,anlg_rx_one_stage_enable,anlg_rx_eq_dc_gain_trim,anlg_rx_adp_ctle_acgain_4s,anlg_rx_adp_ctle_eqz_1s_sel,anlg_rx_adp_vga_sel,anlg_rx_adp_dfe_fxtap1,anlg_rx_adp_dfe_fxtap2,anlg_rx_adp_dfe_fxtap3,anlg_rx_adp_dfe_fxtap4,anlg_rx_adp_dfe_fxtap5,anlg_rx_adp_dfe_fxtap6,anlg_rx_adp_dfe_fxtap7,anlg_rx_adp_dfe_fxtap8,anlg_rx_adp_dfe_fxtap9,anlg_rx_adp_dfe_fxtap10,anlg_rx_adp_dfe_fxtap11,anlg_rx_term_sel" />
  <parameter name="hssi_pipe_gen3_mode" value="disable_pcs" />
  <parameter name="std_rx_byte_deser_mode" value="Disabled" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="pma_adapt_adp_dfe_bw" value="radp_dfe_bw_3" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="pma_tx_buf_swing_level" value="lv" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="cdr_pll_power_mode" value="mid_power" />
  <parameter name="pma_rx_buf_cdrclk_to_cgb" value="cdrclk_2cgb_dis" />
  <parameter
     name="hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass"
     value="dec_64b66b_rxsm_bypass_en" />
  <parameter name="hssi_10g_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enable_port_tx_std_bitslipboundarysel" value="0" />
  <parameter name="pma_rx_deser_sdclk_enable" value="false" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="l_pll_settings_key" value="NOVAL" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control"
     value="uhsif_dft_dz_det_val_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion"
     value="rx_dyn_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_inclk4_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="pma_cgb_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="enable_port_rx_seriallpbken" value="0" />
  <parameter name="pma_rx_buf_datarate" value="1000000000 bps" />
  <parameter name="pma_rx_dfe_oc_sa_d1c0" value="0" />
  <parameter name="hssi_8g_rx_pcs_sup_mode" value="user_mode" />
  <parameter
     name="hssi_krfec_tx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_loop_filter_bias_select" value="lpflt_bias_7" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_sync" value="enum_sync_default" />
  <parameter name="enable_pcs_dir" value="0" />
  <parameter name="l_anlg_tx_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter name="pma_adapt_adp_bist_odi_dfe_sel" value="radp_bist_odi_dfe_sel_0" />
  <parameter name="pma_tx_buf_xtx_path_pma_tx_divclk_hz" value="250000000" />
  <parameter name="hssi_krfec_tx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz"
     value="0" />
  <parameter name="pma_adapt_adp_vref_en" value="radp_vref_enable" />
  <parameter name="pma_adapt_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="enable_port_rx_enh_bitslip" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value"
     value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="pma_rx_buf_rx_atb_select" value="atb_disable" />
  <parameter name="enable_port_tx_pma_qpipullup" value="0" />
  <parameter name="hssi_10g_rx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="plls" value="1" />
  <parameter name="adme_data_rate" value="10000000000" />
  <parameter
     name="hssi_common_pld_pcs_interface_pcs_testbus_block_sel"
     value="pma_if" />
  <parameter name="pma_adapt_adp_1s_ctle_bypass" value="radp_1s_ctle_bypass_0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_clken" value="frmgen_clk_dis" />
  <parameter name="cdr_pll_iqclk_mux_sel" value="power_down" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_compensation"
     value="dis_compensation" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="enable_pcie_dfe_ip" value="false" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_10g_rx_pcs_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g12" value="0" />
  <parameter name="pma_rx_buf_xrx_path_pma_rx_divclk_hz" value="50000000" />
  <parameter name="hssi_gen3_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="pma_cdr_refclk_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_compensation"
     value="dis_compensation" />
  <parameter name="pma_rx_sd_sd_pdb" value="sd_off" />
  <parameter
     name="hssi_8g_tx_pcs_clock_observation_in_pld_core"
     value="internal_refclk_b" />
  <parameter name="hssi_10g_rx_pcs_stretch_num_stages" value="one_stage" />
  <parameter name="hssi_8g_tx_pcs_txpcs_urst" value="en_txpcs_urst" />
  <parameter name="l_rcfg_datapath_message" value="0" />
  <parameter name="pma_tx_ser_control_clk_divtx" value="no_dft_control_clkdivtx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_pipe_gen3_sup_mode" value="user_mode" />
  <parameter
     name="hssi_8g_rx_pcs_force_signal_detect"
     value="en_force_signal_detect" />
  <parameter name="pma_rx_dfe_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx"
     value="disable" />
  <parameter name="hssi_8g_tx_pcs_refclk_b_clk_sel" value="tx_pma_clock" />
  <parameter name="hssi_rx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_b_val" value="0" />
  <parameter name="enable_port_rx_pma_div_clkout" value="0" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="l_tx_pld_pcs_width" value="40" />
  <parameter name="hssi_8g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="pma_rx_sd_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_rx_pcs_phase_compensation_fifo" value="low_latency" />
  <parameter
     name="pma_adapt_adp_ctle_sweep_direction"
     value="radp_ctle_sweep_direction_1" />
  <parameter name="hssi_10g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter
     name="pma_tx_buf_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="std_rx_bitrev_enable" value="0" />
  <parameter name="hssi_krfec_tx_pcs_burst_err_len" value="burst_err_len1" />
  <parameter name="hssi_10g_rx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_rx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_det_buckets"
     value="ppm_300_100_bucket" />
  <parameter name="enable_enh" value="1" />
  <parameter name="pma_rx_odi_clk_dcd_bypass" value="no_bypass" />
  <parameter name="hssi_gen3_tx_pcs_mode" value="disable_pcs" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz" value="0" />
  <parameter name="pma_rx_buf_act_isource_disable" value="isrc_en" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_p" value="0" />
  <parameter name="hssi_10g_rx_pcs_fast_path" value="fast_path_en" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_cycle_window"
     value="radp_ctle_adapt_cycle_window_7" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_n" value="sa_os_cal_in_0" />
  <parameter name="enable_port_rx_pma_clkout" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter
     name="hssi_rx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="l_enable_reve_support" value="0" />
  <parameter name="pma_rx_buf_xrx_path_analog_mode" value="user_custom" />
  <parameter
     name="hssi_10g_tx_pcs_fifo_double_write"
     value="fifo_double_write_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_cnt_rst"
     value="ppm_cnt_rst_dis" />
  <parameter name="pma_rx_buf_vga_bandwidth_select" value="vga_bw_1" />
  <parameter name="pma_speedgrade" value="e3" />
  <parameter name="pma_rx_buf_power_rail_eht" value="0" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="cdr_pll_clklow_mux_select" value="clklow_mux_cdr_fbclk" />
  <parameter name="pma_rx_dfe_pdb_fxtap4t7" value="fxtap4t7_powerdown" />
  <parameter name="hssi_8g_rx_pcs_sync_sm_idle_eios" value="dis_syncsm_idle" />
  <parameter name="pma_rx_deser_deser_factor" value="40" />
  <parameter
     name="hssi_common_pcs_pma_interface_ctrl_plane_bonding"
     value="individual" />
  <parameter name="pma_adapt_adp_vref_bypass" value="radp_vref_bypass_0" />
  <parameter name="pma_rx_buf_xrx_path_jtag_hys" value="hys_increase_disable" />
  <parameter name="cdr_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hip_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap9_sgn" value="radp_dfe_fxtap9_sgn_0" />
  <parameter name="hssi_tx_pld_pcs_interface_pcs_tx_clk_source" value="teng" />
  <parameter
     name="pma_adapt_adp_bist_datapath_en"
     value="radp_bist_datapath_disable" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_iei" value="dis_eidle_iei" />
  <parameter name="std_tx_8b10b_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_start_thres"
     value="dis_rm_start_thres" />
  <parameter name="pma_adapt_odi_dfe_spec_en" value="rodi_dfe_spec_en_0" />
  <parameter name="hssi_8g_rx_pcs_ibm_invalid_code" value="dis_ibm_invalid_code" />
  <parameter name="enable_port_tx_enh_fifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel"
     value="one_ff_delay" />
  <parameter name="cdr_pll_diag_loopback_enable" value="false" />
  <parameter name="hssi_tx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="cdr_pll_f_min_pfd" value="50000000 Hz" />
  <parameter name="pma_adapt_adp_vref_vga_level" value="radp_vref_vga_level_13" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_e_val" value="0" />
  <parameter name="pma_rx_buf_xrx_path_datarate" value="1000000000 bps" />
  <parameter name="anlg_tx_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="pma_adapt_adp_dfe_fxtap6_sgn" value="radp_dfe_fxtap6_sgn_0" />
  <parameter name="std_pcs_pma_width" value="10" />
  <parameter name="pma_rx_buf_xrx_path_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="pma_tx_buf_cdr_cp_calibration_en" value="cdr_cp_cal_disable" />
  <parameter name="cdr_pll_lf_resistor_pfd" value="lf_pfd_setting0" />
  <parameter name="pma_rx_buf_pm_tx_rx_cvp_mode" value="cvp_off" />
  <parameter
     name="hssi_krfec_rx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_empty" value="empty_default" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal_status" value="uc_rx_dfe_cal_notdone" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_loc" value="disable" />
  <parameter name="pma_tx_buf_uc_dcd_cal" value="uc_dcd_cal_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter name="hssi_common_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rx_clk2" value="rcvd_clk_clk2" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="pma_adapt_adp_vref_bw" value="radp_vref_bw_1" />
  <parameter name="cdr_pll_set_cdr_vco_speed_fix" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_mfrm_length" value="2048" />
  <parameter name="pma_rx_buf_input_vcm_sel" value="high_vcm" />
  <parameter name="hssi_rx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="enable_ports_pipe_sw" value="0" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="hssi_8g_rx_pcs_eightb_tenb_decoder" value="en_8b10b_ibm" />
  <parameter name="hssi_10g_rx_pcs_blksync_bypass" value="blksync_bypass_en" />
  <parameter name="pma_rx_sd_prot_mode" value="basic_rx" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pfull" value="11" />
  <parameter name="l_std_tx_word_width" value="10" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_idwidth" value="width_40" />
  <parameter name="set_pcs_bonding_master" value="Auto" />
  <parameter name="pma_adapt_adp_vref_dfe_spec_en" value="radp_vref_dfe_spec_en_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx" value="fifo_rx" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_pipeln" value="tx_sm_pipeln_en" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="pma_cgb_xn_clock_source_sel" value="sel_xn_up" />
  <parameter name="enable_port_rx_enh_fifo_empty" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx"
     value="teng_basic_mode_tx" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mask" value="prbsmask128" />
  <parameter name="hssi_common_pcs_pma_interface_ppm_gen1_2_cnt" value="cnt_32k" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_cp_cal"
     value="dcd_cp_cal_disable" />
  <parameter name="enh_rxfifo_pempty" value="2" />
  <parameter name="enable_physical_bonding_clocks" value="0" />
  <parameter name="pma_tx_buf_datarate" value="10000000000 bps" />
  <parameter name="enable_ports_rx_manual_ppm" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_rx_deser_rst_n_adapt_odi" value="no_rst_adapt_odi" />
  <parameter name="anlg_rx_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="hssi_krfec_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="anlg_rx_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="cdr_pll_disable_up_dn" value="true" />
  <parameter name="anlg_rx_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_d_val" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="hssi_krfec_rx_pcs_error_marking_en" value="err_mark_dis" />
  <parameter name="hssi_krfec_tx_pcs_tx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_crcchk_bypass" value="crcchk_bypass_en" />
  <parameter name="pma_adapt_adp_ctle_adapt_bw" value="radp_ctle_adapt_bw_3" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="pma_tx_ser_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_tx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_8g_rx_pcs_rx_wr_clk" value="rx_clk2_div_1_2_4" />
  <parameter name="cdr_pll_enable_idle_rx_channel_support" value="false" />
  <parameter name="rx_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_xtx_path_calibration_en" value="false" />
  <parameter name="enable_port_rx_enh_fifo_del" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="hssi_10g_rx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="cdr_pll_reference_clock_frequency" value="50000000 Hz" />
  <parameter name="cdr_pll_f_max_cmu_out_freq" value="1" />
  <parameter name="enh_rx_krfec_err_mark_type" value="10G" />
  <parameter name="hssi_common_pcs_pma_interface_ppmsel" value="ppmsel_1000" />
  <parameter name="hssi_10g_tx_pcs_gbred_clken" value="gbred_clk_en" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_fastpath" value="fastpath_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap8_sgn" value="radp_dfe_fxtap8_sgn_0" />
  <parameter name="hssi_8g_rx_pcs_wait_cnt" value="0" />
  <parameter name="std_rx_word_aligner_rvnumber" value="0" />
  <parameter name="cdr_pll_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="hssi_10g_tx_pcs_dv_bond" value="dv_bond_dis" />
  <parameter name="hssi_8g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_blksync_clken" value="blksync_clk_dis" />
  <parameter name="hssi_10g_rx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter name="hssi_10g_rx_pcs_rx_signal_ok_sel" value="synchronized_ver" />
  <parameter name="cdr_pll_uc_ro_cal_status" value="uc_ro_cal_notdone" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_gearbox" value="enable" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter name="cdr_pll_f_min_ref" value="50000000 Hz" />
  <parameter name="pma_cgb_tx_ucontrol_pcie" value="gen1" />
  <parameter name="enh_low_latency_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_reconfig_settings" value="{}" />
  <parameter name="enh_tx_crcerr_enable" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_lpbk_en" value="lpbk_dis" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g3" value="0" />
  <parameter name="hssi_krfec_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_rand_clken" value="rand_clk_dis" />
  <parameter name="pcs_speedgrade" value="e3" />
  <parameter name="pma_adapt_adp_dfe_fxtap7_sgn" value="radp_dfe_fxtap7_sgn_0" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="std_tx_bitrev_enable" value="0" />
  <parameter name="cdr_pll_chgpmp_current_pd" value="cp_current_pd_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_cdr_eidle"
     value="en_cdr_eidle_clk_gating" />
  <parameter name="pma_adapt_adp_vref_cycle" value="radp_vref_cycle_6" />
  <parameter name="hssi_gen3_tx_pcs_reverse_lpbk" value="rev_lpbk_dis" />
  <parameter name="pma_cgb_dprio_cgb_vreg_boost" value="no_voltage_boost" />
  <parameter name="pma_rx_dfe_atb_select" value="atb_disable" />
  <parameter name="pma_rx_dfe_power_mode" value="mid_power" />
  <parameter name="cdr_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_clk_sel" value="dis_tx_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="pma_rx_deser_clkdiv_source" value="vco_bypass_normal" />
  <parameter name="hssi_8g_rx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="std_tx_polinv_enable" value="0" />
  <parameter name="hssi_fifo_tx_pcs_double_write_mode" value="double_write_dis" />
  <parameter name="cdr_pll_chgpmp_current_pfd" value="cp_current_pfd_setting0" />
  <parameter
     name="hssi_gen3_rx_pcs_rx_ins_del_one_skip"
     value="ins_del_one_skip_dis" />
  <parameter name="hssi_10g_rx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="hssi_common_pcs_pma_interface_pc_rst_counter" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk"
     value="en_dw_pc_wrclk_gating" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx"
     value="basic_mode_rx" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value"
     value="0" />
  <parameter name="pma_tx_buf_slew_rate_ctrl" value="slew_r5" />
  <parameter name="enable_port_rx_std_pcfifo_empty" value="0" />
  <parameter name="pma_rx_buf_vcm_current_add" value="vcm_current_default" />
  <parameter name="cdr_pll_chgpmp_current_up_pd" value="cp_current_pd_up_setting0" />
  <parameter
     name="pma_adapt_adp_ctle_vref_polarity"
     value="radp_ctle_vref_polarity_0" />
  <parameter name="std_rx_8b10b_enable" value="0" />
  <parameter name="enable_port_rx_enh_frame_diag_status" value="0" />
  <parameter name="pma_cdr_refclk_xpm_iqref_mux_iqclk_sel" value="power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enh_pld_pcs_width" value="40" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter
     name="cdr_pll_chgpmp_dn_pd_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_8g_rx_pcs_auto_error_replacement" value="dis_err_replace" />
  <parameter
     name="hssi_rx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_tx_buf_prot_mode" value="basic_tx" />
  <parameter name="enable_port_rx_analog_reset_ack" value="0" />
  <parameter
     name="hssi_10g_rx_pcs_ber_bit_err_total_cnt"
     value="bit_err_total_cnt_10g" />
  <parameter name="pma_tx_buf_duty_cycle_cp_comp_en" value="cp_comp_off" />
  <parameter name="pma_tx_buf_initial_settings" value="true" />
  <parameter name="enable_hip" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_cdr_control" value="dis_cdr_ctrl" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_d_val" value="0" />
  <parameter name="cdr_pll_f_max_m_counter" value="1" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_sw_wa" value="en_sw_wa_clk_gating" />
  <parameter name="cdr_pll_tx_pll_prot_mode" value="txpll_unused" />
  <parameter
     name="pma_tx_buf_chgpmp_dn_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_tx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter name="enable_port_rx_enh_highber_clr_cnt" value="0" />
  <parameter name="hssi_krfec_tx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_polarity" value="dont_care_both_pol" />
  <parameter name="hssi_8g_rx_pcs_wa_boundary_lock_ctrl" value="sync_sm" />
  <parameter
     name="pma_adapt_adp_control_mux_bypass"
     value="radp_control_mux_bypass_0" />
  <parameter name="enh_txfifo_pfull" value="11" />
  <parameter name="pma_tx_buf_user_fir_coeff_ctrl_sel" value="ram_ctl" />
  <parameter
     name="pma_adapt_adp_ctle_force_spec_sign"
     value="radp_ctle_force_spec_sign_0" />
  <parameter name="pma_adapt_adp_frame_capture" value="radp_frame_capture_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz"
     value="250000000" />
  <parameter name="hssi_pipe_gen1_2_hip_mode" value="dis_hip" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pempty" value="2" />
  <parameter name="hssi_8g_tx_pcs_force_echar" value="dis_force_echar" />
  <parameter
     name="hssi_pipe_gen1_2_pipe_byte_de_serializer_en"
     value="dont_care_bds" />
  <parameter
     name="pma_tx_buf_chgpmp_up_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_tx_buf_optimal" value="true" />
  <parameter name="pma_adapt_adp_vref_sel" value="radp_vref_sel_21" />
  <parameter name="pma_adapt_adp_frame_odi_sel" value="radp_frame_odi_sel_0" />
  <parameter name="enable_port_tx_enh_frame_diag_status" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_odi_phase_steps_64_vs_128" value="phase_steps_64" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel"
     value="teng_clk_out" />
  <parameter
     name="pma_tx_buf_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="cdr_pll_bw_sel" value="medium" />
  <parameter name="device" value="10AS048H3F34E2SG" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel"
     value="teng_clk_out" />
  <parameter name="enh_tx_frmgen_mfrm_length" value="2048" />
  <parameter name="hssi_10g_rx_pcs_rd_clk_sel" value="rd_rx_pld_clk" />
  <parameter
     name="hssi_common_pcs_pma_interface_ph_fifo_reg_mode"
     value="phfifo_reg_mode_dis" />
  <parameter name="hssi_8g_rx_pcs_prot_mode" value="disabled_prot_mode" />
  <parameter name="hssi_10g_rx_pcs_master_clk_sel" value="master_rx_pma_clk" />
  <parameter name="pma_tx_buf_dft_sel" value="dft_disabled" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl"
     value="delay1_path0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_clken" value="dispgen_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_sqwgen_clken" value="sqwgen_clk_dis" />
  <parameter name="pma_adapt_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp"
     value="true" />
  <parameter name="hssi_common_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="pma_rx_dfe_sel_fltapstep_dec" value="fltap_step_no_dec" />
  <parameter
     name="hssi_8g_rx_pcs_wa_det_latency_sync_status_beh"
     value="dont_care_assert_sync" />
  <parameter
     name="pma_rx_buf_offset_cancellation_coarse"
     value="coarse_setting_00" />
  <parameter name="hssi_10g_tx_pcs_dispgen_bypass" value="dispgen_bypass_en" />
  <parameter name="set_cdr_refclk_freq" value="125.000" />
  <parameter name="hssi_gen3_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_dispgen_pipeln" value="dispgen_pipeln_dis" />
  <parameter name="set_capability_reg_enable" value="1" />
  <parameter name="hssi_8g_rx_pcs_test_bus_sel" value="tx_testbus" />
  <parameter name="pma_tx_buf_xtx_path_gt_enabled" value="disable" />
  <parameter
     name="pma_adapt_adp_dfe_force_spec_sign"
     value="radp_dfe_force_spec_sign_0" />
  <parameter name="hssi_common_pcs_pma_interface_pma_done_counter" value="0" />
  <parameter name="set_csr_soft_logic_enable" value="1" />
  <parameter name="hssi_krfec_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_iface_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_fiford" value="en_fiford_clk_gating" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen" value="non_pcie" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_cnt" value="1" />
  <parameter name="pma_rx_deser_optimal" value="true" />
  <parameter name="hssi_gen3_rx_pcs_block_sync" value="bypass_block_sync" />
  <parameter name="anlg_rx_term_sel" value="r_r1" />
  <parameter name="pma_adapt_adp_frame_en" value="radp_frame_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_g3_prot_mode"
     value="disabled_prot_mode" />
  <parameter name="std_rx_word_aligner_rgnumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode" value="rx" />
  <parameter name="hssi_fifo_rx_pcs_double_read_mode" value="double_read_dis" />
  <parameter name="hssi_10g_tx_pcs_gb_pipeln_bypass" value="disable" />
  <parameter name="pma_adapt_adp_dfe_mode" value="radp_dfe_mode_4" />
  <parameter name="hssi_krfec_rx_pcs_low_latency_en" value="disable" />
  <parameter name="rx_ppm_detect_threshold" value="1000" />
  <parameter
     name="hssi_common_pcs_pma_interface_free_run_clk_enable"
     value="false" />
  <parameter name="hssi_10g_rx_pcs_fifo_double_read" value="fifo_double_read_dis" />
  <parameter name="hssi_10g_rx_pcs_dft_clk_out_sel" value="rx_master_clk" />
  <parameter
     name="hssi_10g_tx_pcs_distdwn_bypass_pipeln"
     value="distdwn_bypass_pipeln_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh"
     value="uhsif_dzt_cnt_thr_2" />
  <parameter name="bonded_mode" value="not_bonded" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_type" value="bitslip_comb" />
  <parameter name="hssi_8g_rx_pcs_gen3_rx_clk_sel" value="rcvd_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_hiber" value="rx_sm_hiber_en" />
  <parameter name="pma_rx_dfe_oc_sa_c270" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_rd"
     value="en_sw_rm_rdclk_gating" />
  <parameter name="pma_cgb_bonding_reset_enable" value="disallow_bonding_reset" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx"
     value="teng_pld_fifo_mode_tx" />
  <parameter name="pma_adapt_adp_bist_spec_en" value="radp_bist_spec_en_0" />
  <parameter name="enable_calibration" value="1" />
  <parameter name="enable_port_tx_pma_txdetectrx" value="0" />
  <parameter name="hssi_10g_tx_pcs_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value"
     value="0" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_sa_cal"
     value="dcd_sa_cal_disable" />
  <parameter name="pma_tx_buf_compensation_en" value="enable" />
  <parameter name="hssi_common_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="l_std_data_mask_count_multi" value="0" />
  <parameter name="hssi_10g_rx_pcs_rdfifo_clken" value="rdfifo_clk_en" />
  <parameter name="std_tx_byte_ser_mode" value="Disabled" />
  <parameter name="hssi_8g_tx_pcs_prot_mode" value="disabled_prot_mode" />
  <parameter
     name="pma_adapt_adp_dfe_vref_polarity"
     value="radp_dfe_vref_polarity_0" />
  <parameter name="pma_rx_dfe_oc_sa_d1c180" value="0" />
  <parameter name="pma_tx_ser_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_tx_powerdown" value="normal_tx_on" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter name="hssi_10g_rx_pcs_rx_scrm_width" value="bit64" />
  <parameter
     name="pma_adapt_adp_vga_sweep_direction"
     value="radp_vga_sweep_direction_1" />
  <parameter name="cdr_pll_lck2ref_delay_control" value="lck2ref_delay_2" />
  <parameter name="cdr_pll_n_counter" value="1" />
  <parameter name="pma_rx_buf_optimal" value="true" />
  <parameter name="pma_rx_sd_sd_threshold" value="sdlv_3" />
  <parameter name="cdr_pll_cdr_odi_select" value="sel_cdr" />
  <parameter name="std_rx_word_aligner_renumber" value="3" />
  <parameter name="channels" value="4" />
  <parameter name="pma_adapt_adp_ctle_window" value="radp_ctle_window_0" />
  <parameter name="hssi_gen3_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mode" value="teng_mode" />
  <parameter name="pma_rx_odi_monitor_bw_sel" value="bw_1" />
  <parameter name="pma_rx_buf_prot_mode" value="basic_rx" />
  <parameter name="std_rx_word_aligner_pattern_len" value="7" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en"
     value="delay2_clk_disable" />
  <parameter name="hssi_10g_tx_pcs_dft_clk_out_sel" value="tx_master_clk" />
  <parameter name="hssi_8g_tx_pcs_auto_speed_nego_gen2" value="dis_asn_g2" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_ltr" value="true" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_e_val" value="0" />
  <parameter name="cdr_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_rd" value="n_rd_empty" />
  <parameter name="l_pll_settings" value="NOVAL" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_n" value="0" />
  <parameter name="anlg_tx_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_speed_grade" value="e3" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_p" value="0" />
  <parameter name="hssi_10g_tx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_speed_grade" value="e3" />
  <parameter name="hssi_fifo_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk2_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_sigdet_wait_counter" value="0" />
  <parameter
     name="pma_adapt_adp_ctle_threshold_en"
     value="radp_ctle_threshold_en_0" />
  <parameter name="hssi_10g_tx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control"
     value="uhsif_dft_up_val_0" />
  <parameter name="enable_port_tx_std_pcfifo_empty" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_data" value="0" />
  <parameter name="pma_tx_ser_initial_settings" value="true" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="hssi_krfec_rx_pcs_rx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_rx_testbus_sel" value="rx_fifo_testbus1" />
  <parameter name="hssi_8g_rx_pcs_wa_pld_controlled" value="dis_pld_ctrl" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_consumption"
     value="individual" />
  <parameter name="hssi_8g_rx_pcs_rx_rd_clk" value="pld_rx_clk" />
  <parameter name="hssi_10g_tx_pcs_distup_master" value="distup_master_en" />
  <parameter name="rx_pma_div_clkout_divider" value="0" />
  <parameter name="std_tx_8b10b_disp_ctrl_enable" value="0" />
  <parameter name="pma_adapt_adp_vga_load" value="radp_vga_load_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx" value="pma_32b_rx" />
  <parameter name="enable_port_tx_enh_fifo_pempty" value="0" />
  <parameter name="hssi_10g_rx_pcs_clr_errblk_cnt_en" value="disable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_common_pcs_pma_interface_block_sel" value="eight_g_pcs" />
  <parameter name="pma_tx_buf_duty_cycle_setting" value="dcc_t32" />
  <parameter name="cdr_pll_optimal" value="true" />
  <parameter
     name="pma_adapt_adp_adapt_control_sel"
     value="radp_adapt_control_sel_0" />
  <parameter name="pma_adapt_adp_ctle_load" value="radp_ctle_load_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_ser_powerdown" value="normal_ser_on" />
  <parameter name="pma_rx_buf_link" value="sr" />
  <parameter name="enh_rx_frmsync_mfrm_length" value="2048" />
  <parameter name="hssi_tx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_adapt_prot_mode" value="basic_rx" />
  <parameter name="pma_rx_odi_vert_threshold" value="vert_0" />
  <parameter name="adme_prot_mode" value="basic_enh" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_loopback_modes" value="lpbk_disable" />
  <parameter name="cdr_pll_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock"
     value="knum_sh_cnt_prelock_10g" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_deassert_early"
     value="deassert_early_dis" />
  <parameter name="hssi_10g_rx_pcs_frmsync_mfrm_length" value="2048" />
  <parameter name="pma_adapt_adp_vref_hold_en" value="radp_vref_not_held" />
  <parameter name="pma_rx_buf_qpi_enable" value="non_qpi_mode" />
  <parameter name="pma_rx_odi_sel_oc_en" value="off_canc_disable" />
  <parameter name="l_enable_std_pipe" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_cp_up_mstr" value="true" />
  <parameter name="pma_tx_buf_uc_txvod_cal_cont" value="uc_tx_vod_cal_cont_off" />
  <parameter name="enh_rx_descram_enable" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_phystatus_rst_toggle"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_tx_buf_xtx_path_swing_level" value="lv" />
  <parameter name="pma_tx_buf_silicon_rev" value="20nm5es" />
  <parameter name="pma_tx_buf_xtx_path_clock_divider_ratio" value="1" />
  <parameter name="cdr_pll_f_min_vco" value="4900000000 Hz" />
  <parameter name="hssi_10g_tx_pcs_scrm_bypass" value="scrm_bypass_en" />
  <parameter name="hssi_common_pcs_pma_interface_early_eios_counter" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx" value="pma_40b_tx" />
  <parameter name="anlg_rx_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_8g_rx_pcs_rate_match_ins_thres" value="dis_rm_ins_thres" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hip_en" value="disable" />
  <parameter name="anlg_rx_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="pma_adapt_adp_ctle_spec_sign" value="radp_ctle_spec_sign_0" />
  <parameter name="hssi_pipe_gen3_bypass_rx_detection_enable" value="false" />
  <parameter name="pma_rx_deser_silicon_rev" value="20nm5es" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="anlg_rx_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="pma_tx_buf_lst" value="atb_disabled" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_rx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_width" value="bit64" />
  <parameter name="pma_cgb_scratch0_x1_clock_src" value="unused" />
  <parameter name="hssi_pipe_gen3_test_out_sel" value="disable_test_out" />
  <parameter name="pma_rx_dfe_pdb_fixedtap" value="fixtap_dfe_enable" />
  <parameter name="enh_tx_crcgen_enable" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_consumption"
     value="individual" />
  <parameter name="enable_port_krfec_tx_enh_frame" value="0" />
  <parameter name="enable_port_rx_enh_blk_lock" value="0" />
  <parameter name="pma_rx_buf_term_tri_enable" value="disable_tri" />
  <parameter name="hssi_10g_tx_pcs_phcomp_rd_del" value="phcomp_rd_del4" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx"
     value="teng_basic_mode_rx" />
  <parameter name="hssi_pipe_gen1_2_tx_pipe_enable" value="dis_pipe_tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_dfe_oc_sa_d0c180" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_true_b2b" value="b2b" />
  <parameter name="pma_rx_sd_sd_output_off" value="1" />
  <parameter name="enable_port_rx_enh_clr_errblk_count" value="0" />
  <parameter name="pma_rx_dfe_datarate" value="1000000000 bps" />
  <parameter name="hssi_10g_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_prot_mode" value="basic_rx" />
  <parameter name="pma_cdr_refclk_receiver_detect_src" value="iqclk_src" />
  <parameter name="pma_rx_buf_pm_speed_grade" value="e3" />
  <parameter name="pma_rx_odi_phase_steps_sel" value="step40" />
  <parameter name="enable_ports_pipe_g3_analog" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_wr"
     value="en_sw_rm_wrclk_gating" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_master_clk_sel"
     value="master_tx_pma_clk" />
  <parameter name="pma_cgb_tx_ucontrol_en" value="disable" />
  <parameter name="enh_rx_blksync_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_phase_compensation_fifo" value="low_latency" />
  <parameter name="cdr_pll_pd_l_counter" value="1" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo_latency" value="low_latency" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="cdr_pll_primary_use" value="cdr" />
  <parameter name="enable_odi_accelerator" value="0" />
  <parameter name="pma_rx_buf_offset_cal_pd" value="eqz1_en" />
  <parameter name="pma_adapt_adp_ctle_hold_en" value="radp_ctle_not_held" />
  <parameter name="sim_reduced_counters" value="false" />
  <parameter name="pma_rx_buf_offset_cancellation_ctrl" value="volt_0mv" />
  <parameter name="hssi_10g_rx_pcs_ber_xus_timer_window" value="19530" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_blksync" value="enable" />
  <parameter name="pma_rx_buf_xrx_path_sup_mode" value="user_mode" />
  <parameter name="set_hip_cal_en" value="0" />
  <parameter name="std_tx_pcfifo_mode" value="low_latency" />
  <parameter name="enable_port_rx_enh_frame" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch0_src"
     value="cdr_clkin_scratch0_src_refclk_iqclk" />
  <parameter name="enh_tx_sh_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_pseudo_random" value="all_0" />
  <parameter name="hssi_pipe_gen3_elecidle_delay_g3" value="0" />
  <parameter name="l_enable_tx_enh_iface" value="1" />
  <parameter name="anlg_rx_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="hssi_10g_tx_pcs_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window"
     value="uhsif_dzt_obr_win_16" />
  <parameter name="hssi_common_pcs_pma_interface_asn_clk_enable" value="false" />
  <parameter name="std_rx_pcfifo_mode" value="low_latency" />
  <parameter name="pma_rx_odi_optimal" value="true" />
  <parameter name="pma_rx_buf_rx_sel_bias_source" value="bias_vcmdrv" />
  <parameter name="pma_tx_buf_duty_cycle_correction_bandwidth" value="dcc_bw_12" />
  <parameter name="enh_tx_scram_seed" value="0" />
  <parameter name="enh_txfifo_pempty" value="2" />
  <parameter name="l_std_rx_word_width" value="10" />
  <parameter name="pma_rx_buf_link_rx" value="sr" />
  <parameter name="hssi_common_pcs_pma_interface_cid_enable" value="dis_cid_mode" />
  <parameter name="pma_rx_sd_sd_output_on" value="15" />
  <parameter name="pma_tx_buf_power_mode" value="mid_power" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value"
     value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_force_balign" value="dis_force_balign" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter name="pma_rx_deser_bitslip_bypass" value="bs_bypass_yes" />
  <parameter name="hssi_8g_rx_pcs_wa_disp_err_flag" value="en_disp_err_flag" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="set_prbs_soft_logic_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_force_align" value="force_align_dis" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_datarate" value="1000000000 bps" />
  <parameter name="cdr_pll_chgpmp_vccreg" value="vreg_fw0" />
  <parameter name="enable_port_rx_enh_fifo_rd_en" value="0" />
  <parameter name="l_channels" value="4" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_ctrl_plane_bonding"
     value="individual" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_a" value="288230376151711743" />
  <parameter name="l_rx_pld_pcs_width" value="40" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx" value="pma_40b_tx" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_b" value="288230376151711743" />
  <parameter name="pma_tx_buf_mcgb_location_for_pcie" value="0" />
  <parameter name="pma_adapt_odi_count_threshold" value="rodi_count_threshold_0" />
  <parameter name="cdr_pll_pcie_gen" value="non_pcie" />
  <parameter name="enh_rxfifo_align_del" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en"
     value="uhsif_lpbk_dis" />
  <parameter name="l_std_rx_field_width" value="16" />
  <parameter name="pma_rx_sd_link" value="sr" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_ppm_lock" value="false" />
  <parameter name="hssi_10g_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_gen3_clk_en" value="disable_clk" />
  <parameter name="pma_cgb_initial_settings" value="true" />
  <parameter name="pma_cgb_scratch2_x1_clock_src" value="unused" />
  <parameter name="pma_rx_dfe_prot_mode" value="basic_rx" />
  <parameter
     name="hssi_common_pcs_pma_interface_cp_cons_sel"
     value="cp_cons_master" />
  <parameter name="pma_tx_buf_low_power_en" value="disable" />
  <parameter name="hssi_8g_rx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_8g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_wr"
     value="en_dw_rm_wrclk_gating" />
  <parameter name="hssi_tx_pcs_pma_interface_tx_pma_data_sel" value="ten_g_pcs" />
  <parameter name="pma_rx_dfe_oc_sa_c90" value="0" />
  <parameter name="cdr_pll_gpon_lck2ref_control" value="gpon_lck2ref_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx"
     value="basic_10gpcs_rx" />
  <parameter
     name="pma_tx_buf_duty_cycle_correction_bandwidth_dn"
     value="dcd_bw_dn_0" />
  <parameter name="pma_tx_buf_rx_det" value="mode_0" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_bypass" value="tx_sm_bypass_en" />
  <parameter name="pma_adapt_adp_bist_mode" value="radp_bist_mode_0" />
  <parameter name="dbg_capability_reg_enable" value="1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_hip_mode" value="disable" />
  <parameter name="enh_pcs_pma_width" value="40" />
  <parameter name="pma_adapt_adp_vga_threshold" value="radp_vga_threshold_4" />
  <parameter name="l_enable_tx_enh" value="1" />
  <parameter name="hssi_pipe_gen3_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_txfifo_full" value="full_default" />
  <parameter name="enable_port_rx_std_wa_patternalign" value="0" />
  <parameter name="hssi_10g_tx_pcs_rdfifo_clken" value="rdfifo_clk_en" />
  <parameter name="cdr_pll_uc_ro_cal" value="uc_ro_cal_on" />
  <parameter name="std_rx_word_aligner_rknumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adapt_vga_sel" value="r_adapt_vga_sel_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_static_polarity_inversion"
     value="rx_stat_polinv_dis" />
  <parameter name="hssi_krfec_tx_pcs_transmit_order" value="transmit_lsb" />
  <parameter name="hssi_10g_tx_pcs_crcgen_inv" value="crcgen_inv_en" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pempty" value="2" />
  <parameter name="enable_port_rx_std_pcfifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx"
     value="disable" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx"
     value="teng_pld_fifo_mode_rx" />
  <parameter name="l_enable_pma_bonding" value="0" />
  <parameter name="hssi_8g_rx_pcs_pma_dw" value="ten_bit" />
  <parameter name="pma_adapt_adapt_vref_sel" value="r_adapt_vref_sel_0" />
  <parameter name="pma_tx_ser_prot_mode" value="basic_tx" />
  <parameter name="pma_rx_dfe_pdb" value="dfe_enable" />
  <parameter name="l_enable_rx_std_iface" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size"
     value="uhsif_dzt_skipsz_4" />
  <parameter name="cdr_pll_pfd_l_counter" value="1" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_oneshot"
     value="radp_ctle_adapt_oneshot_1" />
  <parameter name="anlg_tx_vod_output_swing_ctrl" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_adapt_adp_adapt_start" value="radp_adapt_start_0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_inc" value="fxtap_step_no_inc" />
  <parameter name="pma_rx_deser_force_clkdiv_for_testing" value="normal_clkdiv" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="hssi_8g_rx_pcs_err_flags_sel" value="err_flags_wa" />
  <parameter name="pma_adapt_adp_dfe_fltap_en" value="radp_dfe_fltap_disable" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter name="pcs_direct_width" value="8" />
  <parameter name="support_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_pipe_if_g3pcs"
     value="pipe_if_8gpcs" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pcs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pma.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_pipe_retry.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_params_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_commands_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_program.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_cpu.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_master.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_ip.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\system_bd_altera_xcvr_native_a10_181_tw3fuoi.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_opt_logic_tw3fuoi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pcs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pma.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_pipe_retry.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_params_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_commands_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_program.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_cpu.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_master.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_ip.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\system_bd_altera_xcvr_native_a10_181_tw3fuoi.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_opt_logic_tw3fuoi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_jesd204_phy_10_y3vze4y" as="native_phy" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_tw3fuoi"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
  </messages>
 </entity>
 <entity kind="jesd204_phy_glue" version="1.0" name="jesd204_glue">
  <parameter name="LANE_INVERT" value="0" />
  <parameter name="SOFT_PCS" value="true" />
  <parameter name="WIDTH" value="476" />
  <parameter name="CONST_WIDTH" value="356" />
  <parameter name="TX_OR_RX_N" value="true" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_phy_glue_10\synth\jesd204_phy_glue.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_phy_glue_10\synth\jesd204_phy_glue.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_jesd204_phy_10_y3vze4y" as="phy_glue" />
  <instantiator instantiator="system_bd_jesd204_phy_10_yzziaaq" as="phy_glue" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: jesd204_glue"</message>
  </messages>
 </entity>
 <entity kind="jesd204_soft_pcs_tx" version="1.0" name="jesd204_soft_pcs_tx">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_soft_pcs_tx_10\synth\jesd204_soft_pcs_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_soft_pcs_tx_10\synth\jesd204_8b10b_encoder.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_soft_pcs_tx_10\synth\jesd204_soft_pcs_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_soft_pcs_tx_10\synth\jesd204_8b10b_encoder.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_jesd204_phy_10_y3vze4y"
     as="soft_pcs_0,soft_pcs_1,soft_pcs_2,soft_pcs_3" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_tx"</message>
  </messages>
 </entity>
 <entity
   kind="alt_mem_asym"
   version="1.0"
   name="system_bd_alt_mem_asym_10_vay5xwy">
  <parameter name="A_ADDRESS_WIDTH" value="0" />
  <parameter name="B_DATA_WIDTH" value="128" />
  <parameter name="A_DATA_WIDTH" value="128" />
  <parameter name="B_ADDRESS_WIDTH" value="16" />
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_vay5xwy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_vay5xwy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_vay5xwy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_vay5xwy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_mem_asym" as="alt_mem_asym" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_vay5xwy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_tvjdyoy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_native_a10"
   version="18.1"
   name="system_bd_altera_xcvr_native_a10_181_jqrxabi">
  <parameter name="enable_ports_rx_prbs" value="0" />
  <parameter name="cdr_pll_f_max_pfd" value="350000000 Hz" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reset_n" value="reset_n" />
  <parameter name="pma_rx_buf_xrx_path_uc_rx_rstb" value="rx_reset_on" />
  <parameter name="enable_port_tx_enh_frame" value="0" />
  <parameter name="enh_tx_64b66b_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_wordslip" value="frmgen_wordslip_dis" />
  <parameter name="pma_rx_buf_rx_refclk_divider" value="bypass_divider" />
  <parameter name="enh_tx_frmgen_burst_enable" value="0" />
  <parameter name="hssi_krfec_rx_pcs_clr_ctrl" value="both_enabled" />
  <parameter name="hssi_tx_pcs_pma_interface_bypass_pma_txelecidle" value="true" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_odi_step_ctrl_sel" value="dprio_mode" />
  <parameter name="cdr_pll_side" value="side_unknown" />
  <parameter name="pma_adapt_adp_dfe_fxtap10_sgn" value="radp_dfe_fxtap10_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_bs_enc" value="en_bs_enc_clk_gating" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel"
     value="uhsif_index_cram" />
  <parameter name="anlg_rx_one_stage_enable" value="s1_mode" />
  <parameter name="hssi_10g_rx_pcs_frmsync_flag_type" value="location_only" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_bypass" value="rx_sm_bypass_en" />
  <parameter name="hssi_rx_pcs_pma_interface_block_sel" value="ten_g_pcs" />
  <parameter name="hssi_fifo_rx_pcs_prot_mode" value="teng_mode" />
  <parameter name="pma_cgb_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz"
     value="333333333" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx" value="pma_40b_rx" />
  <parameter name="enh_rxfifo_mode" value="Phase compensation" />
  <parameter name="hssi_10g_tx_pcs_distdwn_master" value="distdwn_master_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx"
     value="teng_mode_tx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count_multi" value="0" />
  <parameter name="pma_rx_buf_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_rx_enh_frame_lock" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter
     name="cdr_pll_chgpmp_up_pd_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_rx_buf_one_stage_enable" value="s1_mode" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="l_std_rx_pld_pcs_width" value="10" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_rx_buf_xrx_path_gt_enabled" value="disable" />
  <parameter name="cdr_pll_pma_width" value="40" />
  <parameter name="enable_port_rx_polinv" value="0" />
  <parameter name="pma_rx_odi_invert_dfe_vref" value="no_inversion" />
  <parameter name="pma_tx_buf_enable_idle_tx_channel_support" value="false" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_scrambler" value="enable" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch2_src"
     value="cdr_clkin_scratch2_src_refclk_iqclk" />
  <parameter name="set_disconnect_analog_resets" value="0" />
  <parameter name="hssi_8g_rx_pcs_hip_mode" value="dis_hip" />
  <parameter name="hssi_10g_tx_pcs_compin_sel" value="compin_master" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_adapt_odi_en" value="rodi_en_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en"
     value="hip_rx_disable" />
  <parameter name="base_device" value="NIGHTFURY3" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx"
     value="fifo_rx" />
  <parameter name="l_rcfg_addr_bits" value="10" />
  <parameter
     name="hssi_10g_tx_pcs_enc64b66b_txsm_clken"
     value="enc64b66b_txsm_clk_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_block_sel" value="teng" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx"
     value="disable" />
  <parameter name="hssi_gen3_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="pma_cgb_x1_clock_source_sel" value="cdr_txpll_t" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pfull" value="23" />
  <parameter name="pma_tx_buf_uc_dcd_cal_status" value="uc_dcd_cal_notdone" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_type" value="bitslip_cnt" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_post_eidle_delay"
     value="cnt_200_cycles" />
  <parameter name="pma_tx_buf_term_p_tune" value="rterm_p0" />
  <parameter name="enh_rx_dispchk_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en"
     value="disable" />
  <parameter name="pma_rx_buf_lfeq_zero_control" value="lfeq_setting_2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx"
     value="disable" />
  <parameter name="pma_tx_buf_cpen_ctrl" value="cp_l0" />
  <parameter name="set_embedded_debug_enable" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period"
     value="uhsif_dcn_test_period_4" />
  <parameter name="hssi_10g_rx_pcs_frmsync_bypass" value="frmsync_bypass_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="pma_rx_dfe_oc_sa_d0c0" value="0" />
  <parameter name="enable_port_rx_enh_fifo_align_val" value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="pma_adapt_adp_spec_avg_window" value="radp_spec_avg_window_4" />
  <parameter name="pma_adapt_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_pipeln" value="rx_sm_pipeln_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="cdr_pll_cgb_div" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_err" value="dispgen_err_dis" />
  <parameter name="anlg_link" value="sr" />
  <parameter name="std_rx_word_aligner_fast_sync_status_enable" value="0" />
  <parameter name="l_rcfg_ifaces" value="4" />
  <parameter name="pma_rx_buf_vcm_sel" value="vcm_setting_03" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en"
     value="delay1_clk_disable" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_a_val" value="0" />
  <parameter name="pma_tx_ser_bonding_mode" value="x1_non_bonded" />
  <parameter name="l_enable_rx_std" value="0" />
  <parameter name="pma_tx_buf_uc_skew_cal" value="uc_skew_cal_off" />
  <parameter name="hssi_krfec_rx_pcs_parity_invalid_enum" value="8" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_gen_pat" value="prbs_gen_dis" />
  <parameter name="pma_rx_buf_power_rail_er" value="1030" />
  <parameter name="enable_port_rx_enh_fifo_cnt" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_data_source"
     value="hip_disable" />
  <parameter name="tx_pma_div_clkout_divider" value="0" />
  <parameter name="enable_ports_pipe_hclk" value="0" />
  <parameter name="pma_rx_buf_xrx_path_jtag_lp" value="lp_off" />
  <parameter
     name="hssi_common_pcs_pma_interface_pcie_hip_mode"
     value="hip_disable" />
  <parameter name="cdr_pll_fref_mux_select" value="fref_mux_cdr_refclk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock"
     value="uhsif_lkd_segsz_b4lock_16" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_pc_rdclk" value="en_pc_rdclk_gating" />
  <parameter name="hssi_8g_rx_pcs_phase_comp_rdptr" value="disable_rdptr" />
  <parameter name="hssi_8g_rx_pcs_polinv_8b10b_dec" value="dis_polinv_8b10b_dec" />
  <parameter name="enable_port_rx_std_rmfifo_empty" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_wait_send_syncp_fbkp" value="0" />
  <parameter name="pma_tx_buf_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="pma_rx_buf_refclk_en" value="disable" />
  <parameter name="cdr_pll_set_cdr_vco_reset" value="false" />
  <parameter name="cdr_pll_cal_vco_count_length" value="sel_8b_count" />
  <parameter
     name="hssi_tx_pcs_pma_interface_prot_mode_tx"
     value="teng_basic_mode_tx" />
  <parameter
     name="hssi_pipe_gen3_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="cdr_pll_f_max_ref" value="800000000 Hz" />
  <parameter name="hssi_tx_pcs_pma_interface_pmagate_en" value="pmagate_dis" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_clk_slip_spacing" value="16" />
  <parameter
     name="hssi_common_pcs_pma_interface_dft_observation_clock_selection"
     value="dft_clk_obsrv_tx0" />
  <parameter name="hssi_10g_rx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx"
     value="basic_10gpcs_tx" />
  <parameter name="pma_tx_buf_jtag_lp" value="lp_off" />
  <parameter name="pma_adapt_adp_dfe_fxtap11_sgn" value="radp_dfe_fxtap11_sgn_0" />
  <parameter name="enh_rx_64b66b_enable" value="0" />
  <parameter name="l_std_rx_word_count" value="1" />
  <parameter name="dbg_embedded_debug_enable" value="1" />
  <parameter name="cdr_pll_sup_mode" value="user_mode" />
  <parameter name="std_rx_word_aligner_pattern" value="0" />
  <parameter name="hssi_10g_rx_pcs_dis_signal_ok" value="dis_signal_ok_en" />
  <parameter name="hssi_common_pcs_pma_interface_wait_clk_on_off_timer" value="0" />
  <parameter name="pma_adapt_odi_vref_sel" value="rodi_vref_sel_0" />
  <parameter name="pma_tx_buf_dcd_clk_div_ctrl" value="dcd_ck_div128" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx"
     value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_ind" value="enable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx" value="pma_10b_tx" />
  <parameter name="pma_rx_dfe_oc_sa_adp1" value="0" />
  <parameter name="pma_rx_dfe_oc_sa_adp2" value="0" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="pma_tx_buf_uc_gen4" value="gen4_off" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable"
     value="uhsif_dcn_test_mode_disable" />
  <parameter name="pma_tx_buf_uc_gen3" value="gen3_off" />
  <parameter name="l_std_tx_word_count" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_testout_sel" value="asn_test" />
  <parameter name="enable_port_rx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_fifo_write_ctrl" value="blklock_stops" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g3"
     value="dis_phystatus_rst_toggle_g3" />
  <parameter name="hssi_tx_pcs_pma_interface_sq_wave_num" value="sq_wave_default" />
  <parameter name="hssi_krfec_rx_pcs_receive_order" value="receive_lsb" />
  <parameter name="hssi_8g_rx_pcs_rx_refclk" value="dis_refclk_sel" />
  <parameter name="protocol_mode" value="basic_enh" />
  <parameter name="enh_rxtxfifo_double_width" value="0" />
  <parameter name="hssi_pipe_gen1_2_phystatus_delay_val" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx"
     value="fifo_tx" />
  <parameter name="pma_adapt_adp_ctle_load_value" value="radp_ctle_load_value_0" />
  <parameter name="pma_tx_buf_vod_output_swing_ctrl" value="31" />
  <parameter name="design_environment" value="NATIVE" />
  <parameter name="hssi_8g_rx_pcs_rx_rcvd_clk" value="rcvd_clk_rcvd_clk" />
  <parameter
     name="pma_adapt_adp_spec_trans_filter"
     value="radp_spec_trans_filter_2" />
  <parameter name="hssi_common_pcs_pma_interface_ignore_sigdet_g23" value="false" />
  <parameter name="pma_tx_buf_xtx_path_initial_settings" value="true" />
  <parameter name="enable_port_rx_std_bitslip" value="0" />
  <parameter
     name="pma_cgb_select_done_master_or_slave"
     value="choose_master_pcie_sw_done" />
  <parameter name="hssi_krfec_rx_pcs_signal_ok_en" value="sig_ok_en" />
  <parameter name="pma_tx_buf_uc_txvod_cal" value="uc_tx_vod_cal_off" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx" value="fifo_rx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_operating_voltage"
     value="standard" />
  <parameter name="pma_rx_buf_xrx_path_uc_pcie_sw" value="uc_pcie_gen1" />
  <parameter name="cdr_pll_output_clock_frequency" value="5000000000 Hz" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_encoder" value="enable" />
  <parameter
     name="hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en"
     value="false" />
  <parameter
     name="pma_adapt_adp_dfe_clkout_div_sel"
     value="radp_dfe_clkout_div_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_lfsr" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rate_match_full_thres" value="dis_rm_full_thres" />
  <parameter name="pma_rx_odi_enable_odi" value="power_down_eye" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_err" value="scrm_err_dis" />
  <parameter name="hssi_rx_pcs_pma_interface_clkslip_sel" value="pld" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch1_src"
     value="cdr_clkin_scratch1_src_refclk_iqclk" />
  <parameter name="set_odi_soft_logic_enable" value="0" />
  <parameter
     name="pma_cdr_refclk_inclk3_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_pc_en_counter" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin"
     value="uhsif_dcn_margin_2" />
  <parameter name="hssi_10g_tx_pcs_txfifo_mode" value="basic_generic" />
  <parameter name="pma_adapt_adp_ctle_en" value="radp_ctle_disable" />
  <parameter name="pma_cgb_sup_mode" value="user_mode" />
  <parameter name="pma_cgb_x1_div_m_sel" value="divbypass" />
  <parameter name="hssi_8g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_8g_tx_pcs_tx_bitslip" value="dis_tx_bitslip" />
  <parameter name="anlg_tx_compensation_en" value="enable" />
  <parameter name="pma_rx_buf_diag_lp_en" value="dlp_off" />
  <parameter name="pma_rx_buf_pm_tx_rx_testmux_select" value="setting0" />
  <parameter name="pma_rx_deser_tdr_mode" value="select_bbpd_data" />
  <parameter name="hssi_krfec_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_mode" value="phase_comp" />
  <parameter name="hssi_8g_tx_pcs_hip_mode" value="dis_hip" />
  <parameter name="pma_cgb_ser_mode" value="forty_bit" />
  <parameter name="pma_rx_deser_prot_mode" value="basic_rx" />
  <parameter name="l_enable_tx_pcs_dir" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_en"
     value="dft_clk_out_disable" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="hssi_common_pcs_pma_interface_asn_enable" value="dis_asn" />
  <parameter name="hssi_10g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_odwidth" value="width_32" />
  <parameter name="hssi_10g_tx_pcs_wr_clk_sel" value="wr_tx_pld_clk" />
  <parameter name="hssi_8g_rx_pcs_wa_rvnumber_data" value="0" />
  <parameter name="hssi_8g_rx_pcs_auto_speed_nego" value="dis_asn" />
  <parameter name="pma_tx_ser_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="cdr_refclk_cnt" value="1" />
  <parameter name="pma_tx_buf_term_sel" value="r_r1" />
  <parameter name="enable_port_rx_std_bitrev_ena" value="0" />
  <parameter name="pma_rx_sd_optimal" value="true" />
  <parameter name="enable_port_krfec_rx_enh_frame_diag_status" value="0" />
  <parameter
     name="pma_adapt_adapt_dfe_control_sel"
     value="r_adapt_dfe_control_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_cgb_silicon_rev" value="20nm5es" />
  <parameter name="std_rx_word_aligner_mode" value="bitslip" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_output_sel"
     value="teng_output" />
  <parameter name="hssi_10g_rx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_krfec_tx_pcs_enc_frame_query" value="enc_query_dis" />
  <parameter name="generate_docs" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch4_src"
     value="cdr_clkin_scratch4_src_refclk_iqclk" />
  <parameter name="pma_rx_dfe_optimal" value="true" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx" value="pma_10b_rx" />
  <parameter name="std_rx_rmfifo_mode" value="disabled" />
  <parameter name="hssi_10g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_auto_reset_on" value="auto_reset_off" />
  <parameter name="enable_debug_options" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_pair_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="pma_adapt_adapt_dfe_sel" value="r_adapt_dfe_sel_0" />
  <parameter name="pma_cgb_tx_ucontrol_reset" value="disable" />
  <parameter name="hssi_8g_tx_pcs_byte_serializer" value="dis_bs" />
  <parameter name="enable_port_tx_pma_iqtxrx_clkout" value="0" />
  <parameter name="pma_adapt_adp_force_freqlock" value="radp_force_freqlock_off" />
  <parameter
     name="cdr_pll_bbpd_data_pattern_filter_select"
     value="bbpd_data_pat_off" />
  <parameter name="l_anlg_rx_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_odi_v_vert_threshold_scaling" value="scale_3" />
  <parameter name="enable_port_tx_pma_div_clkout" value="0" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel"
     value="pcs_tx_clk" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter name="hssi_10g_tx_pcs_random_disp" value="disable" />
  <parameter name="hssi_10g_tx_pcs_crcgen_err" value="crcgen_err_dis" />
  <parameter name="hssi_krfec_rx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_ver" value="prbs_off" />
  <parameter name="pll_select" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_pipeln" value="enable" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt"
     value="enum_invalid_sh_cnt_10g" />
  <parameter name="hssi_gen3_rx_pcs_mode" value="disable_pcs" />
  <parameter name="enable_port_rx_std_wa_a1a2size" value="0" />
  <parameter name="hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn" value="disable" />
  <parameter
     name="hssi_8g_tx_pcs_data_selection_8b10b_encoder_input"
     value="normal_data_path" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="pma_rx_odi_datarate" value="10000000000 bps" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_tx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="hssi_common_pcs_pma_interface_sim_mode" value="disable" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="pma_rx_buf_offset_pd" value="oc_en" />
  <parameter name="cdr_pll_lf_resistor_pd" value="lf_pd_setting2" />
  <parameter name="pma_tx_buf_dcd_detection_en" value="enable" />
  <parameter name="pma_adapt_adp_vga_bypass" value="radp_vga_bypass_1" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock"
     value="uhsif_lkd_segsz_aflock_512" />
  <parameter name="hssi_10g_tx_pcs_sh_err" value="sh_err_dis" />
  <parameter name="hssi_pipe_gen1_2_txswing" value="dis_txswing" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="tx_pma_clk_div" value="1" />
  <parameter name="enable_port_tx_std_pcfifo_full" value="0" />
  <parameter name="data_rate_bps" value="10000000000 bps" />
  <parameter name="pma_adapt_adp_dfe_fxtap_load" value="radp_dfe_fxtap_load_0" />
  <parameter
     name="pma_cdr_refclk_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="cdr_pll_set_cdr_v2i_enable" value="true" />
  <parameter
     name="hssi_rx_pcs_pma_interface_master_clk_sel"
     value="master_rx_pma_clk" />
  <parameter name="pma_cgb_input_select_gen3" value="unused" />
  <parameter name="pma_mode" value="basic" />
  <parameter name="hssi_8g_tx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="hssi_8g_rx_pcs_wa_rknumber_data" value="3" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="hssi_tx_pcs_pma_interface_uhsif_enable" value="uhsif_disable" />
  <parameter name="hssi_10g_rx_pcs_frmsync_pipeln" value="frmsync_pipeln_en" />
  <parameter name="enh_tx_bitslip_enable" value="0" />
  <parameter name="enable_port_rx_enh_fifo_pempty" value="0" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="1" />
  <parameter name="hssi_gen3_rx_pcs_block_sync_sm" value="disable_blk_sync_sm" />
  <parameter name="std_data_mask_count_multi" value="0" />
  <parameter name="hssi_8g_rx_pcs_tx_rx_parallel_loopback" value="dis_plpbk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter name="pma_tx_buf_uc_skew_cal_status" value="uc_skew_cal_notdone" />
  <parameter name="pma_rx_dfe_initial_settings" value="true" />
  <parameter name="pma_tx_buf_calibration_en" value="false" />
  <parameter name="pma_adapt_adp_frame_out_sel" value="radp_frame_out_sel_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock"
     value="uhsif_filt_stepsz_b4lock_2" />
  <parameter name="pma_rx_buf_bodybias_select" value="bodybias_sel1" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_rd" value="n_rd_empty" />
  <parameter name="display_std_rx_pld_pcs_width" value="10" />
  <parameter name="pma_rx_buf_pdb_rx" value="normal_rx_on" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_c_val" value="0" />
  <parameter name="set_enable_calibration" value="1" />
  <parameter name="pma_adapt_odi_start" value="rodi_start_0" />
  <parameter name="pma_tx_buf_xtx_path_datarate" value="1000000000 bps" />
  <parameter name="l_enable_rx_pcs_dir" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_optimal" value="true" />
  <parameter name="pma_rx_deser_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_dfe_sel_probe_tstmx" value="probe_tstmx_none" />
  <parameter name="pma_cgb_input_select_xn" value="unused" />
  <parameter name="hssi_10g_rx_pcs_crcchk_inv" value="crcchk_inv_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap_en" value="radp_dfe_fxtap_disable" />
  <parameter name="pma_adapt_adp_ctle_threshold" value="radp_ctle_threshold_0" />
  <parameter
     name="pma_adapt_adp_dfe_fxtap_hold_en"
     value="radp_dfe_fxtap_not_held" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_distribution"
     value="not_master_chnl_distr" />
  <parameter name="enable_hard_reset" value="0" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_sd" value="dis_eidle_sd" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="pma_tx_buf_compensation_driver_en" value="disable" />
  <parameter name="enable_transparent_pcs" value="0" />
  <parameter name="hssi_pipe_gen1_2_rx_pipe_enable" value="dis_pipe_rx" />
  <parameter name="pma_adapt_adp_dfe_fltap_load" value="radp_dfe_fltap_load_0" />
  <parameter name="enable_std" value="0" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal" value="uc_rx_dfe_cal_off" />
  <parameter name="pma_tx_buf_link" value="sr" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_bds_dec_asn"
     value="en_bds_dec_asn_clk_gating" />
  <parameter
     name="hssi_common_pcs_pma_interface_prot_mode"
     value="other_protocols" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_sw_fifowr"
     value="en_sw_fifowr_clk_gating" />
  <parameter name="cdr_pll_ltd_ltr_micro_controller_select" value="ltd_ltr_pcs" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx"
     value="disable" />
  <parameter name="std_tx_bitslip_enable" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_dw_tx" value="pma_32b_tx" />
  <parameter name="cdr_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="dbg_stat_soft_logic_enable" value="1" />
  <parameter name="hssi_10g_tx_pcs_bitslip_en" value="bitslip_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx"
     value="other_prot_mode" />
  <parameter name="hssi_10g_rx_pcs_rx_sh_location" value="msb" />
  <parameter name="hssi_common_pcs_pma_interface_cp_dwn_mstr" value="true" />
  <parameter name="hssi_8g_rx_pcs_wa_rgnumber_data" value="3" />
  <parameter name="cdr_pll_f_max_vco" value="9800000000 Hz" />
  <parameter name="hssi_8g_rx_pcs_rx_clk_free_running" value="en_rx_clk_free_run" />
  <parameter name="cdr_pll_n_counter_scratch" value="1" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_eios" value="dis_eidle_eios" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference2" value="dcc_ref2_3" />
  <parameter
     name="hssi_10g_tx_pcs_enc_64b66b_txsm_bypass"
     value="enc_64b66b_txsm_bypass_en" />
  <parameter name="hssi_krfec_rx_pcs_dv_start" value="with_blklock" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference1" value="dcc_ref1_3" />
  <parameter name="cdr_pll_f_min_gt_channel" value="8700000000 Hz" />
  <parameter name="hssi_common_pld_pcs_interface_hrdrstctrl_en" value="hrst_dis" />
  <parameter name="hssi_10g_tx_pcs_comp_cnt" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_distribution"
     value="not_master_chnl_distr" />
  <parameter name="pma_rx_deser_force_adaptation_outputs" value="normal_outputs" />
  <parameter name="enable_port_pipe_rx_polarity" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch3_src"
     value="cdr_clkin_scratch3_src_refclk_iqclk" />
  <parameter name="anlg_voltage" value="1_0V" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adapt_mode" value="manual" />
  <parameter name="std_rx_byterev_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_tx"
     value="ctrl_master_tx" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g12"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_cgb_input_select_x1" value="fpll_bot" />
  <parameter name="enable_port_rx_enh_fifo_insert" value="0" />
  <parameter name="hssi_10g_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_tx_pcs_pma_dw" value="ten_bit" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_sw_done" value="true" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_b_val" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_invalid_code_flag_only"
     value="dis_invalid_code_only" />
  <parameter name="pma_rx_dfe_sup_mode" value="user_mode" />
  <parameter name="cdr_refclk_select" value="0" />
  <parameter name="hssi_10g_rx_pcs_dec64b66b_clken" value="dec64b66b_clk_dis" />
  <parameter name="hssi_8g_tx_pcs_revloop_back_rm" value="dis_rev_loopback_rx_rm" />
  <parameter name="pma_tx_buf_res_cal_local" value="non_local" />
  <parameter name="enable_port_rx_is_lockedtoref" value="0" />
  <parameter name="enable_ports_rx_manual_cdr_mode" value="0" />
  <parameter name="l_enable_tx_std_iface" value="0" />
  <parameter name="enable_port_rx_signaldetect" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enable_ports_pipe_rx_elecidle" value="0" />
  <parameter name="anlg_tx_analog_mode" value="user_custom" />
  <parameter name="hssi_8g_rx_pcs_pipe_if_enable" value="dis_pipe_rx" />
  <parameter name="pma_tx_buf_xtx_path_analog_mode" value="user_custom" />
  <parameter name="enable_analog_resets" value="1" />
  <parameter name="hssi_10g_tx_pcs_fifo_reg_fast" value="fifo_reg_fast_dis" />
  <parameter name="hssi_10g_rx_pcs_dispchk_bypass" value="dispchk_bypass_en" />
  <parameter name="pma_rx_sd_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk1_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="device_revision" value="20nm3" />
  <parameter name="rx_pma_dfe_adaptation_mode" value="disabled" />
  <parameter name="l_enable_tx_std" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_tx_buf_xtx_path_datawidth" value="40" />
  <parameter name="duplex_mode" value="rx" />
  <parameter name="pma_rx_deser_pcie_gen" value="non_pcie" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_dw_rx" value="pma_40b_rx" />
  <parameter name="hssi_tx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_shared" value="0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_dec" value="fxtap_step_no_dec" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx"
     value="basic_mode_tx" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_position"
     value="radp_dfe_fltap_position_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz" value="0" />
  <parameter name="pma_cgb_scratch3_x1_clock_src" value="unused" />
  <parameter name="pma_rx_deser_datarate" value="10000000000 bps" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_dw_wa" value="en_dw_wa_clk_gating" />
  <parameter name="pma_rx_buf_xrx_path_initial_settings" value="true" />
  <parameter name="hssi_gen3_tx_pcs_tx_gbox_byp" value="bypass_gbox" />
  <parameter name="hssi_8g_rx_pcs_rate_match_del_thres" value="dis_rm_del_thres" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_full" value="full_default" />
  <parameter name="hssi_10g_tx_pcs_scrm_mode" value="async" />
  <parameter name="enable_simple_interface" value="1" />
  <parameter name="enable_port_rx_pma_qpipulldn" value="0" />
  <parameter name="anlg_tx_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="hssi_krfec_tx_pcs_transcode_err" value="trans_err_dis" />
  <parameter name="hssi_8g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_tx_pcs_tx_compliance_controlled_disparity"
     value="dis_txcompliance" />
  <parameter name="hssi_10g_tx_pcs_txfifo_empty" value="empty_default" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset_enable" value="false" />
  <parameter name="hssi_10g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_crcchk_pipeln" value="crcchk_pipeln_en" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="hssi_8g_tx_pcs_phfifo_write_clk_sel" value="pld_tx_clk" />
  <parameter name="enable_port_rx_enh_data_valid" value="0" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_encoder" value="en_8b10b_ibm" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx"
     value="disable" />
  <parameter name="pma_rx_odi_oc_sa_c180" value="0" />
  <parameter name="pma_tx_buf_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="cdr_pll_chgpmp_testmode" value="cp_test_disable" />
  <parameter
     name="hssi_pipe_gen3_rate_match_pad_insertion"
     value="dis_rm_fifo_pad_ins" />
  <parameter name="pcs_bonding_master" value="0" />
  <parameter name="datapath_select" value="Enhanced" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok"
     value="force_sig_ok" />
  <parameter name="cdr_pll_requires_gt_capable_channel" value="false" />
  <parameter name="pma_adapt_adp_odi_control_sel" value="radp_odi_control_sel_0" />
  <parameter name="enable_port_tx_analog_reset_ack" value="0" />
  <parameter name="enable_port_rx_enh_fifo_full" value="0" />
  <parameter name="enh_tx_randomdispbit_enable" value="0" />
  <parameter name="enh_rx_frmsync_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_clken" value="scrm_clk_dis" />
  <parameter name="hssi_krfec_tx_pcs_burst_err" value="burst_err_dis" />
  <parameter name="pma_adapt_adp_adapt_rstn" value="radp_adapt_rstn_1" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_odwidth" value="width_40" />
  <parameter name="pma_adapt_adp_dfe_fxtap_bypass" value="radp_dfe_fxtap_bypass_1" />
  <parameter name="enable_reset_sequence" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_rx_dfe_pdb_floattap" value="floattap_dfe_powerdown" />
  <parameter name="pma_adapt_adp_dfe_fxtap4_sgn" value="radp_dfe_fxtap4_sgn_0" />
  <parameter name="pma_tx_buf_duty_cycle_setting_aux" value="dcc2_t32" />
  <parameter name="hssi_8g_rx_pcs_wa_kchar" value="dis_kchar" />
  <parameter name="cdr_pll_set_cdr_vco_speed" value="3" />
  <parameter name="pma_rx_buf_cgm_bias_disable" value="cgmbias_en" />
  <parameter name="hssi_8g_rx_pcs_wa_pd" value="wa_pd_10" />
  <parameter name="hssi_10g_rx_pcs_gbexp_clken" value="gbexp_clk_en" />
  <parameter name="hssi_10g_tx_pcs_sop_mark" value="sop_mark_dis" />
  <parameter name="hssi_8g_tx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="pma_rx_odi_power_mode" value="mid_power" />
  <parameter name="pma_adapt_odi_spec_sel" value="rodi_spec_sel_0" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_10g_tx_pcs_stretch_num_stages" value="one_stage" />
  <parameter name="pma_rx_buf_power_mode_rx" value="mid_power" />
  <parameter name="enable_port_rx_std_rmfifo_full" value="0" />
  <parameter name="cdr_pll_atb_select_control" value="atb_off" />
  <parameter name="enable_port_rx_enh_fifo_align_clr" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_phfifo_flush_wait" value="0" />
  <parameter name="pma_rx_buf_bodybias_enable" value="bodybias_en" />
  <parameter name="hssi_gen3_rx_pcs_reverse_lpbk" value="rev_lpbk_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable"
     value="uhsif_dzt_disable" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_hold_en"
     value="radp_dfe_fltap_not_held" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock"
     value="knum_sh_cnt_postlock_10g" />
  <parameter name="enable_analog_settings" value="0" />
  <parameter name="pma_tx_buf_pm_speed_grade" value="e3" />
  <parameter name="pma_adapt_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_det" value="dis_fixed_patdet" />
  <parameter name="enable_port_krfec_rx_enh_frame" value="0" />
  <parameter name="rcfg_enable" value="1" />
  <parameter name="cdr_pll_cdr_powerdown_mode" value="power_up" />
  <parameter name="hssi_10g_tx_pcs_pld_if_type" value="fifo" />
  <parameter
     name="hssi_10g_tx_pcs_distup_bypass_pipeln"
     value="distup_bypass_pipeln_dis" />
  <parameter name="hssi_10g_rx_pcs_ber_clken" value="ber_clk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter name="enable_port_rx_is_lockedtodata" value="1" />
  <parameter name="pma_cgb_bitslip_enable" value="disable_bitslip" />
  <parameter name="pma_rx_buf_vccela_supply_voltage" value="vccela_1p1v" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pcie_switch" value="true" />
  <parameter name="pma_adapt_odi_mode" value="rodi_mode_0" />
  <parameter name="pma_rx_odi_prot_mode" value="basic_rx" />
  <parameter name="pma_adapt_adp_status_sel" value="radp_status_sel_0" />
  <parameter name="enable_port_tx_pma_qpipulldn" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_clken" value="descrm_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="number_physical_bonding_clocks" value="1" />
  <parameter name="pma_adapt_adp_vga_polarity" value="radp_vga_polarity_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value"
     value="0" />
  <parameter name="pma_cdr_refclk_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_port_tx_enh_frame_burst_en" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_static_polarity_inversion"
     value="tx_stat_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_10g_rx_pcs_pld_if_type" value="fifo" />
  <parameter name="cdr_pll_chgpmp_current_dn_pd" value="cp_current_pd_dn_setting3" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion"
     value="tx_dyn_polinv_dis" />
  <parameter name="enable_port_rx_pma_iqtxrx_clkout" value="0" />
  <parameter name="hssi_krfec_rx_pcs_err_mark_type" value="err_mark_10g" />
  <parameter name="enh_tx_frmgen_enable" value="0" />
  <parameter name="pma_rx_dfe_sel_fltapstep_inc" value="fltap_step_no_inc" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_scrm" value="enum_scrm_default" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_g3_prot_mode"
     value="disabled_prot_mode" />
  <parameter name="cdr_pll_chgpmp_replicate" value="false" />
  <parameter name="pma_rx_odi_oc_sa_c0" value="0" />
  <parameter name="enh_rxfifo_pfull" value="23" />
  <parameter name="anlg_enable_rx_default_ovr" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_test_out_sel" value="rx_test_out0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_hip_mode" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl"
     value="delay2_path0" />
  <parameter name="pma_rx_sd_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_vref_load" value="radp_vref_load_0" />
  <parameter name="enh_rx_bitslip_enable" value="0" />
  <parameter name="pma_rx_deser_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="pma_rx_buf_bypass_eqz_stages_234" value="bypass_off" />
  <parameter name="hssi_10g_rx_pcs_control_del" value="control_del_none" />
  <parameter name="enh_rxfifo_control_del" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_clk_sel" value="pld_rx_clk" />
  <parameter name="enable_ports_adaptation" value="0" />
  <parameter name="pma_tx_buf_power_rail_eht" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode" value="tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_buf_xrx_path_datawidth" value="40" />
  <parameter name="hssi_8g_rx_pcs_wa_sync_sm_ctrl" value="gige_sync_sm" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adp_mode" value="radp_mode_8" />
  <parameter name="pma_adapt_adp_bist_count_rstn" value="radp_bist_count_rstn_0" />
  <parameter name="display_std_tx_pld_pcs_width" value="10" />
  <parameter name="hssi_10g_tx_pcs_tx_sh_location" value="msb" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_spec_sign" value="radp_dfe_spec_sign_0" />
  <parameter name="hssi_10g_tx_pcs_test_mode" value="test_off" />
  <parameter name="cdr_pll_cdr_phaselock_mode" value="no_ignore_lock" />
  <parameter name="hssi_8g_rx_pcs_pad_or_edb_error_replace" value="replace_edb" />
  <parameter name="hssi_8g_tx_pcs_tx_fast_pld_reg" value="dis_tx_fast_pld_reg" />
  <parameter name="hssi_10g_rx_pcs_bitslip_mode" value="bitslip_dis" />
  <parameter name="hssi_10g_tx_pcs_low_latency_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap5_sgn" value="radp_dfe_fxtap5_sgn_0" />
  <parameter name="dbg_prbs_soft_logic_enable" value="0" />
  <parameter name="pma_tx_buf_xtx_path_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_prot_mode" value="basic_mode" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_dw_fifowr"
     value="en_dw_fifowr_clk_gating" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="hssi_8g_tx_pcs_dynamic_clk_switch" value="dis_dyn_clk_switch" />
  <parameter name="pma_rx_dfe_sel_oc_en" value="off_canc_disable" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="enable_port_rx_std_byterev_ena" value="0" />
  <parameter name="hssi_8g_tx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="enable_port_rx_std_signaldetect" value="0" />
  <parameter name="tx_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_adapt_adp_ctle_scale_en" value="radp_ctle_scale_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_pwr_scaling_clk"
     value="pma_tx_clk" />
  <parameter name="pma_adapt_sup_mode" value="user_mode" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_trans_dec" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap2_sgn" value="radp_dfe_fxtap2_sgn_0" />
  <parameter name="cdr_pll_pm_speed_grade" value="e3" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="hssi_krfec_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter name="hssi_10g_tx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="pma_adapt_adp_vref_polarity" value="radp_vref_polarity_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz"
     value="250000000" />
  <parameter name="pma_rx_dfe_dft_en" value="dft_disable" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk"
     value="en_sw_pc_wrclk_gating" />
  <parameter name="pma_tx_buf_term_code" value="rterm_code7" />
  <parameter name="hssi_8g_tx_pcs_force_kchar" value="dis_force_kchar" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="pma_tx_ser_ser_clk_divtx_user_sel" value="divtx_user_off" />
  <parameter name="pma_adapt_adp_dfe_cycle" value="radp_dfe_cycle_6" />
  <parameter name="pma_tx_buf_calibration_resistor_value" value="res_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_observation_in_pld_core"
     value="internal_sw_wa_clk" />
  <parameter name="hssi_8g_tx_pcs_txclk_freerun" value="en_freerun_tx" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="pma_rx_buf_xrx_path_optimal" value="true" />
  <parameter name="cdr_pll_lpd_counter" value="1" />
  <parameter name="pma_tx_ser_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx"
     value="teng_mode_rx" />
  <parameter name="hssi_8g_rx_pcs_rx_pcs_urst" value="en_rx_pcs_urst" />
  <parameter name="l_enable_rx_enh" value="1" />
  <parameter name="hssi_10g_rx_pcs_blksync_pipeln" value="blksync_pipeln_dis" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="std_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel"
     value="sel_sig_det" />
  <parameter name="pma_rx_buf_xrx_path_prot_mode" value="basic_rx" />
  <parameter name="enable_pcie_data_mask_option" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_mode" value="async" />
  <parameter name="cdr_pll_is_cascaded_pll" value="false" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enable_port_tx_pma_clkout" value="0" />
  <parameter name="hssi_gen3_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="cdr_pll_txpll_hclk_driver_enable" value="false" />
  <parameter
     name="cdr_pll_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="pma_adapt_initial_settings" value="true" />
  <parameter
     name="hssi_common_pcs_pma_interface_force_freqdet"
     value="force_freqdet_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx"
     value="disable" />
  <parameter
     name="pma_adapt_adp_bist_auxpath_en"
     value="radp_bist_auxpath_disable" />
  <parameter name="enable_port_rx_pma_clkslip" value="0" />
  <parameter name="pma_cgb_datarate" value="1000000000 bps" />
  <parameter name="enh_tx_polinv_enable" value="0" />
  <parameter name="cdr_pll_vco_freq" value="5000000000 Hz" />
  <parameter name="rx_pma_dfe_fixed_taps" value="3" />
  <parameter name="l_pcs_pma_width" value="40" />
  <parameter name="pma_cgb_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_rx_odi_silicon_rev" value="20nm5es" />
  <parameter name="hssi_pipe_gen1_2_prot_mode" value="disabled_prot_mode" />
  <parameter name="pma_rx_odi_initial_settings" value="true" />
  <parameter name="pma_tx_buf_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="enable_port_rx_seriallpbken_tx" value="0" />
  <parameter name="pma_adapt_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent_enable" value="false" />
  <parameter
     name="hssi_common_pcs_pma_interface_sigdet_wait_counter_multi"
     value="0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_a_val" value="0" />
  <parameter name="cdr_pll_vco_overrange_voltage" value="vco_overrange_off" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_native_a10" />
  <parameter name="rx_pma_ctle_adaptation_mode" value="manual" />
  <parameter name="cdr_pll_lpfd_counter" value="1" />
  <parameter
     name="hssi_rx_pcs_pma_interface_prot_mode_rx"
     value="teng_basic_mode_rx" />
  <parameter name="pma_adapt_datarate" value="10000000000 bps" />
  <parameter name="anlg_tx_slew_rate_ctrl" value="slew_r7" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent" value="0" />
  <parameter name="hssi_krfec_rx_pcs_parity_valid_num" value="4" />
  <parameter name="hssi_10g_tx_pcs_frmgen_burst" value="frmgen_burst_dis" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pyld_ins" value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_rxvalid_mask"
     value="rxvalid_mask_dis" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_num" value="0" />
  <parameter name="pma_rx_buf_eq_bw_sel" value="eq_bw_2" />
  <parameter name="hssi_8g_rx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="cdr_pll_m_counter" value="15" />
  <parameter name="cdr_pll_pd_fastlock_mode" value="false" />
  <parameter name="pma_adapt_adp_vga_en" value="radp_vga_disable" />
  <parameter name="enable_port_rx_std_bitslipboundarysel" value="0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_clken" value="frmsync_clk_dis" />
  <parameter name="pma_tx_buf_power_rail_et" value="1030" />
  <parameter name="hssi_10g_tx_pcs_crcgen_clken" value="crcgen_clk_dis" />
  <parameter name="pma_tx_buf_xtx_path_prot_mode" value="basic_tx" />
  <parameter name="pma_tx_buf_xtx_path_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_adapt_adp_lfeq_fb_sel" value="radp_lfeq_fb_sel_0" />
  <parameter name="cdr_pll_loopback_mode" value="loopback_disabled" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter name="enable_parallel_loopback" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_pwr_scaling_clk"
     value="pma_rx_clk" />
  <parameter name="hssi_pipe_gen1_2_rxdetect_bypass" value="dis_rxdetect_bypass" />
  <parameter name="pma_rx_odi_sup_mode" value="user_mode" />
  <parameter name="hssi_fifo_tx_pcs_prot_mode" value="teng_mode" />
  <parameter name="pma_adapt_adp_4s_ctle_bypass" value="radp_4s_ctle_bypass_1" />
  <parameter name="hssi_pipe_gen1_2_elec_idle_delay_val" value="0" />
  <parameter name="pma_rx_buf_offset_cancellation_fine" value="fine_setting_00" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value"
     value="0" />
  <parameter name="set_data_rate" value="10000.0" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_disp_ctrl" value="dis_disp_ctrl" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset" value="0" />
  <parameter name="hssi_krfec_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="enh_txfifo_mode" value="Phase compensation" />
  <parameter name="pma_adapt_adp_dfe_fxtap3_sgn" value="radp_dfe_fxtap3_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_phase_comp_rdptr" value="disable_rdptr" />
  <parameter name="cdr_pll_lf_ripple_cap" value="lf_no_ripple" />
  <parameter name="pma_adapt_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="dbg_odi_soft_logic_enable" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_num_fixed_pat" value="0" />
  <parameter name="hssi_10g_tx_pcs_tx_testbus_sel" value="tx_fifo_testbus1" />
  <parameter name="pma_adapt_adp_onetime_dfe" value="radp_onetime_dfe_0" />
  <parameter name="pma_rx_buf_iostandard" value="hssi_diffio" />
  <parameter name="pma_cgb_scratch1_x1_clock_src" value="unused" />
  <parameter name="pma_tx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_port_tx_enh_fifo_cnt" value="0" />
  <parameter name="hssi_8g_rx_pcs_rate_match" value="dis_rm" />
  <parameter name="l_std_tx_pld_pcs_width" value="10" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="enable_port_tx_enh_fifo_empty" value="0" />
  <parameter name="enable_port_tx_pma_elecidle" value="0" />
  <parameter name="enable_port_tx_polinv" value="0" />
  <parameter name="hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask" value="dis_rxvalid_mask" />
  <parameter name="hssi_pipe_gen1_2_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="hssi_fifo_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_output_sel"
     value="teng_output" />
  <parameter
     name="hssi_common_pcs_pma_interface_wait_pipe_synchronizing"
     value="0" />
  <parameter name="pma_adapt_adp_ctle_scale" value="radp_ctle_scale_0" />
  <parameter name="anlg_rx_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_krfec_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enh_tx_dispgen_enable" value="0" />
  <parameter name="enh_rx_krfec_err_mark_enable" value="0" />
  <parameter name="anlg_enable_tx_default_ovr" value="0" />
  <parameter name="pma_cgb_prot_mode" value="basic_tx" />
  <parameter name="pma_cdr_refclk_powerdown_mode" value="powerup" />
  <parameter name="hssi_tx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_test_mode" value="test_off" />
  <parameter name="hssi_10g_rx_pcs_prot_mode" value="basic_mode" />
  <parameter name="pma_rx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_split_interface" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_sel"
     value="teng_rx_dft_clk" />
  <parameter name="pcie_rate_match" value="Bypass" />
  <parameter name="enable_port_tx_pma_rxfound" value="0" />
  <parameter name="cdr_pll_fref_clklow_div" value="1" />
  <parameter name="pma_tx_buf_term_n_tune" value="rterm_n0" />
  <parameter
     name="cdr_pll_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="pma_tx_buf_duty_cycle_input_polarity" value="dcc_input_pos" />
  <parameter name="pma_tx_buf_rx_det_output_sel" value="rx_det_pcie_out" />
  <parameter name="cdr_pll_reverse_serial_loopback" value="no_loopback" />
  <parameter name="hssi_gen3_tx_pcs_tx_bitslip" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_syndrm" value="enable" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel" value="dis_tx_pipe_clk" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_uc_txvod_cal_status" value="uc_tx_vod_cal_notdone" />
  <parameter name="std_low_latency_bypass_enable" value="0" />
  <parameter name="enable_skp_ports" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_renumber_data" value="3" />
  <parameter name="pma_tx_buf_uc_vcc_setting" value="vcc_setting1" />
  <parameter name="enh_tx_krfec_burst_err_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_crcflag_pipeln" value="crcflag_pipeln_en" />
  <parameter name="cdr_pll_vco_underrange_voltage" value="vco_underange_off" />
  <parameter name="pma_adapt_rrx_pcie_eqz" value="rrx_pcie_eqz_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_pat" value="disable" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_error_replace_pad" value="replace_edb" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_descrm" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errcorrect" value="disable" />
  <parameter name="pma_adapt_odi_rstn" value="rodi_rstn_0" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="hssi_gen3_rx_pcs_lpbk_force" value="lpbk_frce_dis" />
  <parameter name="hssi_10g_tx_pcs_crcgen_bypass" value="crcgen_bypass_en" />
  <parameter name="validation_rule_select" value="" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx"
     value="pma_40b_rx" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo" value="bypass_rm_fifo" />
  <parameter name="pma_tx_buf_xtx_path_optimal" value="true" />
  <parameter
     name="cdr_pll_set_cdr_vco_speed_pciegen3"
     value="cdr_vco_max_speedbin_pciegen3" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="pma_rx_buf_rx_vga_oc_en" value="vga_cal_off" />
  <parameter name="hssi_8g_rx_pcs_wa_rosnumber_data" value="1" />
  <parameter name="l_std_tx_field_width" value="11" />
  <parameter name="cdr_pll_initial_settings" value="true" />
  <parameter name="pma_tx_ser_ser_clk_mon" value="disable_clk_mon" />
  <parameter name="pma_tx_buf_xtx_path_tx_pll_clk_hz" value="5000000000" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="pma_cdr_refclk_xmux_refclk_src" value="refclk_iqclk" />
  <parameter name="pma_rx_buf_lfeq_enable" value="non_lfeq_mode" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_txdetectrx" value="true" />
  <parameter name="enable_port_rx_enh_crc32_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_indv" value="indv_en" />
  <parameter name="hssi_10g_rx_pcs_wrfifo_clken" value="wrfifo_clk_en" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_c_val" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_ac_pwr_rules_en"
     value="disable" />
  <parameter
     name="rcfg_param_labels"
     value="VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Protocol support mode,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable parallel loopback,TX channel bonding mode,PCS TX channel bonding master,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_analog_reset_ack port,Enable tx_pma_clkout port,Enable tx_pma_div_clkout port,tx_pma_div_clkout division factor,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Enable tx_pma_qpipullup port (QPI),Enable tx_pma_qpipulldn port (QPI),Enable tx_pma_txdetectrx port (QPI),Enable tx_pma_rxfound port (QPI),Enable rx_seriallpbken port,Number of physical bonding clock ports to use.,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,CTLE mode,DFE mode,Number of fixed dfe taps,Enable adaptation control ports,Enable rx_analog_reset_ack port,Enable rx_pma_clkout port,Enable rx_pma_div_clkout port,rx_pma_div_clkout division factor,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_pma_qpipulldn port (QPI),Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable rx_fref and rx_clklow ports,Enable rx_signaldetect port,Enable rx_seriallpbken port,Enable PRBS verifier control and status ports,Standard PCS / PMA interface width,Enable &apos;Standard PCS&apos; low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,TX FIFO mode,RX FIFO mode,Enable tx_std_pcfifo_full port,Enable tx_std_pcfifo_empty port,Enable rx_std_pcfifo_full port,Enable rx_std_pcfifo_empty port,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enable PCIe Gen 3 analog control ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_rx_polarity port,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable &apos;Enhanced PCS&apos; low latency mode,Enable RX/TX FIFO double width mode,TX FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_enh_fifo_full port,Enable tx_enh_fifo_pfull port,Enable tx_enh_fifo_empty port,Enable tx_enh_fifo_pempty port,Enable tx_enh_fifo_cnt port,RX FIFO mode,RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_enh_data_valid port,Enable rx_enh_fifo_full port,Enable rx_enh_fifo_pfull port,Enable rx_enh_fifo_empty port,Enable rx_enh_fifo_pempty port,Enable rx_enh_fifo_cnt port,Enable rx_enh_fifo_del port (10GBASE-R),Enable rx_enh_fifo_insert port (10GBASE-R),Enable rx_enh_fifo_rd_en port,Enable rx_enh_fifo_align_val port (Interlaken),Enable rx_enh_fifo_align_clr port (Interlaken),Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R &amp; FEC),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Include PMA analog settings in configuration files,Analog Mode (Altera-recommended Default Setting Rules),Override Altera-recommended Analog Mode Default Settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis Second Pre-Tap Polarity,Pre-Emphasis Second Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Pre-Emphasis Second Post-Tap Polarity,Pre-Emphasis Second Post-Tap Magnitude,Slew Rate Control,High-Speed Compensation,On-Chip Termination,Override Altera-recommended Default Settings,CTLE (Continuous Time Linear Equalizer) mode,DC Gain Control of High Gain Mode CTLE,AC Gain Control of High Gain Mode CTLE,AC Gain Control of High Data Rate Mode CTLE,Variable Gain Amplifier (VGA) Voltage Swing Select,Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient,On-Chip Termination" />
  <parameter name="pma_rx_deser_deser_powerdown" value="deser_power_up" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="disable" />
  <parameter name="pma_cgb_cgb_power_down" value="normal_cgb" />
  <parameter name="pma_tx_ser_clk_divtx_deskew" value="deskew_delay8" />
  <parameter name="pma_rx_buf_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_dfe_fltap_bypass" value="radp_dfe_fltap_bypass_1" />
  <parameter name="hssi_8g_rx_pcs_byte_deserializer" value="dis_bds" />
  <parameter name="hssi_8g_rx_pcs_gen3_tx_clk_sel" value="tx_pma_clk" />
  <parameter name="std_tx_byterev_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_empty_thres"
     value="dis_rm_empty_thres" />
  <parameter name="hssi_gen3_rx_pcs_rx_b4gb_par_lpbk" value="b4gb_par_lpbk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_early_eios" value="true" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx"
     value="pma_32b_tx" />
  <parameter name="enable_port_rx_enh_highber" value="0" />
  <parameter name="enh_tx_krfec_burst_err_len" value="1" />
  <parameter name="pma_cgb_observe_cgb_clocks" value="observe_nothing" />
  <parameter name="enh_rx_crcchk_enable" value="0" />
  <parameter name="l_split_iface" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_knum_sync" value="knum_sync_default" />
  <parameter name="pma_tx_buf_jtag_drv_sel" value="drv1" />
  <parameter name="hssi_10g_tx_pcs_wrfifo_clken" value="wrfifo_clk_en" />
  <parameter name="l_enable_rx_enh_iface" value="1" />
  <parameter name="hssi_tx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="anlg_rx_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="pma_tx_buf_tri_driver" value="tri_driver_disable" />
  <parameter name="enable_port_tx_enh_bitslip" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_bypass" value="descrm_bypass_en" />
  <parameter name="cdr_pll_position" value="position_unknown" />
  <parameter name="pma_rx_deser_clkdivrx_user_mode" value="clkdivrx_user_disabled" />
  <parameter name="hssi_10g_tx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="pma_tx_buf_link_tx" value="sr" />
  <parameter name="cdr_pll_fb_select" value="direct_fb" />
  <parameter name="pma_tx_buf_vreg_output" value="vccdreg_nominal" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx"
     value="disable" />
  <parameter name="pma_rx_buf_xrx_path_uc_cal_enable" value="rx_cal_off" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="hssi_10g_rx_pcs_align_del" value="align_del_dis" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_idwidth" value="width_40" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_rd"
     value="en_dw_rm_rdclk_gating" />
  <parameter name="hssi_krfec_rx_pcs_bypass_gb" value="bypass_dis" />
  <parameter name="hssi_10g_rx_pcs_crcchk_clken" value="crcchk_clk_dis" />
  <parameter name="enh_tx_scram_enable" value="0" />
  <parameter name="l_protocol_mode" value="basic_enh" />
  <parameter name="cdr_pll_set_cdr_input_freq_range" value="0" />
  <parameter name="pma_tx_buf_rx_det_pdb" value="rx_det_off" />
  <parameter name="enh_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_common_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_rx_buf_initial_settings" value="true" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en"
     value="disable" />
  <parameter name="pma_rx_buf_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="std_rx_rmfifo_pattern_n" value="0" />
  <parameter name="std_rx_rmfifo_pattern_p" value="0" />
  <parameter name="hssi_10g_tx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_8g_rx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="hssi_8g_tx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_10g_rx_pcs_descrm_pipeln" value="enable" />
  <parameter name="pma_cgb_pcie_gen3_bitwidth" value="pciegen3_wide" />
  <parameter name="pma_rx_odi_v_vert_sel" value="plus" />
  <parameter name="hssi_krfec_rx_pcs_blksync_cor_en" value="detect" />
  <parameter name="hssi_10g_tx_pcs_master_clk_sel" value="master_tx_pma_clk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock"
     value="uhsif_filt_cntthr_b4lock_8" />
  <parameter name="disable_continuous_dfe" value="false" />
  <parameter name="hssi_common_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="rcfg_params"
     value="anlg_voltage,anlg_link,support_mode,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_parallel_loopback,bonded_mode,set_pcs_bonding_master,tx_pma_clk_div,plls,pll_select,enable_port_tx_analog_reset_ack,enable_port_tx_pma_clkout,enable_port_tx_pma_div_clkout,tx_pma_div_clkout_divider,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,enable_port_tx_pma_rxfound,enable_port_rx_seriallpbken_tx,number_physical_bonding_clocks,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,rx_pma_ctle_adaptation_mode,rx_pma_dfe_adaptation_mode,rx_pma_dfe_fixed_taps,enable_ports_adaptation,enable_port_rx_analog_reset_ack,enable_port_rx_pma_clkout,enable_port_rx_pma_div_clkout,rx_pma_div_clkout_divider,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_pma_qpipulldn,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_manual_ppm,enable_port_rx_signaldetect,enable_port_rx_seriallpbken,enable_ports_rx_prbs,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,std_tx_pcfifo_mode,std_rx_pcfifo_mode,enable_port_tx_std_pcfifo_full,enable_port_tx_std_pcfifo_empty,enable_port_rx_std_pcfifo_full,enable_port_rx_std_pcfifo_empty,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_hclk,enable_ports_pipe_g3_analog,enable_ports_pipe_rx_elecidle,enable_port_pipe_rx_polarity,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_rxtxfifo_double_width,enh_txfifo_mode,enh_txfifo_pfull,enh_txfifo_pempty,enable_port_tx_enh_fifo_full,enable_port_tx_enh_fifo_pfull,enable_port_tx_enh_fifo_empty,enable_port_tx_enh_fifo_pempty,enable_port_tx_enh_fifo_cnt,enh_rxfifo_mode,enh_rxfifo_pfull,enh_rxfifo_pempty,enh_rxfifo_align_del,enh_rxfifo_control_del,enable_port_rx_enh_data_valid,enable_port_rx_enh_fifo_full,enable_port_rx_enh_fifo_pfull,enable_port_rx_enh_fifo_empty,enable_port_rx_enh_fifo_pempty,enable_port_rx_enh_fifo_cnt,enable_port_rx_enh_fifo_del,enable_port_rx_enh_fifo_insert,enable_port_rx_enh_fifo_rd_en,enable_port_rx_enh_fifo_align_val,enable_port_rx_enh_fifo_align_clr,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_analog_settings,anlg_tx_analog_mode,anlg_enable_tx_default_ovr,anlg_tx_vod_output_swing_ctrl,anlg_tx_pre_emp_sign_pre_tap_1t,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,anlg_tx_pre_emp_sign_pre_tap_2t,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,anlg_tx_pre_emp_sign_1st_post_tap,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,anlg_tx_pre_emp_sign_2nd_post_tap,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,anlg_tx_slew_rate_ctrl,anlg_tx_compensation_en,anlg_tx_term_sel,anlg_enable_rx_default_ovr,anlg_rx_one_stage_enable,anlg_rx_eq_dc_gain_trim,anlg_rx_adp_ctle_acgain_4s,anlg_rx_adp_ctle_eqz_1s_sel,anlg_rx_adp_vga_sel,anlg_rx_adp_dfe_fxtap1,anlg_rx_adp_dfe_fxtap2,anlg_rx_adp_dfe_fxtap3,anlg_rx_adp_dfe_fxtap4,anlg_rx_adp_dfe_fxtap5,anlg_rx_adp_dfe_fxtap6,anlg_rx_adp_dfe_fxtap7,anlg_rx_adp_dfe_fxtap8,anlg_rx_adp_dfe_fxtap9,anlg_rx_adp_dfe_fxtap10,anlg_rx_adp_dfe_fxtap11,anlg_rx_term_sel" />
  <parameter name="hssi_pipe_gen3_mode" value="disable_pcs" />
  <parameter name="std_rx_byte_deser_mode" value="Disabled" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="pma_adapt_adp_dfe_bw" value="radp_dfe_bw_3" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="pma_tx_buf_swing_level" value="lv" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="cdr_pll_power_mode" value="mid_power" />
  <parameter name="pma_rx_buf_cdrclk_to_cgb" value="cdrclk_2cgb_dis" />
  <parameter
     name="hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass"
     value="dec_64b66b_rxsm_bypass_en" />
  <parameter name="hssi_10g_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enable_port_tx_std_bitslipboundarysel" value="0" />
  <parameter name="pma_rx_deser_sdclk_enable" value="false" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="l_pll_settings_key" value="333.333333" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control"
     value="uhsif_dft_dz_det_val_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion"
     value="rx_dyn_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_inclk4_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="pma_cgb_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="enable_port_rx_seriallpbken" value="0" />
  <parameter name="pma_rx_buf_datarate" value="10000000000 bps" />
  <parameter name="pma_rx_dfe_oc_sa_d1c0" value="0" />
  <parameter name="hssi_8g_rx_pcs_sup_mode" value="user_mode" />
  <parameter
     name="hssi_krfec_tx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_loop_filter_bias_select" value="lpflt_bias_7" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_sync" value="enum_sync_default" />
  <parameter name="enable_pcs_dir" value="0" />
  <parameter name="l_anlg_tx_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter name="pma_adapt_adp_bist_odi_dfe_sel" value="radp_bist_odi_dfe_sel_0" />
  <parameter name="pma_tx_buf_xtx_path_pma_tx_divclk_hz" value="50000000" />
  <parameter name="hssi_krfec_tx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz"
     value="0" />
  <parameter name="pma_adapt_adp_vref_en" value="radp_vref_disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="enable_port_rx_enh_bitslip" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value"
     value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="pma_rx_buf_rx_atb_select" value="atb_disable" />
  <parameter name="enable_port_tx_pma_qpipullup" value="0" />
  <parameter name="hssi_10g_rx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="plls" value="1" />
  <parameter name="adme_data_rate" value="10000000000" />
  <parameter
     name="hssi_common_pld_pcs_interface_pcs_testbus_block_sel"
     value="pma_if" />
  <parameter name="pma_adapt_adp_1s_ctle_bypass" value="radp_1s_ctle_bypass_1" />
  <parameter name="hssi_10g_tx_pcs_frmgen_clken" value="frmgen_clk_dis" />
  <parameter name="cdr_pll_iqclk_mux_sel" value="power_down" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_compensation"
     value="dis_compensation" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="enable_pcie_dfe_ip" value="false" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_10g_rx_pcs_phcomp_rd_del" value="phcomp_rd_del3" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g12" value="0" />
  <parameter name="pma_rx_buf_xrx_path_pma_rx_divclk_hz" value="250000000" />
  <parameter name="hssi_gen3_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="pma_cdr_refclk_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_compensation"
     value="dis_compensation" />
  <parameter name="pma_rx_sd_sd_pdb" value="sd_off" />
  <parameter
     name="hssi_8g_tx_pcs_clock_observation_in_pld_core"
     value="internal_refclk_b" />
  <parameter name="hssi_10g_rx_pcs_stretch_num_stages" value="one_stage" />
  <parameter name="hssi_8g_tx_pcs_txpcs_urst" value="en_txpcs_urst" />
  <parameter name="l_rcfg_datapath_message" value="0" />
  <parameter name="pma_tx_ser_control_clk_divtx" value="no_dft_control_clkdivtx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_pipe_gen3_sup_mode" value="user_mode" />
  <parameter
     name="hssi_8g_rx_pcs_force_signal_detect"
     value="en_force_signal_detect" />
  <parameter name="pma_rx_dfe_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx"
     value="disable" />
  <parameter name="hssi_8g_tx_pcs_refclk_b_clk_sel" value="tx_pma_clock" />
  <parameter name="hssi_rx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_b_val" value="0" />
  <parameter name="enable_port_rx_pma_div_clkout" value="0" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="l_tx_pld_pcs_width" value="40" />
  <parameter name="hssi_8g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="pma_rx_sd_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_rx_pcs_phase_compensation_fifo" value="low_latency" />
  <parameter
     name="pma_adapt_adp_ctle_sweep_direction"
     value="radp_ctle_sweep_direction_1" />
  <parameter name="hssi_10g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter
     name="pma_tx_buf_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="std_rx_bitrev_enable" value="0" />
  <parameter name="hssi_krfec_tx_pcs_burst_err_len" value="burst_err_len1" />
  <parameter name="hssi_10g_rx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_rx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_det_buckets"
     value="ppm_300_100_bucket" />
  <parameter name="enable_enh" value="1" />
  <parameter name="pma_rx_odi_clk_dcd_bypass" value="no_bypass" />
  <parameter name="hssi_gen3_tx_pcs_mode" value="disable_pcs" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz"
     value="250000000" />
  <parameter name="pma_rx_buf_act_isource_disable" value="isrc_en" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_p" value="0" />
  <parameter name="hssi_10g_rx_pcs_fast_path" value="fast_path_en" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_cycle_window"
     value="radp_ctle_adapt_cycle_window_7" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_n" value="sa_os_cal_in_0" />
  <parameter name="enable_port_rx_pma_clkout" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter
     name="hssi_rx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="l_enable_reve_support" value="0" />
  <parameter name="pma_rx_buf_xrx_path_analog_mode" value="user_custom" />
  <parameter
     name="hssi_10g_tx_pcs_fifo_double_write"
     value="fifo_double_write_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_cnt_rst"
     value="ppm_cnt_rst_dis" />
  <parameter name="pma_rx_buf_vga_bandwidth_select" value="vga_bw_1" />
  <parameter name="pma_speedgrade" value="e3" />
  <parameter name="pma_rx_buf_power_rail_eht" value="0" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="cdr_pll_clklow_mux_select" value="clklow_mux_cdr_fbclk" />
  <parameter name="pma_rx_dfe_pdb_fxtap4t7" value="fxtap4t7_powerdown" />
  <parameter name="hssi_8g_rx_pcs_sync_sm_idle_eios" value="dis_syncsm_idle" />
  <parameter name="pma_rx_deser_deser_factor" value="40" />
  <parameter
     name="hssi_common_pcs_pma_interface_ctrl_plane_bonding"
     value="individual" />
  <parameter name="pma_adapt_adp_vref_bypass" value="radp_vref_bypass_1" />
  <parameter name="pma_rx_buf_xrx_path_jtag_hys" value="hys_increase_disable" />
  <parameter name="cdr_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hip_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap9_sgn" value="radp_dfe_fxtap9_sgn_0" />
  <parameter name="hssi_tx_pld_pcs_interface_pcs_tx_clk_source" value="teng" />
  <parameter
     name="pma_adapt_adp_bist_datapath_en"
     value="radp_bist_datapath_disable" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_iei" value="dis_eidle_iei" />
  <parameter name="std_tx_8b10b_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_start_thres"
     value="dis_rm_start_thres" />
  <parameter name="pma_adapt_odi_dfe_spec_en" value="rodi_dfe_spec_en_0" />
  <parameter name="hssi_8g_rx_pcs_ibm_invalid_code" value="dis_ibm_invalid_code" />
  <parameter name="enable_port_tx_enh_fifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel"
     value="one_ff_delay" />
  <parameter name="cdr_pll_diag_loopback_enable" value="false" />
  <parameter name="hssi_tx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="cdr_pll_f_min_pfd" value="50000000 Hz" />
  <parameter name="pma_adapt_adp_vref_vga_level" value="radp_vref_vga_level_13" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_e_val" value="0" />
  <parameter name="pma_rx_buf_xrx_path_datarate" value="10000000000 bps" />
  <parameter name="anlg_tx_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="pma_adapt_adp_dfe_fxtap6_sgn" value="radp_dfe_fxtap6_sgn_0" />
  <parameter name="std_pcs_pma_width" value="10" />
  <parameter name="pma_rx_buf_xrx_path_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="pma_tx_buf_cdr_cp_calibration_en" value="cdr_cp_cal_disable" />
  <parameter name="cdr_pll_lf_resistor_pfd" value="lf_pfd_setting2" />
  <parameter name="pma_rx_buf_pm_tx_rx_cvp_mode" value="cvp_off" />
  <parameter
     name="hssi_krfec_rx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_empty" value="empty_default" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal_status" value="uc_rx_dfe_cal_notdone" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_loc" value="disable" />
  <parameter name="pma_tx_buf_uc_dcd_cal" value="uc_dcd_cal_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter name="hssi_common_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rx_clk2" value="rcvd_clk_clk2" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="pma_adapt_adp_vref_bw" value="radp_vref_bw_1" />
  <parameter name="cdr_pll_set_cdr_vco_speed_fix" value="60" />
  <parameter name="hssi_10g_tx_pcs_frmgen_mfrm_length" value="2048" />
  <parameter name="pma_rx_buf_input_vcm_sel" value="high_vcm" />
  <parameter name="hssi_rx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="enable_ports_pipe_sw" value="0" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="hssi_8g_rx_pcs_eightb_tenb_decoder" value="en_8b10b_ibm" />
  <parameter name="hssi_10g_rx_pcs_blksync_bypass" value="blksync_bypass_en" />
  <parameter name="pma_rx_sd_prot_mode" value="basic_rx" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pfull" value="10" />
  <parameter name="l_std_tx_word_width" value="10" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_idwidth" value="width_32" />
  <parameter name="set_pcs_bonding_master" value="Auto" />
  <parameter name="pma_adapt_adp_vref_dfe_spec_en" value="radp_vref_dfe_spec_en_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx" value="fifo_rx" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_pipeln" value="tx_sm_pipeln_en" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="pma_cgb_xn_clock_source_sel" value="sel_xn_up" />
  <parameter name="enable_port_rx_enh_fifo_empty" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx"
     value="teng_basic_mode_tx" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mask" value="prbsmask128" />
  <parameter name="hssi_common_pcs_pma_interface_ppm_gen1_2_cnt" value="cnt_32k" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_cp_cal"
     value="dcd_cp_cal_disable" />
  <parameter name="enh_rxfifo_pempty" value="2" />
  <parameter name="enable_physical_bonding_clocks" value="0" />
  <parameter name="pma_tx_buf_datarate" value="1000000000 bps" />
  <parameter name="enable_ports_rx_manual_ppm" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_rx_deser_rst_n_adapt_odi" value="no_rst_adapt_odi" />
  <parameter name="anlg_rx_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="hssi_krfec_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="anlg_rx_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="cdr_pll_disable_up_dn" value="true" />
  <parameter name="anlg_rx_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_d_val" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="hssi_krfec_rx_pcs_error_marking_en" value="err_mark_dis" />
  <parameter name="hssi_krfec_tx_pcs_tx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_crcchk_bypass" value="crcchk_bypass_en" />
  <parameter name="pma_adapt_adp_ctle_adapt_bw" value="radp_ctle_adapt_bw_3" />
  <parameter name="set_user_identifier" value="1" />
  <parameter name="hssi_rx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="pma_tx_ser_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_tx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_8g_rx_pcs_rx_wr_clk" value="rx_clk2_div_1_2_4" />
  <parameter name="cdr_pll_enable_idle_rx_channel_support" value="false" />
  <parameter name="rx_enable" value="1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_xtx_path_calibration_en" value="false" />
  <parameter name="enable_port_rx_enh_fifo_del" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="hssi_10g_rx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="cdr_pll_reference_clock_frequency" value="333333333 hz" />
  <parameter name="cdr_pll_f_max_cmu_out_freq" value="1" />
  <parameter name="enh_rx_krfec_err_mark_type" value="10G" />
  <parameter name="hssi_common_pcs_pma_interface_ppmsel" value="ppmsel_1000" />
  <parameter name="hssi_10g_tx_pcs_gbred_clken" value="gbred_clk_en" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_fastpath" value="fastpath_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap8_sgn" value="radp_dfe_fxtap8_sgn_0" />
  <parameter name="hssi_8g_rx_pcs_wait_cnt" value="0" />
  <parameter name="std_rx_word_aligner_rvnumber" value="0" />
  <parameter name="cdr_pll_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="hssi_10g_tx_pcs_dv_bond" value="dv_bond_dis" />
  <parameter name="hssi_8g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_blksync_clken" value="blksync_clk_dis" />
  <parameter name="hssi_10g_rx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter name="hssi_10g_rx_pcs_rx_signal_ok_sel" value="synchronized_ver" />
  <parameter name="cdr_pll_uc_ro_cal_status" value="uc_ro_cal_notdone" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_gearbox" value="enable" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter name="cdr_pll_f_min_ref" value="50000000 Hz" />
  <parameter name="pma_cgb_tx_ucontrol_pcie" value="gen1" />
  <parameter name="enh_low_latency_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_reconfig_settings" value="{}" />
  <parameter name="enh_tx_crcerr_enable" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_lpbk_en" value="lpbk_dis" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g3" value="0" />
  <parameter name="hssi_krfec_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_rand_clken" value="rand_clk_dis" />
  <parameter name="pcs_speedgrade" value="e3" />
  <parameter name="pma_adapt_adp_dfe_fxtap7_sgn" value="radp_dfe_fxtap7_sgn_0" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="std_tx_bitrev_enable" value="0" />
  <parameter name="cdr_pll_chgpmp_current_pd" value="cp_current_pd_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_cdr_eidle"
     value="en_cdr_eidle_clk_gating" />
  <parameter name="pma_adapt_adp_vref_cycle" value="radp_vref_cycle_6" />
  <parameter name="hssi_gen3_tx_pcs_reverse_lpbk" value="rev_lpbk_dis" />
  <parameter name="pma_cgb_dprio_cgb_vreg_boost" value="no_voltage_boost" />
  <parameter name="pma_rx_dfe_atb_select" value="atb_disable" />
  <parameter name="pma_rx_dfe_power_mode" value="mid_power" />
  <parameter name="cdr_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_clk_sel" value="dis_tx_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="pma_rx_deser_clkdiv_source" value="vco_bypass_normal" />
  <parameter name="hssi_8g_rx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="std_tx_polinv_enable" value="0" />
  <parameter name="hssi_fifo_tx_pcs_double_write_mode" value="double_write_dis" />
  <parameter name="cdr_pll_chgpmp_current_pfd" value="cp_current_pfd_setting2" />
  <parameter
     name="hssi_gen3_rx_pcs_rx_ins_del_one_skip"
     value="ins_del_one_skip_dis" />
  <parameter name="hssi_10g_rx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="hssi_common_pcs_pma_interface_pc_rst_counter" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk"
     value="en_dw_pc_wrclk_gating" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx"
     value="basic_mode_rx" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value"
     value="0" />
  <parameter name="pma_tx_buf_slew_rate_ctrl" value="slew_r3" />
  <parameter name="enable_port_rx_std_pcfifo_empty" value="0" />
  <parameter name="pma_rx_buf_vcm_current_add" value="vcm_current_default" />
  <parameter name="cdr_pll_chgpmp_current_up_pd" value="cp_current_pd_up_setting3" />
  <parameter
     name="pma_adapt_adp_ctle_vref_polarity"
     value="radp_ctle_vref_polarity_0" />
  <parameter name="std_rx_8b10b_enable" value="0" />
  <parameter name="enable_port_rx_enh_frame_diag_status" value="0" />
  <parameter name="pma_cdr_refclk_xpm_iqref_mux_iqclk_sel" value="power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enh_pld_pcs_width" value="40" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter
     name="cdr_pll_chgpmp_dn_pd_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_8g_rx_pcs_auto_error_replacement" value="dis_err_replace" />
  <parameter
     name="hssi_rx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_tx_buf_prot_mode" value="basic_tx" />
  <parameter name="enable_port_rx_analog_reset_ack" value="0" />
  <parameter
     name="hssi_10g_rx_pcs_ber_bit_err_total_cnt"
     value="bit_err_total_cnt_10g" />
  <parameter name="pma_tx_buf_duty_cycle_cp_comp_en" value="cp_comp_off" />
  <parameter name="pma_tx_buf_initial_settings" value="true" />
  <parameter name="enable_hip" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_cdr_control" value="dis_cdr_ctrl" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_d_val" value="0" />
  <parameter name="cdr_pll_f_max_m_counter" value="1" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_sw_wa" value="en_sw_wa_clk_gating" />
  <parameter name="cdr_pll_tx_pll_prot_mode" value="txpll_unused" />
  <parameter
     name="pma_tx_buf_chgpmp_dn_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_tx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter name="enable_port_rx_enh_highber_clr_cnt" value="0" />
  <parameter name="hssi_krfec_tx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_polarity" value="dont_care_both_pol" />
  <parameter name="hssi_8g_rx_pcs_wa_boundary_lock_ctrl" value="sync_sm" />
  <parameter
     name="pma_adapt_adp_control_mux_bypass"
     value="radp_control_mux_bypass_0" />
  <parameter name="enh_txfifo_pfull" value="11" />
  <parameter name="pma_tx_buf_user_fir_coeff_ctrl_sel" value="ram_ctl" />
  <parameter
     name="pma_adapt_adp_ctle_force_spec_sign"
     value="radp_ctle_force_spec_sign_0" />
  <parameter name="pma_adapt_adp_frame_capture" value="radp_frame_capture_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz" value="0" />
  <parameter name="hssi_pipe_gen1_2_hip_mode" value="dis_hip" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pempty" value="2" />
  <parameter name="hssi_8g_tx_pcs_force_echar" value="dis_force_echar" />
  <parameter
     name="hssi_pipe_gen1_2_pipe_byte_de_serializer_en"
     value="dont_care_bds" />
  <parameter
     name="pma_tx_buf_chgpmp_up_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_tx_buf_optimal" value="true" />
  <parameter name="pma_adapt_adp_vref_sel" value="radp_vref_sel_21" />
  <parameter name="pma_adapt_adp_frame_odi_sel" value="radp_frame_odi_sel_0" />
  <parameter name="enable_port_tx_enh_frame_diag_status" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_odi_phase_steps_64_vs_128" value="phase_steps_64" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel"
     value="teng_clk_out" />
  <parameter
     name="pma_tx_buf_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="cdr_pll_bw_sel" value="medium" />
  <parameter name="device" value="10AS048H3F34E2SG" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel"
     value="teng_clk_out" />
  <parameter name="enh_tx_frmgen_mfrm_length" value="2048" />
  <parameter name="hssi_10g_rx_pcs_rd_clk_sel" value="rd_rx_pld_clk" />
  <parameter
     name="hssi_common_pcs_pma_interface_ph_fifo_reg_mode"
     value="phfifo_reg_mode_dis" />
  <parameter name="hssi_8g_rx_pcs_prot_mode" value="disabled_prot_mode" />
  <parameter name="hssi_10g_rx_pcs_master_clk_sel" value="master_rx_pma_clk" />
  <parameter name="pma_tx_buf_dft_sel" value="dft_disabled" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl"
     value="delay1_path0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_clken" value="dispgen_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_sqwgen_clken" value="sqwgen_clk_dis" />
  <parameter name="pma_adapt_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp"
     value="true" />
  <parameter name="hssi_common_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="pma_rx_dfe_sel_fltapstep_dec" value="fltap_step_no_dec" />
  <parameter
     name="hssi_8g_rx_pcs_wa_det_latency_sync_status_beh"
     value="dont_care_assert_sync" />
  <parameter
     name="pma_rx_buf_offset_cancellation_coarse"
     value="coarse_setting_00" />
  <parameter name="hssi_10g_tx_pcs_dispgen_bypass" value="dispgen_bypass_en" />
  <parameter name="set_cdr_refclk_freq" value="333.333333" />
  <parameter name="hssi_gen3_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_dispgen_pipeln" value="dispgen_pipeln_dis" />
  <parameter name="set_capability_reg_enable" value="1" />
  <parameter name="hssi_8g_rx_pcs_test_bus_sel" value="tx_testbus" />
  <parameter name="pma_tx_buf_xtx_path_gt_enabled" value="disable" />
  <parameter
     name="pma_adapt_adp_dfe_force_spec_sign"
     value="radp_dfe_force_spec_sign_0" />
  <parameter name="hssi_common_pcs_pma_interface_pma_done_counter" value="0" />
  <parameter name="set_csr_soft_logic_enable" value="1" />
  <parameter name="hssi_krfec_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_iface_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_fiford" value="en_fiford_clk_gating" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen" value="non_pcie" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_cnt" value="1" />
  <parameter name="pma_rx_deser_optimal" value="true" />
  <parameter name="hssi_gen3_rx_pcs_block_sync" value="bypass_block_sync" />
  <parameter name="anlg_rx_term_sel" value="r_r1" />
  <parameter name="pma_adapt_adp_frame_en" value="radp_frame_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_g3_prot_mode"
     value="disabled_prot_mode" />
  <parameter name="std_rx_word_aligner_rgnumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode" value="rx" />
  <parameter name="hssi_fifo_rx_pcs_double_read_mode" value="double_read_dis" />
  <parameter name="hssi_10g_tx_pcs_gb_pipeln_bypass" value="disable" />
  <parameter name="pma_adapt_adp_dfe_mode" value="radp_dfe_mode_4" />
  <parameter name="hssi_krfec_rx_pcs_low_latency_en" value="disable" />
  <parameter name="rx_ppm_detect_threshold" value="1000" />
  <parameter
     name="hssi_common_pcs_pma_interface_free_run_clk_enable"
     value="false" />
  <parameter name="hssi_10g_rx_pcs_fifo_double_read" value="fifo_double_read_dis" />
  <parameter name="hssi_10g_rx_pcs_dft_clk_out_sel" value="rx_master_clk" />
  <parameter
     name="hssi_10g_tx_pcs_distdwn_bypass_pipeln"
     value="distdwn_bypass_pipeln_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh"
     value="uhsif_dzt_cnt_thr_2" />
  <parameter name="bonded_mode" value="not_bonded" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_type" value="bitslip_comb" />
  <parameter name="hssi_8g_rx_pcs_gen3_rx_clk_sel" value="rcvd_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_hiber" value="rx_sm_hiber_en" />
  <parameter name="pma_rx_dfe_oc_sa_c270" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_rd"
     value="en_sw_rm_rdclk_gating" />
  <parameter name="pma_cgb_bonding_reset_enable" value="disallow_bonding_reset" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx"
     value="teng_pld_fifo_mode_tx" />
  <parameter name="pma_adapt_adp_bist_spec_en" value="radp_bist_spec_en_0" />
  <parameter name="enable_calibration" value="1" />
  <parameter name="enable_port_tx_pma_txdetectrx" value="0" />
  <parameter name="hssi_10g_tx_pcs_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value"
     value="0" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_sa_cal"
     value="dcd_sa_cal_disable" />
  <parameter name="pma_tx_buf_compensation_en" value="enable" />
  <parameter name="hssi_common_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="l_std_data_mask_count_multi" value="0" />
  <parameter name="hssi_10g_rx_pcs_rdfifo_clken" value="rdfifo_clk_en" />
  <parameter name="std_tx_byte_ser_mode" value="Disabled" />
  <parameter name="hssi_8g_tx_pcs_prot_mode" value="disabled_prot_mode" />
  <parameter
     name="pma_adapt_adp_dfe_vref_polarity"
     value="radp_dfe_vref_polarity_0" />
  <parameter name="pma_rx_dfe_oc_sa_d1c180" value="0" />
  <parameter name="pma_tx_ser_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_tx_powerdown" value="normal_tx_on" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter name="hssi_10g_rx_pcs_rx_scrm_width" value="bit64" />
  <parameter
     name="pma_adapt_adp_vga_sweep_direction"
     value="radp_vga_sweep_direction_1" />
  <parameter name="cdr_pll_lck2ref_delay_control" value="lck2ref_delay_2" />
  <parameter name="cdr_pll_n_counter" value="1" />
  <parameter name="pma_rx_buf_optimal" value="true" />
  <parameter name="pma_rx_sd_sd_threshold" value="sdlv_3" />
  <parameter name="cdr_pll_cdr_odi_select" value="sel_cdr" />
  <parameter name="std_rx_word_aligner_renumber" value="3" />
  <parameter name="channels" value="4" />
  <parameter name="pma_adapt_adp_ctle_window" value="radp_ctle_window_0" />
  <parameter name="hssi_gen3_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mode" value="teng_mode" />
  <parameter name="pma_rx_odi_monitor_bw_sel" value="bw_1" />
  <parameter name="pma_rx_buf_prot_mode" value="basic_rx" />
  <parameter name="std_rx_word_aligner_pattern_len" value="7" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en"
     value="delay2_clk_disable" />
  <parameter name="hssi_10g_tx_pcs_dft_clk_out_sel" value="tx_master_clk" />
  <parameter name="hssi_8g_tx_pcs_auto_speed_nego_gen2" value="dis_asn_g2" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_ltr" value="true" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_e_val" value="0" />
  <parameter name="cdr_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_rd" value="rd_empty" />
  <parameter
     name="l_pll_settings"
     value="333.333333 {refclk 333.333333 m 15 n 1 lpfd 1 lpd 1 fvco 5000.0} 666.666667 {refclk 666.666667 m 15 n 2 lpfd 1 lpd 1 fvco 5000.0} 312.500000 {refclk 312.500000 m 16 n 1 lpfd 1 lpd 1 fvco 5000.0} 625.000000 {refclk 625.000000 m 16 n 2 lpfd 1 lpd 1 fvco 5000.0} 294.117647 {refclk 294.117647 m 17 n 1 lpfd 1 lpd 1 fvco 5000.0} 588.235294 {refclk 588.235294 m 17 n 2 lpfd 1 lpd 1 fvco 5000.0} 277.777778 {refclk 277.777778 m 18 n 1 lpfd 1 lpd 1 fvco 5000.0} 555.555556 {refclk 555.555556 m 18 n 2 lpfd 1 lpd 1 fvco 5000.0} 263.157895 {refclk 263.157895 m 19 n 1 lpfd 1 lpd 1 fvco 5000.0} 526.315789 {refclk 526.315789 m 19 n 2 lpfd 1 lpd 1 fvco 5000.0} 250.000000 {refclk 250.000000 m 20 n 1 lpfd 1 lpd 1 fvco 5000.0} 500.000000 {refclk 500.000000 m 20 n 2 lpfd 1 lpd 1 fvco 5000.0} 238.095238 {refclk 238.095238 m 21 n 1 lpfd 1 lpd 1 fvco 5000.0} 476.190476 {refclk 476.190476 m 21 n 2 lpfd 1 lpd 1 fvco 5000.0} 227.272727 {refclk 227.272727 m 22 n 1 lpfd 1 lpd 1 fvco 5000.0} 454.545455 {refclk 454.545455 m 22 n 2 lpfd 1 lpd 1 fvco 5000.0} 217.391304 {refclk 217.391304 m 23 n 1 lpfd 1 lpd 1 fvco 5000.0} 434.782609 {refclk 434.782609 m 23 n 2 lpfd 1 lpd 1 fvco 5000.0} 208.333333 {refclk 208.333333 m 24 n 1 lpfd 1 lpd 1 fvco 5000.0} 416.666667 {refclk 416.666667 m 24 n 2 lpfd 1 lpd 1 fvco 5000.0} 200.000000 {refclk 200.000000 m 25 n 1 lpfd 1 lpd 1 fvco 5000.0} 400.000000 {refclk 400.000000 m 25 n 2 lpfd 1 lpd 1 fvco 5000.0} 800.000000 {refclk 800.000000 m 25 n 4 lpfd 1 lpd 1 fvco 5000.0} 192.307692 {refclk 192.307692 m 26 n 1 lpfd 1 lpd 1 fvco 5000.0} 384.615385 {refclk 384.615385 m 26 n 2 lpfd 1 lpd 1 fvco 5000.0} 769.230769 {refclk 769.230769 m 26 n 4 lpfd 1 lpd 1 fvco 5000.0} 185.185185 {refclk 185.185185 m 27 n 1 lpfd 1 lpd 1 fvco 5000.0} 370.370370 {refclk 370.370370 m 27 n 2 lpfd 1 lpd 1 fvco 5000.0} 740.740741 {refclk 740.740741 m 27 n 4 lpfd 1 lpd 1 fvco 5000.0} 178.571429 {refclk 178.571429 m 28 n 1 lpfd 1 lpd 1 fvco 5000.0} 357.142857 {refclk 357.142857 m 28 n 2 lpfd 1 lpd 1 fvco 5000.0} 714.285714 {refclk 714.285714 m 28 n 4 lpfd 1 lpd 1 fvco 5000.0} 172.413793 {refclk 172.413793 m 29 n 1 lpfd 1 lpd 1 fvco 5000.0} 344.827586 {refclk 344.827586 m 29 n 2 lpfd 1 lpd 1 fvco 5000.0} 689.655172 {refclk 689.655172 m 29 n 4 lpfd 1 lpd 1 fvco 5000.0} 166.666667 {refclk 166.666667 m 30 n 1 lpfd 1 lpd 1 fvco 5000.0} 161.290323 {refclk 161.290323 m 31 n 1 lpfd 1 lpd 1 fvco 5000.0} 322.580645 {refclk 322.580645 m 31 n 2 lpfd 1 lpd 1 fvco 5000.0} 645.161290 {refclk 645.161290 m 31 n 4 lpfd 1 lpd 1 fvco 5000.0} 156.250000 {refclk 156.250000 m 32 n 1 lpfd 1 lpd 1 fvco 5000.0} 151.515152 {refclk 151.515152 m 33 n 1 lpfd 1 lpd 1 fvco 5000.0} 303.030303 {refclk 303.030303 m 33 n 2 lpfd 1 lpd 1 fvco 5000.0} 606.060606 {refclk 606.060606 m 33 n 4 lpfd 1 lpd 1 fvco 5000.0} 147.058824 {refclk 147.058824 m 34 n 1 lpfd 1 lpd 1 fvco 5000.0} 142.857143 {refclk 142.857143 m 35 n 1 lpfd 1 lpd 1 fvco 5000.0} 285.714286 {refclk 285.714286 m 35 n 2 lpfd 1 lpd 1 fvco 5000.0} 571.428571 {refclk 571.428571 m 35 n 4 lpfd 1 lpd 1 fvco 5000.0} 138.888889 {refclk 138.888889 m 36 n 1 lpfd 1 lpd 1 fvco 5000.0} 135.135135 {refclk 135.135135 m 37 n 1 lpfd 1 lpd 1 fvco 5000.0} 270.270270 {refclk 270.270270 m 37 n 2 lpfd 1 lpd 1 fvco 5000.0} 540.540541 {refclk 540.540541 m 37 n 4 lpfd 1 lpd 1 fvco 5000.0} 131.578947 {refclk 131.578947 m 38 n 1 lpfd 1 lpd 1 fvco 5000.0} 128.205128 {refclk 128.205128 m 39 n 1 lpfd 1 lpd 1 fvco 5000.0} 256.410256 {refclk 256.410256 m 39 n 2 lpfd 1 lpd 1 fvco 5000.0} 512.820513 {refclk 512.820513 m 39 n 4 lpfd 1 lpd 1 fvco 5000.0} 125.000000 {refclk 125.000000 m 40 n 1 lpfd 1 lpd 1 fvco 5000.0} 121.951220 {refclk 121.951220 m 41 n 1 lpfd 1 lpd 1 fvco 5000.0} 243.902439 {refclk 243.902439 m 41 n 2 lpfd 1 lpd 1 fvco 5000.0} 487.804878 {refclk 487.804878 m 41 n 4 lpfd 1 lpd 1 fvco 5000.0} 119.047619 {refclk 119.047619 m 42 n 1 lpfd 1 lpd 1 fvco 5000.0} 116.279070 {refclk 116.279070 m 43 n 1 lpfd 1 lpd 1 fvco 5000.0} 232.558140 {refclk 232.558140 m 43 n 2 lpfd 1 lpd 1 fvco 5000.0} 465.116279 {refclk 465.116279 m 43 n 4 lpfd 1 lpd 1 fvco 5000.0} 113.636364 {refclk 113.636364 m 44 n 1 lpfd 1 lpd 1 fvco 5000.0} 111.111111 {refclk 111.111111 m 45 n 1 lpfd 1 lpd 1 fvco 5000.0} 222.222222 {refclk 222.222222 m 45 n 2 lpfd 1 lpd 1 fvco 5000.0} 444.444444 {refclk 444.444444 m 45 n 4 lpfd 1 lpd 1 fvco 5000.0} 108.695652 {refclk 108.695652 m 46 n 1 lpfd 1 lpd 1 fvco 5000.0} 106.382979 {refclk 106.382979 m 47 n 1 lpfd 1 lpd 1 fvco 5000.0} 212.765957 {refclk 212.765957 m 47 n 2 lpfd 1 lpd 1 fvco 5000.0} 425.531915 {refclk 425.531915 m 47 n 4 lpfd 1 lpd 1 fvco 5000.0} 104.166667 {refclk 104.166667 m 48 n 1 lpfd 1 lpd 1 fvco 5000.0} 102.040816 {refclk 102.040816 m 49 n 1 lpfd 1 lpd 1 fvco 5000.0} 204.081633 {refclk 204.081633 m 49 n 2 lpfd 1 lpd 1 fvco 5000.0} 408.163265 {refclk 408.163265 m 49 n 4 lpfd 1 lpd 1 fvco 5000.0} 100.000000 {refclk 100.000000 m 50 n 1 lpfd 1 lpd 1 fvco 5000.0} 98.039216 {refclk 98.039216 m 51 n 1 lpfd 1 lpd 1 fvco 5000.0} 196.078431 {refclk 196.078431 m 51 n 2 lpfd 1 lpd 1 fvco 5000.0} 392.156863 {refclk 392.156863 m 51 n 4 lpfd 1 lpd 1 fvco 5000.0} 784.313725 {refclk 784.313725 m 51 n 8 lpfd 1 lpd 1 fvco 5000.0} 96.153846 {refclk 96.153846 m 52 n 1 lpfd 1 lpd 1 fvco 5000.0} 94.339623 {refclk 94.339623 m 53 n 1 lpfd 1 lpd 1 fvco 5000.0} 188.679245 {refclk 188.679245 m 53 n 2 lpfd 1 lpd 1 fvco 5000.0} 377.358491 {refclk 377.358491 m 53 n 4 lpfd 1 lpd 1 fvco 5000.0} 754.716981 {refclk 754.716981 m 53 n 8 lpfd 1 lpd 1 fvco 5000.0} 92.592593 {refclk 92.592593 m 54 n 1 lpfd 1 lpd 1 fvco 5000.0} 90.909091 {refclk 90.909091 m 55 n 1 lpfd 1 lpd 1 fvco 5000.0} 181.818182 {refclk 181.818182 m 55 n 2 lpfd 1 lpd 1 fvco 5000.0} 363.636364 {refclk 363.636364 m 55 n 4 lpfd 1 lpd 1 fvco 5000.0} 727.272727 {refclk 727.272727 m 55 n 8 lpfd 1 lpd 1 fvco 5000.0} 89.285714 {refclk 89.285714 m 56 n 1 lpfd 1 lpd 1 fvco 5000.0} 87.719298 {refclk 87.719298 m 57 n 1 lpfd 1 lpd 1 fvco 5000.0} 175.438596 {refclk 175.438596 m 57 n 2 lpfd 1 lpd 1 fvco 5000.0} 350.877193 {refclk 350.877193 m 57 n 4 lpfd 1 lpd 1 fvco 5000.0} 701.754386 {refclk 701.754386 m 57 n 8 lpfd 1 lpd 1 fvco 5000.0} 86.206897 {refclk 86.206897 m 58 n 1 lpfd 1 lpd 1 fvco 5000.0} 84.745763 {refclk 84.745763 m 59 n 1 lpfd 1 lpd 1 fvco 5000.0} 169.491525 {refclk 169.491525 m 59 n 2 lpfd 1 lpd 1 fvco 5000.0} 338.983051 {refclk 338.983051 m 59 n 4 lpfd 1 lpd 1 fvco 5000.0} 677.966102 {refclk 677.966102 m 59 n 8 lpfd 1 lpd 1 fvco 5000.0} 83.333333 {refclk 83.333333 m 60 n 1 lpfd 1 lpd 1 fvco 5000.0} 81.967213 {refclk 81.967213 m 61 n 1 lpfd 1 lpd 1 fvco 5000.0} 163.934426 {refclk 163.934426 m 61 n 2 lpfd 1 lpd 1 fvco 5000.0} 327.868852 {refclk 327.868852 m 61 n 4 lpfd 1 lpd 1 fvco 5000.0} 655.737705 {refclk 655.737705 m 61 n 8 lpfd 1 lpd 1 fvco 5000.0} 80.645161 {refclk 80.645161 m 62 n 1 lpfd 1 lpd 1 fvco 5000.0} 79.365079 {refclk 79.365079 m 63 n 1 lpfd 1 lpd 1 fvco 5000.0} 158.730159 {refclk 158.730159 m 63 n 2 lpfd 1 lpd 1 fvco 5000.0} 317.460317 {refclk 317.460317 m 63 n 4 lpfd 1 lpd 1 fvco 5000.0} 634.920635 {refclk 634.920635 m 63 n 8 lpfd 1 lpd 1 fvco 5000.0} 78.125000 {refclk 78.125000 m 64 n 1 lpfd 1 lpd 1 fvco 5000.0} 76.923077 {refclk 76.923077 m 65 n 1 lpfd 1 lpd 1 fvco 5000.0} 153.846154 {refclk 153.846154 m 65 n 2 lpfd 1 lpd 1 fvco 5000.0} 307.692308 {refclk 307.692308 m 65 n 4 lpfd 1 lpd 1 fvco 5000.0} 615.384615 {refclk 615.384615 m 65 n 8 lpfd 1 lpd 1 fvco 5000.0} 75.757576 {refclk 75.757576 m 66 n 1 lpfd 1 lpd 1 fvco 5000.0} 74.626866 {refclk 74.626866 m 67 n 1 lpfd 1 lpd 1 fvco 5000.0} 149.253731 {refclk 149.253731 m 67 n 2 lpfd 1 lpd 1 fvco 5000.0} 298.507463 {refclk 298.507463 m 67 n 4 lpfd 1 lpd 1 fvco 5000.0} 597.014925 {refclk 597.014925 m 67 n 8 lpfd 1 lpd 1 fvco 5000.0} 73.529412 {refclk 73.529412 m 68 n 1 lpfd 1 lpd 1 fvco 5000.0} 72.463768 {refclk 72.463768 m 69 n 1 lpfd 1 lpd 1 fvco 5000.0} 144.927536 {refclk 144.927536 m 69 n 2 lpfd 1 lpd 1 fvco 5000.0} 289.855072 {refclk 289.855072 m 69 n 4 lpfd 1 lpd 1 fvco 5000.0} 579.710145 {refclk 579.710145 m 69 n 8 lpfd 1 lpd 1 fvco 5000.0} 71.428571 {refclk 71.428571 m 70 n 1 lpfd 1 lpd 1 fvco 5000.0} 70.422535 {refclk 70.422535 m 71 n 1 lpfd 1 lpd 1 fvco 5000.0} 140.845070 {refclk 140.845070 m 71 n 2 lpfd 1 lpd 1 fvco 5000.0} 281.690141 {refclk 281.690141 m 71 n 4 lpfd 1 lpd 1 fvco 5000.0} 563.380282 {refclk 563.380282 m 71 n 8 lpfd 1 lpd 1 fvco 5000.0} 69.444444 {refclk 69.444444 m 72 n 1 lpfd 1 lpd 1 fvco 5000.0} 68.493151 {refclk 68.493151 m 73 n 1 lpfd 1 lpd 1 fvco 5000.0} 136.986301 {refclk 136.986301 m 73 n 2 lpfd 1 lpd 1 fvco 5000.0} 273.972603 {refclk 273.972603 m 73 n 4 lpfd 1 lpd 1 fvco 5000.0} 547.945205 {refclk 547.945205 m 73 n 8 lpfd 1 lpd 1 fvco 5000.0} 67.567568 {refclk 67.567568 m 74 n 1 lpfd 1 lpd 1 fvco 5000.0} 66.666667 {refclk 66.666667 m 75 n 1 lpfd 1 lpd 1 fvco 5000.0} 133.333333 {refclk 133.333333 m 75 n 2 lpfd 1 lpd 1 fvco 5000.0} 266.666667 {refclk 266.666667 m 75 n 4 lpfd 1 lpd 1 fvco 5000.0} 533.333333 {refclk 533.333333 m 75 n 8 lpfd 1 lpd 1 fvco 5000.0} 65.789474 {refclk 65.789474 m 76 n 1 lpfd 1 lpd 1 fvco 5000.0} 64.935065 {refclk 64.935065 m 77 n 1 lpfd 1 lpd 1 fvco 5000.0} 129.870130 {refclk 129.870130 m 77 n 2 lpfd 1 lpd 1 fvco 5000.0} 259.740260 {refclk 259.740260 m 77 n 4 lpfd 1 lpd 1 fvco 5000.0} 519.480519 {refclk 519.480519 m 77 n 8 lpfd 1 lpd 1 fvco 5000.0} 64.102564 {refclk 64.102564 m 78 n 1 lpfd 1 lpd 1 fvco 5000.0} 63.291139 {refclk 63.291139 m 79 n 1 lpfd 1 lpd 1 fvco 5000.0} 126.582278 {refclk 126.582278 m 79 n 2 lpfd 1 lpd 1 fvco 5000.0} 253.164557 {refclk 253.164557 m 79 n 4 lpfd 1 lpd 1 fvco 5000.0} 506.329114 {refclk 506.329114 m 79 n 8 lpfd 1 lpd 1 fvco 5000.0} 62.500000 {refclk 62.500000 m 80 n 1 lpfd 1 lpd 1 fvco 5000.0} 61.728395 {refclk 61.728395 m 81 n 1 lpfd 1 lpd 1 fvco 5000.0} 123.456790 {refclk 123.456790 m 81 n 2 lpfd 1 lpd 1 fvco 5000.0} 246.913580 {refclk 246.913580 m 81 n 4 lpfd 1 lpd 1 fvco 5000.0} 493.827160 {refclk 493.827160 m 81 n 8 lpfd 1 lpd 1 fvco 5000.0} 60.975610 {refclk 60.975610 m 82 n 1 lpfd 1 lpd 1 fvco 5000.0} 60.240964 {refclk 60.240964 m 83 n 1 lpfd 1 lpd 1 fvco 5000.0} 120.481928 {refclk 120.481928 m 83 n 2 lpfd 1 lpd 1 fvco 5000.0} 240.963855 {refclk 240.963855 m 83 n 4 lpfd 1 lpd 1 fvco 5000.0} 481.927711 {refclk 481.927711 m 83 n 8 lpfd 1 lpd 1 fvco 5000.0} 59.523810 {refclk 59.523810 m 84 n 1 lpfd 1 lpd 1 fvco 5000.0} 58.823529 {refclk 58.823529 m 85 n 1 lpfd 1 lpd 1 fvco 5000.0} 117.647059 {refclk 117.647059 m 85 n 2 lpfd 1 lpd 1 fvco 5000.0} 235.294118 {refclk 235.294118 m 85 n 4 lpfd 1 lpd 1 fvco 5000.0} 470.588235 {refclk 470.588235 m 85 n 8 lpfd 1 lpd 1 fvco 5000.0} 58.139535 {refclk 58.139535 m 86 n 1 lpfd 1 lpd 1 fvco 5000.0} 57.471264 {refclk 57.471264 m 87 n 1 lpfd 1 lpd 1 fvco 5000.0} 114.942529 {refclk 114.942529 m 87 n 2 lpfd 1 lpd 1 fvco 5000.0} 229.885057 {refclk 229.885057 m 87 n 4 lpfd 1 lpd 1 fvco 5000.0} 459.770115 {refclk 459.770115 m 87 n 8 lpfd 1 lpd 1 fvco 5000.0} 56.818182 {refclk 56.818182 m 88 n 1 lpfd 1 lpd 1 fvco 5000.0} 56.179775 {refclk 56.179775 m 89 n 1 lpfd 1 lpd 1 fvco 5000.0} 112.359551 {refclk 112.359551 m 89 n 2 lpfd 1 lpd 1 fvco 5000.0} 224.719101 {refclk 224.719101 m 89 n 4 lpfd 1 lpd 1 fvco 5000.0} 449.438202 {refclk 449.438202 m 89 n 8 lpfd 1 lpd 1 fvco 5000.0} 55.555556 {refclk 55.555556 m 90 n 1 lpfd 1 lpd 1 fvco 5000.0} 54.945055 {refclk 54.945055 m 91 n 1 lpfd 1 lpd 1 fvco 5000.0} 109.890110 {refclk 109.890110 m 91 n 2 lpfd 1 lpd 1 fvco 5000.0} 219.780220 {refclk 219.780220 m 91 n 4 lpfd 1 lpd 1 fvco 5000.0} 439.560440 {refclk 439.560440 m 91 n 8 lpfd 1 lpd 1 fvco 5000.0} 54.347826 {refclk 54.347826 m 92 n 1 lpfd 1 lpd 1 fvco 5000.0} 53.763441 {refclk 53.763441 m 93 n 1 lpfd 1 lpd 1 fvco 5000.0} 107.526882 {refclk 107.526882 m 93 n 2 lpfd 1 lpd 1 fvco 5000.0} 215.053763 {refclk 215.053763 m 93 n 4 lpfd 1 lpd 1 fvco 5000.0} 430.107527 {refclk 430.107527 m 93 n 8 lpfd 1 lpd 1 fvco 5000.0} 53.191489 {refclk 53.191489 m 94 n 1 lpfd 1 lpd 1 fvco 5000.0} 52.631579 {refclk 52.631579 m 95 n 1 lpfd 1 lpd 1 fvco 5000.0} 105.263158 {refclk 105.263158 m 95 n 2 lpfd 1 lpd 1 fvco 5000.0} 210.526316 {refclk 210.526316 m 95 n 4 lpfd 1 lpd 1 fvco 5000.0} 421.052632 {refclk 421.052632 m 95 n 8 lpfd 1 lpd 1 fvco 5000.0} 52.083333 {refclk 52.083333 m 96 n 1 lpfd 1 lpd 1 fvco 5000.0} 51.546392 {refclk 51.546392 m 97 n 1 lpfd 1 lpd 1 fvco 5000.0} 103.092784 {refclk 103.092784 m 97 n 2 lpfd 1 lpd 1 fvco 5000.0} 206.185567 {refclk 206.185567 m 97 n 4 lpfd 1 lpd 1 fvco 5000.0} 412.371134 {refclk 412.371134 m 97 n 8 lpfd 1 lpd 1 fvco 5000.0} 51.020408 {refclk 51.020408 m 98 n 1 lpfd 1 lpd 1 fvco 5000.0} 50.505051 {refclk 50.505051 m 99 n 1 lpfd 1 lpd 1 fvco 5000.0} 101.010101 {refclk 101.010101 m 99 n 2 lpfd 1 lpd 1 fvco 5000.0} 202.020202 {refclk 202.020202 m 99 n 4 lpfd 1 lpd 1 fvco 5000.0} 404.040404 {refclk 404.040404 m 99 n 8 lpfd 1 lpd 1 fvco 5000.0} 50.000000 {refclk 50.000000 m 100 n 1 lpfd 1 lpd 1 fvco 5000.0} allowed_ranges {50.000000 50.505051 51.020408 51.546392 52.083333 52.631579 53.191489 53.763441 54.347826 54.945055 55.555556 56.179775 56.818182 57.471264 58.139535 58.823529 59.523810 60.240964 60.975610 61.728395 62.500000 63.291139 64.102564 64.935065 65.789474 66.666667 67.567568 68.493151 69.444444 70.422535 71.428571 72.463768 73.529412 74.626866 75.757576 76.923077 78.125000 79.365079 80.645161 81.967213 83.333333 84.745763 86.206897 87.719298 89.285714 90.909091 92.592593 94.339623 96.153846 98.039216 100.000000 101.010101 102.040816 103.092784 104.166667 105.263158 106.382979 107.526882 108.695652 109.890110 111.111111 112.359551 113.636364 114.942529 116.279070 117.647059 119.047619 120.481928 121.951220 123.456790 125.000000 126.582278 128.205128 129.870130 131.578947 133.333333 135.135135 136.986301 138.888889 140.845070 142.857143 144.927536 147.058824 149.253731 151.515152 153.846154 156.250000 158.730159 161.290323 163.934426 166.666667 169.491525 172.413793 175.438596 178.571429 181.818182 185.185185 188.679245 192.307692 196.078431 200.000000 202.020202 204.081633 206.185567 208.333333 210.526316 212.765957 215.053763 217.391304 219.780220 222.222222 224.719101 227.272727 229.885057 232.558140 235.294118 238.095238 240.963855 243.902439 246.913580 250.000000 253.164557 256.410256 259.740260 263.157895 266.666667 270.270270 273.972603 277.777778 281.690141 285.714286 289.855072 294.117647 298.507463 303.030303 307.692308 312.500000 317.460317 322.580645 327.868852 333.333333 338.983051 344.827586 350.877193 357.142857 363.636364 370.370370 377.358491 384.615385 392.156863 400.000000 404.040404 408.163265 412.371134 416.666667 421.052632 425.531915 430.107527 434.782609 439.560440 444.444444 449.438202 454.545455 459.770115 465.116279 470.588235 476.190476 481.927711 487.804878 493.827160 500.000000 506.329114 512.820513 519.480519 526.315789 533.333333 540.540541 547.945205 555.555556 563.380282 571.428571 579.710145 588.235294 597.014925 606.060606 615.384615 625.000000 634.920635 645.161290 655.737705 666.666667 677.966102 689.655172 701.754386 714.285714 727.272727 740.740741 754.716981 769.230769 784.313725 800.000000}" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_n" value="0" />
  <parameter name="anlg_tx_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_speed_grade" value="e3" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_p" value="0" />
  <parameter name="hssi_10g_tx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_speed_grade" value="e3" />
  <parameter name="hssi_fifo_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk2_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_sigdet_wait_counter" value="0" />
  <parameter
     name="pma_adapt_adp_ctle_threshold_en"
     value="radp_ctle_threshold_en_0" />
  <parameter name="hssi_10g_tx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control"
     value="uhsif_dft_up_val_0" />
  <parameter name="enable_port_tx_std_pcfifo_empty" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_data" value="0" />
  <parameter name="pma_tx_ser_initial_settings" value="true" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="hssi_krfec_rx_pcs_rx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_rx_testbus_sel" value="rx_fifo_testbus1" />
  <parameter name="hssi_8g_rx_pcs_wa_pld_controlled" value="dis_pld_ctrl" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_consumption"
     value="individual" />
  <parameter name="hssi_8g_rx_pcs_rx_rd_clk" value="pld_rx_clk" />
  <parameter name="hssi_10g_tx_pcs_distup_master" value="distup_master_en" />
  <parameter name="rx_pma_div_clkout_divider" value="0" />
  <parameter name="std_tx_8b10b_disp_ctrl_enable" value="0" />
  <parameter name="pma_adapt_adp_vga_load" value="radp_vga_load_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx" value="pma_40b_rx" />
  <parameter name="enable_port_tx_enh_fifo_pempty" value="0" />
  <parameter name="hssi_10g_rx_pcs_clr_errblk_cnt_en" value="disable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_common_pcs_pma_interface_block_sel" value="eight_g_pcs" />
  <parameter name="pma_tx_buf_duty_cycle_setting" value="dcc_t32" />
  <parameter name="cdr_pll_optimal" value="true" />
  <parameter
     name="pma_adapt_adp_adapt_control_sel"
     value="radp_adapt_control_sel_0" />
  <parameter name="pma_adapt_adp_ctle_load" value="radp_ctle_load_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_ser_powerdown" value="normal_ser_on" />
  <parameter name="pma_rx_buf_link" value="sr" />
  <parameter name="enh_rx_frmsync_mfrm_length" value="2048" />
  <parameter name="hssi_tx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_adapt_prot_mode" value="basic_rx" />
  <parameter name="pma_rx_odi_vert_threshold" value="vert_0" />
  <parameter name="adme_prot_mode" value="basic_enh" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_loopback_modes" value="lpbk_disable" />
  <parameter name="cdr_pll_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock"
     value="knum_sh_cnt_prelock_10g" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_deassert_early"
     value="deassert_early_dis" />
  <parameter name="hssi_10g_rx_pcs_frmsync_mfrm_length" value="2048" />
  <parameter name="pma_adapt_adp_vref_hold_en" value="radp_vref_not_held" />
  <parameter name="pma_rx_buf_qpi_enable" value="non_qpi_mode" />
  <parameter name="pma_rx_odi_sel_oc_en" value="off_canc_disable" />
  <parameter name="l_enable_std_pipe" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_cp_up_mstr" value="true" />
  <parameter name="pma_tx_buf_uc_txvod_cal_cont" value="uc_tx_vod_cal_cont_off" />
  <parameter name="enh_rx_descram_enable" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_phystatus_rst_toggle"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_tx_buf_xtx_path_swing_level" value="lv" />
  <parameter name="pma_tx_buf_silicon_rev" value="20nm5es" />
  <parameter name="pma_tx_buf_xtx_path_clock_divider_ratio" value="1" />
  <parameter name="cdr_pll_f_min_vco" value="4900000000 Hz" />
  <parameter name="hssi_10g_tx_pcs_scrm_bypass" value="scrm_bypass_en" />
  <parameter name="hssi_common_pcs_pma_interface_early_eios_counter" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx" value="pma_32b_tx" />
  <parameter name="anlg_rx_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_8g_rx_pcs_rate_match_ins_thres" value="dis_rm_ins_thres" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hip_en" value="disable" />
  <parameter name="anlg_rx_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="pma_adapt_adp_ctle_spec_sign" value="radp_ctle_spec_sign_0" />
  <parameter name="hssi_pipe_gen3_bypass_rx_detection_enable" value="false" />
  <parameter name="pma_rx_deser_silicon_rev" value="20nm5es" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="anlg_rx_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="pma_tx_buf_lst" value="atb_disabled" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_rx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_width" value="bit64" />
  <parameter name="pma_cgb_scratch0_x1_clock_src" value="unused" />
  <parameter name="hssi_pipe_gen3_test_out_sel" value="disable_test_out" />
  <parameter name="pma_rx_dfe_pdb_fixedtap" value="fixtap_dfe_powerdown" />
  <parameter name="enh_tx_crcgen_enable" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_consumption"
     value="individual" />
  <parameter name="enable_port_krfec_tx_enh_frame" value="0" />
  <parameter name="enable_port_rx_enh_blk_lock" value="0" />
  <parameter name="pma_rx_buf_term_tri_enable" value="disable_tri" />
  <parameter name="hssi_10g_tx_pcs_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx"
     value="teng_basic_mode_rx" />
  <parameter name="hssi_pipe_gen1_2_tx_pipe_enable" value="dis_pipe_tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_dfe_oc_sa_d0c180" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_true_b2b" value="b2b" />
  <parameter name="pma_rx_sd_sd_output_off" value="1" />
  <parameter name="enable_port_rx_enh_clr_errblk_count" value="0" />
  <parameter name="pma_rx_dfe_datarate" value="10000000000 bps" />
  <parameter name="hssi_10g_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_prot_mode" value="basic_rx" />
  <parameter name="pma_cdr_refclk_receiver_detect_src" value="iqclk_src" />
  <parameter name="pma_rx_buf_pm_speed_grade" value="e3" />
  <parameter name="pma_rx_odi_phase_steps_sel" value="step40" />
  <parameter name="enable_ports_pipe_g3_analog" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_wr"
     value="en_sw_rm_wrclk_gating" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_master_clk_sel"
     value="master_tx_pma_clk" />
  <parameter name="pma_cgb_tx_ucontrol_en" value="disable" />
  <parameter name="enh_rx_blksync_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_phase_compensation_fifo" value="low_latency" />
  <parameter name="cdr_pll_pd_l_counter" value="1" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo_latency" value="low_latency" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="cdr_pll_primary_use" value="cdr" />
  <parameter name="enable_odi_accelerator" value="0" />
  <parameter name="pma_rx_buf_offset_cal_pd" value="eqz1_en" />
  <parameter name="pma_adapt_adp_ctle_hold_en" value="radp_ctle_not_held" />
  <parameter name="sim_reduced_counters" value="false" />
  <parameter name="pma_rx_buf_offset_cancellation_ctrl" value="volt_0mv" />
  <parameter name="hssi_10g_rx_pcs_ber_xus_timer_window" value="19530" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_blksync" value="enable" />
  <parameter name="pma_rx_buf_xrx_path_sup_mode" value="user_mode" />
  <parameter name="set_hip_cal_en" value="0" />
  <parameter name="std_tx_pcfifo_mode" value="low_latency" />
  <parameter name="enable_port_rx_enh_frame" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch0_src"
     value="cdr_clkin_scratch0_src_refclk_iqclk" />
  <parameter name="enh_tx_sh_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_pseudo_random" value="all_0" />
  <parameter name="hssi_pipe_gen3_elecidle_delay_g3" value="0" />
  <parameter name="l_enable_tx_enh_iface" value="0" />
  <parameter name="anlg_rx_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="hssi_10g_tx_pcs_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window"
     value="uhsif_dzt_obr_win_16" />
  <parameter name="hssi_common_pcs_pma_interface_asn_clk_enable" value="false" />
  <parameter name="std_rx_pcfifo_mode" value="low_latency" />
  <parameter name="pma_rx_odi_optimal" value="true" />
  <parameter name="pma_rx_buf_rx_sel_bias_source" value="bias_vcmdrv" />
  <parameter name="pma_tx_buf_duty_cycle_correction_bandwidth" value="dcc_bw_12" />
  <parameter name="enh_tx_scram_seed" value="0" />
  <parameter name="enh_txfifo_pempty" value="2" />
  <parameter name="l_std_rx_word_width" value="10" />
  <parameter name="pma_rx_buf_link_rx" value="sr" />
  <parameter name="hssi_common_pcs_pma_interface_cid_enable" value="dis_cid_mode" />
  <parameter name="pma_rx_sd_sd_output_on" value="15" />
  <parameter name="pma_tx_buf_power_mode" value="mid_power" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value"
     value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_force_balign" value="dis_force_balign" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter name="pma_rx_deser_bitslip_bypass" value="bs_bypass_yes" />
  <parameter name="hssi_8g_rx_pcs_wa_disp_err_flag" value="en_disp_err_flag" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="set_prbs_soft_logic_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_force_align" value="force_align_dis" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_datarate" value="10000000000 bps" />
  <parameter name="cdr_pll_chgpmp_vccreg" value="vreg_fw0" />
  <parameter name="enable_port_rx_enh_fifo_rd_en" value="0" />
  <parameter name="l_channels" value="4" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_ctrl_plane_bonding"
     value="individual" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_a" value="288230376151711743" />
  <parameter name="l_rx_pld_pcs_width" value="40" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx" value="pma_32b_tx" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_b" value="288230376151711743" />
  <parameter name="pma_tx_buf_mcgb_location_for_pcie" value="0" />
  <parameter name="pma_adapt_odi_count_threshold" value="rodi_count_threshold_0" />
  <parameter name="cdr_pll_pcie_gen" value="non_pcie" />
  <parameter name="enh_rxfifo_align_del" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en"
     value="uhsif_lpbk_dis" />
  <parameter name="l_std_rx_field_width" value="16" />
  <parameter name="pma_rx_sd_link" value="sr" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_ppm_lock" value="false" />
  <parameter name="hssi_10g_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_gen3_clk_en" value="disable_clk" />
  <parameter name="pma_cgb_initial_settings" value="true" />
  <parameter name="pma_cgb_scratch2_x1_clock_src" value="unused" />
  <parameter name="pma_rx_dfe_prot_mode" value="basic_rx" />
  <parameter
     name="hssi_common_pcs_pma_interface_cp_cons_sel"
     value="cp_cons_master" />
  <parameter name="pma_tx_buf_low_power_en" value="disable" />
  <parameter name="hssi_8g_rx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_8g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz"
     value="333333333" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_wr"
     value="en_dw_rm_wrclk_gating" />
  <parameter name="hssi_tx_pcs_pma_interface_tx_pma_data_sel" value="ten_g_pcs" />
  <parameter name="pma_rx_dfe_oc_sa_c90" value="0" />
  <parameter name="cdr_pll_gpon_lck2ref_control" value="gpon_lck2ref_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx"
     value="basic_10gpcs_rx" />
  <parameter
     name="pma_tx_buf_duty_cycle_correction_bandwidth_dn"
     value="dcd_bw_dn_0" />
  <parameter name="pma_tx_buf_rx_det" value="mode_0" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_bypass" value="tx_sm_bypass_en" />
  <parameter name="pma_adapt_adp_bist_mode" value="radp_bist_mode_0" />
  <parameter name="dbg_capability_reg_enable" value="1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_hip_mode" value="disable" />
  <parameter name="enh_pcs_pma_width" value="40" />
  <parameter name="pma_adapt_adp_vga_threshold" value="radp_vga_threshold_4" />
  <parameter name="l_enable_tx_enh" value="0" />
  <parameter name="hssi_pipe_gen3_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_txfifo_full" value="full_default" />
  <parameter name="enable_port_rx_std_wa_patternalign" value="0" />
  <parameter name="hssi_10g_tx_pcs_rdfifo_clken" value="rdfifo_clk_en" />
  <parameter name="cdr_pll_uc_ro_cal" value="uc_ro_cal_on" />
  <parameter name="std_rx_word_aligner_rknumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adapt_vga_sel" value="r_adapt_vga_sel_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_static_polarity_inversion"
     value="rx_stat_polinv_dis" />
  <parameter name="hssi_krfec_tx_pcs_transmit_order" value="transmit_lsb" />
  <parameter name="hssi_10g_tx_pcs_crcgen_inv" value="crcgen_inv_en" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pempty" value="2" />
  <parameter name="enable_port_rx_std_pcfifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx"
     value="disable" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx"
     value="teng_pld_fifo_mode_rx" />
  <parameter name="l_enable_pma_bonding" value="0" />
  <parameter name="hssi_8g_rx_pcs_pma_dw" value="ten_bit" />
  <parameter name="pma_adapt_adapt_vref_sel" value="r_adapt_vref_sel_0" />
  <parameter name="pma_tx_ser_prot_mode" value="basic_tx" />
  <parameter name="pma_rx_dfe_pdb" value="dfe_enable" />
  <parameter name="l_enable_rx_std_iface" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size"
     value="uhsif_dzt_skipsz_4" />
  <parameter name="cdr_pll_pfd_l_counter" value="1" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_oneshot"
     value="radp_ctle_adapt_oneshot_1" />
  <parameter name="anlg_tx_vod_output_swing_ctrl" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_adapt_adp_adapt_start" value="radp_adapt_start_0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_inc" value="fxtap_step_no_inc" />
  <parameter name="pma_rx_deser_force_clkdiv_for_testing" value="normal_clkdiv" />
  <parameter name="dbg_user_identifier" value="1" />
  <parameter name="hssi_8g_rx_pcs_err_flags_sel" value="err_flags_wa" />
  <parameter name="pma_adapt_adp_dfe_fltap_en" value="radp_dfe_fltap_disable" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter name="pcs_direct_width" value="8" />
  <parameter name="support_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_pipe_if_g3pcs"
     value="pipe_if_8gpcs" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pcs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pma.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_pipe_retry.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_params_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_commands_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_program.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_cpu.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_master.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_ip.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\system_bd_altera_xcvr_native_a10_181_jqrxabi.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_opt_logic_jqrxabi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pcs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pma.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_pipe_retry.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_params_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_commands_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_program.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_cpu.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_master.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_ip.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\system_bd_altera_xcvr_native_a10_181_jqrxabi.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_opt_logic_jqrxabi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_jesd204_phy_10_yzziaaq" as="native_phy" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_jqrxabi"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
  </messages>
 </entity>
 <entity kind="jesd204_soft_pcs_rx" version="1.0" name="jesd204_soft_pcs_rx">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_soft_pcs_rx_10\synth\jesd204_soft_pcs_rx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_soft_pcs_rx_10\synth\jesd204_pattern_align.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_soft_pcs_rx_10\synth\jesd204_8b10b_decoder.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_soft_pcs_rx_10\synth\jesd204_soft_pcs_rx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_soft_pcs_rx_10\synth\jesd204_pattern_align.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\jesd204_soft_pcs_rx_10\synth\jesd204_8b10b_decoder.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_jesd204_phy_10_yzziaaq"
     as="soft_pcs_0,soft_pcs_1,soft_pcs_2,soft_pcs_3" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_rx"</message>
  </messages>
 </entity>
 <entity
   kind="alt_mem_asym"
   version="1.0"
   name="system_bd_alt_mem_asym_10_7c4hvii">
  <parameter name="A_ADDRESS_WIDTH" value="12" />
  <parameter name="B_DATA_WIDTH" value="512" />
  <parameter name="A_DATA_WIDTH" value="128" />
  <parameter name="B_ADDRESS_WIDTH" value="8" />
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_7c4hvii.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_7c4hvii_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_7c4hvii.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_7c4hvii_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_mem_asym_wr" as="alt_mem_asym_wr" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_7c4hvii"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_yqcukcq"</message>
  </messages>
 </entity>
 <entity
   kind="alt_mem_asym"
   version="1.0"
   name="system_bd_alt_mem_asym_10_ommashy">
  <parameter name="A_ADDRESS_WIDTH" value="0" />
  <parameter name="B_DATA_WIDTH" value="128" />
  <parameter name="A_DATA_WIDTH" value="512" />
  <parameter name="B_ADDRESS_WIDTH" value="12" />
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_ommashy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_ommashy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_ommashy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_ommashy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_mem_asym_rd" as="alt_mem_asym_rd" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_ommashy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_3tckbay"</message>
  </messages>
 </entity>
 <entity
   kind="alt_mem_asym"
   version="1.0"
   name="system_bd_alt_mem_asym_10_wryanuq">
  <parameter name="A_ADDRESS_WIDTH" value="10" />
  <parameter name="B_DATA_WIDTH" value="128" />
  <parameter name="A_DATA_WIDTH" value="128" />
  <parameter name="B_ADDRESS_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_wryanuq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_wryanuq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_wryanuq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_wryanuq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_mem_asym_bypass" as="alt_mem_asym_bypass" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_wryanuq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_sebxbea"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_mm_bridge"
   version="18.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_mm_bridge_181\synth\altera_avalon_mm_bridge.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_mm_bridge_181\synth\altera_avalon_mm_bridge.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_emif_cal_slave_nf_181_bp3yf6q"
     as="ioaux_master_bridge" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_mm_bridge"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="system_bd_altera_avalon_onchip_memory2_181_76knrqa">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 1 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 1 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 1 USES_SECOND_GENERATION_PART_INFO 1 USES_SECOND_GENERATION_POWER_ANALYZER 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter
     name="autoInitializationFileName"
     value="cal_slave_component_ioaux_soft_ram" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="12" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="12" />
  <parameter
     name="derived_init_file_name"
     value="../../emif/ip_arch_nf/src/seq_cal_soft_m20k.hex" />
  <parameter
     name="initializationFileName"
     value="../../emif/ip_arch_nf/src/seq_cal_soft_m20k.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="resetrequest_enabled" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="true" />
  <parameter name="deviceFamily" value="Arria 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="16383" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_onchip_memory2_181\synth\system_bd_altera_avalon_onchip_memory2_181_76knrqa.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_onchip_memory2_181\synth\seq_cal_soft_m20k.hex"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_onchip_memory2_181\synth\system_bd_altera_avalon_onchip_memory2_181_76knrqa.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_avalon_onchip_memory2_181\synth\seq_cal_soft_m20k.hex"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_emif_cal_slave_nf_181_bp3yf6q"
     as="ioaux_soft_ram" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_onchip_memory2_181_76knrqa"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_76knrqa --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0061_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0061_ioaux_soft_ram_gen//system_bd_altera_avalon_onchip_memory2_181_76knrqa_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.1"
   name="system_bd_altera_mm_interconnect_181_iih3una">
  <parameter name="AUTO_DEVICE" value="10AS048H3F34E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {ioaux_master_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {SYNC_RESET} {0};add_instance {ioaux_soft_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ioaux_master_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_bridge_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ioaux_master_bridge_m0_translator.avalon_universal_master_0} {ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ioaux_master_bridge_reset_reset_bridge.out_reset} {ioaux_master_bridge_m0_translator.reset} {reset};add_connection {ioaux_master_bridge_reset_reset_bridge.out_reset} {ioaux_soft_ram_s1_translator.reset} {reset};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {ioaux_master_bridge_m0_translator.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {ioaux_soft_ram_s1_translator.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {ioaux_master_bridge_reset_reset_bridge.clk} {clock};add_interface {clk_bridge_out_clk} {clock} {slave};set_interface_property {clk_bridge_out_clk} {EXPORT_OF} {clk_bridge_out_clk_clock_bridge.in_clk};add_interface {ioaux_master_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ioaux_master_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {ioaux_master_bridge_reset_reset_bridge.in_reset};add_interface {ioaux_master_bridge_m0} {avalon} {slave};set_interface_property {ioaux_master_bridge_m0} {EXPORT_OF} {ioaux_master_bridge_m0_translator.avalon_anti_master_0};add_interface {ioaux_soft_ram_s1} {avalon} {master};set_interface_property {ioaux_soft_ram_s1} {EXPORT_OF} {ioaux_soft_ram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ioaux_master_bridge.m0} {0};set_module_assignment {interconnect_id.ioaux_soft_ram.s1} {0};" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_iih3una.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_iih3una_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_iih3una.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_iih3una_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_bd_altera_emif_cal_slave_nf_181_bp3yf6q"
     as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_iih3una"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_slave_translator_181\synth\altera_merlin_slave_translator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_slave_translator_181\synth\altera_merlin_slave_translator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_iih3una"
     as="ioaux_soft_ram_s1_translator" />
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_sco5kda"
     as="ad9144_jesd204_lane_pll_reconfig_translator,ad9144_jesd204_link_pll_reconfig_translator,ad9680_jesd204_link_pll_reconfig_translator,avl_adxcfg_0_rcfg_s0_translator,avl_adxcfg_1_rcfg_s0_translator,avl_adxcfg_2_rcfg_s0_translator,avl_adxcfg_3_rcfg_s0_translator,avl_adxcfg_0_rcfg_s1_translator,avl_adxcfg_1_rcfg_s1_translator,avl_adxcfg_2_rcfg_s1_translator,avl_adxcfg_3_rcfg_s1_translator,sys_gpio_in_s1_translator,sys_gpio_out_s1_translator,sys_spi_spi_control_port_translator" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_arria10_interface_generator"
   version="14.0"
   name="system_bd_altera_arria10_interface_generator_140_as2bmya">
  <parameter name="qipEntries" value="" />
  <parameter
     name="interfaceDefinition"
     value="interfaces {@orderednames hps_io hps_io {properties {} direction input type conduit signals {@orderednames {hps_io_phery_emac1_TX_CLK hps_io_phery_emac1_TXD0 hps_io_phery_emac1_TXD1 hps_io_phery_emac1_TXD2 hps_io_phery_emac1_TXD3 hps_io_phery_emac1_RX_CTL hps_io_phery_emac1_TX_CTL hps_io_phery_emac1_RX_CLK hps_io_phery_emac1_RXD0 hps_io_phery_emac1_RXD1 hps_io_phery_emac1_RXD2 hps_io_phery_emac1_RXD3 hps_io_phery_emac1_MDIO hps_io_phery_emac1_MDC hps_io_phery_sdmmc_CMD hps_io_phery_sdmmc_D0 hps_io_phery_sdmmc_D1 hps_io_phery_sdmmc_D2 hps_io_phery_sdmmc_D3 hps_io_phery_sdmmc_CCLK hps_io_phery_usb1_DATA0 hps_io_phery_usb1_DATA1 hps_io_phery_usb1_DATA2 hps_io_phery_usb1_DATA3 hps_io_phery_usb1_DATA4 hps_io_phery_usb1_DATA5 hps_io_phery_usb1_DATA6 hps_io_phery_usb1_DATA7 hps_io_phery_usb1_CLK hps_io_phery_usb1_STP hps_io_phery_usb1_DIR hps_io_phery_usb1_NXT hps_io_phery_uart0_RX hps_io_phery_uart0_TX hps_io_phery_uart1_RX hps_io_phery_uart1_TX hps_io_phery_uart1_CTS_N hps_io_phery_uart1_RTS_N} hps_io_phery_emac1_TX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TX_CLK direction output role hps_io_phery_emac1_TX_CLK fragments phery_emac1:EMAC_CLK_TX(0:0)} hps_io_phery_emac1_TXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD0 direction output role hps_io_phery_emac1_TXD0 fragments phery_emac1:EMAC_PHY_TXD(0:0)} hps_io_phery_emac1_TXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD1 direction output role hps_io_phery_emac1_TXD1 fragments phery_emac1:EMAC_PHY_TXD(1:1)} hps_io_phery_emac1_TXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD2 direction output role hps_io_phery_emac1_TXD2 fragments phery_emac1:EMAC_PHY_TXD(2:2)} hps_io_phery_emac1_TXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD3 direction output role hps_io_phery_emac1_TXD3 fragments phery_emac1:EMAC_PHY_TXD(3:3)} hps_io_phery_emac1_RX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RX_CTL direction input role hps_io_phery_emac1_RX_CTL fragments phery_emac1:EMAC_PHY_RXDV(0:0)} hps_io_phery_emac1_TX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TX_CTL direction output role hps_io_phery_emac1_TX_CTL fragments phery_emac1:EMAC_PHY_TX_OE(0:0)} hps_io_phery_emac1_RX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RX_CLK direction input role hps_io_phery_emac1_RX_CLK fragments phery_emac1:EMAC_CLK_RX(0:0)} hps_io_phery_emac1_RXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD0 direction input role hps_io_phery_emac1_RXD0 fragments phery_emac1:EMAC_PHY_RXD(0:0)} hps_io_phery_emac1_RXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD1 direction input role hps_io_phery_emac1_RXD1 fragments phery_emac1:EMAC_PHY_RXD(1:1)} hps_io_phery_emac1_RXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD2 direction input role hps_io_phery_emac1_RXD2 fragments phery_emac1:EMAC_PHY_RXD(2:2)} hps_io_phery_emac1_RXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD3 direction input role hps_io_phery_emac1_RXD3 fragments phery_emac1:EMAC_PHY_RXD(3:3)} hps_io_phery_emac1_MDIO {tristate_output {{intermediate 1} {intermediate 0}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_MDIO direction bidir role hps_io_phery_emac1_MDIO fragments phery_emac1:EMAC_GMII_MDO_I(0:0)} hps_io_phery_emac1_MDC {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_MDC direction output role hps_io_phery_emac1_MDC fragments phery_emac1:EMAC_GMII_MDC(0:0)} hps_io_phery_sdmmc_CMD {tristate_output {{intermediate 3} {intermediate 2}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CMD direction bidir role hps_io_phery_sdmmc_CMD fragments phery_sdmmc:SDMMC_CMD_I(0:0)} hps_io_phery_sdmmc_D0 {tristate_output {{intermediate 5} {intermediate 4}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D0 direction bidir role hps_io_phery_sdmmc_D0 fragments phery_sdmmc:SDMMC_DATA_I(0:0)} hps_io_phery_sdmmc_D1 {tristate_output {{intermediate 7} {intermediate 6}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D1 direction bidir role hps_io_phery_sdmmc_D1 fragments phery_sdmmc:SDMMC_DATA_I(1:1)} hps_io_phery_sdmmc_D2 {tristate_output {{intermediate 9} {intermediate 8}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D2 direction bidir role hps_io_phery_sdmmc_D2 fragments phery_sdmmc:SDMMC_DATA_I(2:2)} hps_io_phery_sdmmc_D3 {tristate_output {{intermediate 11} {intermediate 10}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D3 direction bidir role hps_io_phery_sdmmc_D3 fragments phery_sdmmc:SDMMC_DATA_I(3:3)} hps_io_phery_sdmmc_CCLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CCLK direction output role hps_io_phery_sdmmc_CCLK fragments phery_sdmmc:SDMMC_CCLK(0:0)} hps_io_phery_usb1_DATA0 {tristate_output {{intermediate 13} {intermediate 12}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA0 direction bidir role hps_io_phery_usb1_DATA0 fragments phery_usb1:USB_ULPI_DATA_I(0:0)} hps_io_phery_usb1_DATA1 {tristate_output {{intermediate 15} {intermediate 14}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA1 direction bidir role hps_io_phery_usb1_DATA1 fragments phery_usb1:USB_ULPI_DATA_I(1:1)} hps_io_phery_usb1_DATA2 {tristate_output {{intermediate 17} {intermediate 16}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA2 direction bidir role hps_io_phery_usb1_DATA2 fragments phery_usb1:USB_ULPI_DATA_I(2:2)} hps_io_phery_usb1_DATA3 {tristate_output {{intermediate 19} {intermediate 18}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA3 direction bidir role hps_io_phery_usb1_DATA3 fragments phery_usb1:USB_ULPI_DATA_I(3:3)} hps_io_phery_usb1_DATA4 {tristate_output {{intermediate 21} {intermediate 20}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA4 direction bidir role hps_io_phery_usb1_DATA4 fragments phery_usb1:USB_ULPI_DATA_I(4:4)} hps_io_phery_usb1_DATA5 {tristate_output {{intermediate 23} {intermediate 22}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA5 direction bidir role hps_io_phery_usb1_DATA5 fragments phery_usb1:USB_ULPI_DATA_I(5:5)} hps_io_phery_usb1_DATA6 {tristate_output {{intermediate 25} {intermediate 24}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA6 direction bidir role hps_io_phery_usb1_DATA6 fragments phery_usb1:USB_ULPI_DATA_I(6:6)} hps_io_phery_usb1_DATA7 {tristate_output {{intermediate 27} {intermediate 26}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA7 direction bidir role hps_io_phery_usb1_DATA7 fragments phery_usb1:USB_ULPI_DATA_I(7:7)} hps_io_phery_usb1_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_CLK direction input role hps_io_phery_usb1_CLK fragments phery_usb1:USB_ULPI_CLK(0:0)} hps_io_phery_usb1_STP {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_STP direction output role hps_io_phery_usb1_STP fragments phery_usb1:USB_ULPI_STP(0:0)} hps_io_phery_usb1_DIR {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DIR direction input role hps_io_phery_usb1_DIR fragments phery_usb1:USB_ULPI_DIR(0:0)} hps_io_phery_usb1_NXT {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_NXT direction input role hps_io_phery_usb1_NXT fragments phery_usb1:USB_ULPI_NXT(0:0)} hps_io_phery_uart0_RX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart0_RX direction input role hps_io_phery_uart0_RX fragments phery_uart0:UART_RXD(0:0)} hps_io_phery_uart0_TX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart0_TX direction output role hps_io_phery_uart0_TX fragments phery_uart0:UART_TXD(0:0)} hps_io_phery_uart1_RX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_RX direction input role hps_io_phery_uart1_RX fragments phery_uart1:UART_RXD(0:0)} hps_io_phery_uart1_TX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_TX direction output role hps_io_phery_uart1_TX fragments phery_uart1:UART_TXD(0:0)} hps_io_phery_uart1_CTS_N {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_CTS_N direction input role hps_io_phery_uart1_CTS_N fragments phery_uart1:UART_CTS_N(0:0)} hps_io_phery_uart1_RTS_N {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_RTS_N direction output role hps_io_phery_uart1_RTS_N fragments phery_uart1:UART_RTS_N(0:0)}}}} instances {phery_uart1 {signal_widths {} parameters {} location HPSPERIPHERALUART_X79_Y115_N96 entity_name twentynm_hps_peripheral_uart signal_default_terminations {} signal_terminations {}} @orderednames {phery_emac1 phery_sdmmc phery_usb1 phery_uart0 phery_uart1} phery_usb1 {signal_widths {} parameters {} location HPSPERIPHERALUSB_X79_Y117_N96 entity_name twentynm_hps_peripheral_usb signal_default_terminations {} signal_terminations {}} phery_emac1 {signal_widths {} parameters {} location HPSPERIPHERALEMAC_X78_Y154_N96 entity_name twentynm_hps_peripheral_emac signal_default_terminations {} signal_terminations {}} phery_uart0 {signal_widths {} parameters {} location HPSPERIPHERALUART_X79_Y114_N96 entity_name twentynm_hps_peripheral_uart signal_default_terminations {} signal_terminations {}} phery_sdmmc {signal_widths {} parameters {} location HPSPERIPHERALSDMMC_X78_Y165_N96 entity_name twentynm_hps_peripheral_sdmmc signal_default_terminations {} signal_terminations {}}} constraints {} intermediate_wire_count 28 raw_assigns {} interface_sim_style {} properties {GENERATE_ISW 1} wires_to_fragments {{intermediate 23} {output phery_usb1:USB_ULPI_DATA_OE(5:5)} {intermediate 24} {output phery_usb1:USB_ULPI_DATA_O(6:6)} {intermediate 25} {output phery_usb1:USB_ULPI_DATA_OE(6:6)} {intermediate 26} {output phery_usb1:USB_ULPI_DATA_O(7:7)} {intermediate 0} {output phery_emac1:EMAC_GMII_MDO_O(0:0)} {intermediate 27} {output phery_usb1:USB_ULPI_DATA_OE(7:7)} {intermediate 1} {output phery_emac1:EMAC_GMII_MDO_OE(0:0)} {intermediate 10} {output phery_sdmmc:SDMMC_DATA_O(3:3)} {intermediate 2} {output phery_sdmmc:SDMMC_CMD_O(0:0)} {intermediate 11} {output phery_sdmmc:SDMMC_DATA_OE(3:3)} {intermediate 12} {output phery_usb1:USB_ULPI_DATA_O(0:0)} {intermediate 3} {output phery_sdmmc:SDMMC_CMD_OE(0:0)} {intermediate 13} {output phery_usb1:USB_ULPI_DATA_OE(0:0)} {intermediate 4} {output phery_sdmmc:SDMMC_DATA_O(0:0)} {intermediate 14} {output phery_usb1:USB_ULPI_DATA_O(1:1)} {intermediate 5} {output phery_sdmmc:SDMMC_DATA_OE(0:0)} {intermediate 15} {output phery_usb1:USB_ULPI_DATA_OE(1:1)} {intermediate 6} {output phery_sdmmc:SDMMC_DATA_O(1:1)} {intermediate 16} {output phery_usb1:USB_ULPI_DATA_O(2:2)} {intermediate 7} {output phery_sdmmc:SDMMC_DATA_OE(1:1)} {intermediate 17} {output phery_usb1:USB_ULPI_DATA_OE(2:2)} {intermediate 8} {output phery_sdmmc:SDMMC_DATA_O(2:2)} {intermediate 18} {output phery_usb1:USB_ULPI_DATA_O(3:3)} {intermediate 9} {output phery_sdmmc:SDMMC_DATA_OE(2:2)} {intermediate 20} {output phery_usb1:USB_ULPI_DATA_O(4:4)} {intermediate 19} {output phery_usb1:USB_ULPI_DATA_OE(3:3)} {intermediate 21} {output phery_usb1:USB_ULPI_DATA_OE(4:4)} {intermediate 22} {output phery_usb1:USB_ULPI_DATA_O(5:5)}} raw_assign_sim_style {} wire_sim_style {}" />
  <parameter name="ignoreSimulation" value="true" />
  <parameter
     name="hps_parameter_map"
     value="H2F_DEBUG_APB_CLOCK_FREQ 100 quartus_ini_hps_ip_enable_jtag false MAINPLLGRP_NOC_CNT 4 SPIS1_Mode N/A MAINPLLGRP_SDMMC_CNT 900 test_iface_definition {DFT_IN_ADVANCE 1 input DFT_IN_ATPG_CLK_SEL_N 1 input DFT_IN_ATPG_MODE_N 1 input DFT_IN_BIST_CPU_SI 1 input DFT_IN_BIST_L2_SI 1 input DFT_IN_BIST_PERI_SI 3 input DFT_IN_BIST_RST_N 1 input DFT_IN_BIST_SE_N 1 input DFT_IN_BISTCLK 1 input DFT_IN_BISTEN_N 1 input DFT_IN_BWADJ 12 input DFT_IN_CLKF 13 input DFT_IN_CLKOD 11 input DFT_IN_CLKOD_CTL 1 input DFT_IN_CLKOD_SCANCLK 1 input DFT_IN_CLKOD_SCANIN 1 input DFT_IN_CLKR 6 input DFT_IN_COMPRESS_ENABLE_N 1 input DFT_IN_ECCBYP_N 1 input DFT_IN_ENSAT 1 input DFT_IN_FASTEN 1 input DFT_IN_FREECLK_EN_N 1 input DFT_IN_IO_CONTROL 20 input DFT_IN_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_IO_TEST_MODE_N 1 input DFT_IN_JTAG_MODE 1 input DFT_IN_JTAG_UPDATE_DR 1 input DFT_IN_JTGHIGHZ 1 input DFT_IN_L4MPCLK_DIV_CTL_N 1 input DFT_IN_MAINPLL_BG_PWRDN 1 input DFT_IN_MAINPLL_BG_RESET 1 input DFT_IN_MAINPLL_REG_PWRDN 1 input DFT_IN_MAINPLL_REG_RESET 1 input DFT_IN_MAINPLL_REG_TEST_SEL 1 input DFT_IN_MEM_CPU_SI 1 input DFT_IN_MEM_L2_SI 1 input DFT_IN_MEM_PERI_SI 3 input DFT_IN_MEM_SE_N 1 input DFT_IN_MPFE_ATPG_MODE_N 1 input DFT_IN_MPFE_CLK_SEL_N 1 input DFT_IN_MPFE_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_MPFE_OCC_BYPASS_N 1 input DFT_IN_MPFE_OCC_ENABLE_N 1 input DFT_IN_MPFE_OCC_SI 1 input DFT_IN_MPFE_PIPELINE_SCAN_EN_N 1 input DFT_IN_MPFE_SCANEN_N 1 input DFT_IN_MPFE_SCANIN 14 input DFT_IN_MPFE_TEST_CLK_0 1 input DFT_IN_MPFE_TEST_CLK_1 1 input DFT_IN_MPFE_TEST_CLK_2 1 input DFT_IN_MPFE_TEST_CLOCK_EN_N 1 input DFT_IN_MPFE_TEST_MODE_N 1 input DFT_IN_MTESTEN_N 1 input DFT_IN_NOC_LEFT_SCANIN 15 input DFT_IN_NOC_RIGHT_SCANIN 10 input DFT_IN_OCC_ENABLE_N 1 input DFT_IN_OUTRESET 1 input DFT_IN_OUTRESETALL 1 input DFT_IN_PERIPHPLL_BG_PWRDN 1 input DFT_IN_PERIPHPLL_BG_RESET 1 input DFT_IN_PERIPHPLL_REG_PWRDN 1 input DFT_IN_PERIPHPLL_REG_RESET 1 input DFT_IN_PERIPHPLL_REG_TEST_SEL 1 input DFT_IN_PINMUX_SCANEN 1 input DFT_IN_PINMUX_SCANIN 1 input DFT_IN_PIPELINE_SCAN_EN_N 1 input DFT_IN_PLL_CLK_TESTBUS_SEL 4 input DFT_IN_PLL_DEBUG_TESTBUS_SEL 4 input DFT_IN_PLL_REG_EXT_SEL 1 input DFT_IN_PLL_REG_TEST_DRV 1 input DFT_IN_PLL_REG_TEST_OUT 1 input DFT_IN_PLL_REG_TEST_REP 1 input DFT_IN_PLLBYPASS 1 input DFT_IN_PLLBYPASS_SEL_N 1 input DFT_IN_PLLTEST_INPUT_EN_N 1 input DFT_IN_PRBS_TEST_ENABLE_N 1 input DFT_IN_PWRDN 1 input DFT_IN_REG_TEST_INT_EN_N 1 input DFT_IN_RESET 1 input DFT_IN_SCANEN_N 1 input DFT_IN_STEP 1 input DFT_IN_TCK 1 input DFT_IN_TDI 1 input DFT_IN_TEST 1 input DFT_IN_TEST_CLOCK 1 input DFT_IN_TEST_CLOCK_EN_N 60 input DFT_IN_TEST_INIT_N 1 input DFT_IN_TEST_SI 50 input DFT_IN_TESTMODE_N 1 input DFX_IN_RINGO_DATAIN 1 input DFX_IN_RINGO_ENABLE_N 1 input DFX_IN_RINGO_SCAN_EN_N 1 input DFX_IN_T2_CLK 1 input DFX_IN_T2_DATAIN 1 input DFX_IN_T2_SCAN_EN_N 1 input DFT_OUT_BIST_CPU_SO 1 output DFT_OUT_BIST_L2_SO 1 output DFT_OUT_BIST_PERI_SO 3 output DFT_OUT_CLKOD_SCANOUT 1 output DFT_OUT_MAINPLL_CLKOUT_0_7 1 output DFT_OUT_MAINPLL_CLKOUT_8_15 1 output DFT_OUT_MAINPLL_DEBUGOUT 1 output DFT_OUT_MAINPLL_REG_TEST_INT 1 output DFT_OUT_MAINPLL_REG_TEST_SIG 1 output DFT_OUT_MEM_CPU_SO 1 output DFT_OUT_MEM_L2_SO 1 output DFT_OUT_MEM_PERI_SO 3 output DFT_OUT_MPFE_OCC_SO 1 output DFT_OUT_MPFE_SCANOUT 14 output DFT_OUT_NOC_LEFT_SCANOUT 15 output DFT_OUT_NOC_RIGHT_SCANOUT 10 output DFT_OUT_PERIPHPLL_CLKOUT_0_7 1 output DFT_OUT_PERIPHPLL_CLKOUT_8_15 1 output DFT_OUT_PERIPHPLL_DEBUGOUT 1 output DFT_OUT_PERIPHPLL_REG_TEST_INT 1 output DFT_OUT_PERIPHPLL_REG_TEST_SIG 1 output DFT_OUT_PINMUX_SCANOUT 1 output DFT_OUT_SECMGR_POR_RST_N 1 output DFT_OUT_TDO 1 output DFT_OUT_TEST_SO 50 output DFT_OUT_TESTMODE_STATUS 1 output DFX_OUT_DCLK 1 output DFX_OUT_FPGA_DATA 18 output DFX_OUT_FPGA_L4_SYS_FREE_CLK 1 output DFX_OUT_FPGA_S2F_NTRST 1 output DFX_OUT_PR_REQUEST 1 output DFX_OUT_RINGO_DATAOUT 1 output DFX_OUT_S2F_DATA 32 output DFX_OUT_T2_DATAOUT 4 output} H2F_AXI_CLOCK_FREQ 100 I2CEMAC0_PinMuxing Unused QSPI_PinMuxing Unused MAINPLLGRP_MPU_CNT 1 quartus_ini_hps_ip_enable_a10_advanced_options false CLK_SDMMC_SOURCE 1 JAVA_WARNING_MSG {} S2FINTERRUPT_NAND_Enable false JAVA_ERROR_MSG {} I2CEMAC2_Mode N/A CLK_EMAC_PTP_SOURCE 1 DB_iface_ports {emac0_tx_clk_in {@orderednames emac0_clk_tx_i emac0_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} emac0_gtx_clk {emac0_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk} @orderednames emac0_phy_txclk_o} spim0 {spim0_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim0_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim0_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim0_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim0_mosi_o {direction Output atom_signal_name mosi_o role mosi_o} spim0_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim0_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o}} emac1_gtx_clk {@orderednames emac1_phy_txclk_o emac1_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} spim1 {spim1_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim1_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o} spim1_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim1_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim1_mosi_o spim1_miso_i spim1_ss_in_n spim1_mosi_oe spim1_ss0_n_o spim1_ss1_n_o spim1_ss2_n_o spim1_ss3_n_o} spim1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim1_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim1_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim1_mosi_o {direction Output atom_signal_name mosi_o role mosi_o}} emac2_gtx_clk {@orderednames emac2_phy_txclk_o emac2_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} sdmmc_clk_in {@orderednames sdmmc_clk_in sdmmc_clk_in {direction Input atom_signal_name clk_in role clk}} i2cemac1_scl_in {i2c_emac1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac1_scl_i} spim0_sclk_out {spim0_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim0_sclk_out} qspi {qspi_ss_o {direction Output atom_signal_name ss_o role ss_o} qspi_io0_i {direction Input atom_signal_name io0_i role io0_i} qspi_io2_wpn_o {direction Output atom_signal_name io2_wpn_o role io2_wpn_o} qspi_io1_i {direction Input atom_signal_name io1_i role io1_i} @orderednames {qspi_io0_i qspi_io1_i qspi_io2_i qspi_io3_i qspi_io0_o qspi_io1_o qspi_io2_wpn_o qspi_io3_hold_o qspi_mo_oe qspi_ss_o} qspi_io2_i {direction Input atom_signal_name io2_i role io2_i} qspi_io0_o {direction Output atom_signal_name io0_o role io0_o} qspi_io3_hold_o {direction Output atom_signal_name io3_hold_o role io3_hold_o} qspi_io1_o {direction Output atom_signal_name io1_o role io1_o} qspi_io3_i {direction Input atom_signal_name io3_i role io3_i} qspi_mo_oe {direction Output atom_signal_name mo_oe role mo_oe}} i2cemac1_clk {i2c_emac1_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac1_scl_oe} emac0 {emac0_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac0_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} @orderednames {emac0_phy_txd_o emac0_phy_mac_speed_o emac0_phy_txen_o emac0_phy_txer_o emac0_phy_rxdv_i emac0_phy_rxer_i emac0_phy_rxd_i emac0_phy_col_i emac0_phy_crs_i emac0_gmii_mdo_o emac0_gmii_mdo_o_e emac0_gmii_mdi_i emac0_ptp_pps_o emac0_ptp_aux_ts_trig_i emac0_ptp_tstmp_data emac0_ptp_tstmp_en} emac0_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac0_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac0_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac0_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac0_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac0_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac0_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac0_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac0_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac0_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac0_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac0_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac0_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac0_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o}} emac1 {emac1_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} @orderednames {emac1_phy_mac_speed_o emac1_phy_txd_o emac1_phy_txen_o emac1_phy_txer_o emac1_phy_rxdv_i emac1_phy_rxer_i emac1_phy_rxd_i emac1_phy_col_i emac1_phy_crs_i emac1_gmii_mdo_o emac1_gmii_mdo_o_e emac1_gmii_mdi_i emac1_ptp_pps_o emac1_ptp_aux_ts_trig_i emac1_ptp_tstmp_data emac1_ptp_tstmp_en} emac1_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac1_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac1_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac1_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac1_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac1_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac1_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac1_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac1_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} emac1_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac1_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac1_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac1_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac1_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac1_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i}} emac2 {emac2_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} @orderednames {emac2_phy_mac_speed_o emac2_phy_txd_o emac2_phy_txen_o emac2_phy_txer_o emac2_phy_rxdv_i emac2_phy_rxer_i emac2_phy_rxd_i emac2_phy_col_i emac2_phy_crs_i emac2_gmii_mdo_o emac2_gmii_mdo_o_e emac2_gmii_mdi_i emac2_ptp_pps_o emac2_ptp_aux_ts_trig_i emac2_ptp_tstmp_data emac2_ptp_tstmp_en} emac2_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac2_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac2_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac2_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac2_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac2_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac2_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac2_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac2_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac2_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac2_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac2_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac2_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac2_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac2_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i}} spis0_sclk_in {spis0_sclk_in {direction Input atom_signal_name clk role clk} @orderednames spis0_sclk_in} spis1_sclk_in {@orderednames spis1_sclk_in spis1_sclk_in {direction Input atom_signal_name clk role clk}} trace_s2f_clk {@orderednames trace_s2f_clk trace_s2f_clk {direction Output atom_signal_name s2f_clk role clk}} i2cemac0_scl_in {i2c_emac0_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac0_scl_i} emac0_tx_reset {emac0_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n} @orderednames emac0_rst_clk_tx_n_o} sdmmc {@orderednames {sdmmc_vs_o sdmmc_pwr_ena_o sdmmc_wp_i sdmmc_cdn_i sdmmc_card_intn_i sdmmc_cmd_i sdmmc_cmd_o sdmmc_cmd_oe sdmmc_data_i sdmmc_data_o sdmmc_data_oe} sdmmc_cmd_oe {direction Output atom_signal_name cmd_oe role cmd_oe} sdmmc_pwr_ena_o {direction Output atom_signal_name pwr_ena_o role pwr_ena_o} sdmmc_card_intn_i {direction Input atom_signal_name card_intn_i role card_intn_i} sdmmc_cmd_o {direction Output atom_signal_name cmd_o role cmd_o} sdmmc_data_i {direction Input atom_signal_name data_i role data_i} sdmmc_cdn_i {direction Input atom_signal_name cdn_i role cdn_i} sdmmc_data_oe {direction Output atom_signal_name data_oe role data_oe} sdmmc_vs_o {direction Output atom_signal_name vs_o role vs_o} sdmmc_wp_i {direction Input atom_signal_name wp_i role wp_i} sdmmc_data_o {direction Output atom_signal_name data_o role data_o} sdmmc_cmd_i {direction Input atom_signal_name cmd_i role cmd_i}} spim1_sclk_out {spim1_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim1_sclk_out} emac1_rx_clk_in {emac1_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac1_clk_rx_i} i2c0_clk {@orderednames i2c0_scl_oe i2c0_scl_oe {direction Output atom_signal_name scl_oe role clk}} emac1_tx_clk_in {@orderednames emac1_clk_tx_i emac1_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} i2cemac0 {i2c_emac0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c_emac0_sda_i i2c_emac0_sda_oe} i2c_emac0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac1_tx_reset {@orderednames emac1_rst_clk_tx_n_o emac1_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2cemac1 {@orderednames {i2c_emac1_sda_i i2c_emac1_sda_oe} i2c_emac1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} i2c_emac1_sda_i {direction Input atom_signal_name sda_i role sda_i}} i2cemac2 {i2c_emac2_sda_i {direction Input atom_signal_name sda_i role sda_i} @orderednames {i2c_emac2_sda_i i2c_emac2_sda_oe} i2c_emac2_sda_oe {direction Output atom_signal_name sda_oe role sda_oe}} emac0_rx_reset {@orderednames emac0_rst_clk_rx_n_o emac0_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n}} emac2_tx_reset {@orderednames emac2_rst_clk_tx_n_o emac2_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2c1_scl_in {i2c1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c1_scl_i} emac2_rx_clk_in {@orderednames emac2_clk_rx_i emac2_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk}} sdmmc_cclk {@orderednames sdmmc_cclk_out sdmmc_cclk_out {direction Output atom_signal_name cclk_o role clk}} emac2_md_clk {@orderednames emac2_gmii_mdc_o emac2_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk}} emac1_rx_reset {emac1_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac1_rst_clk_rx_n_o} emac2_tx_clk_in {emac2_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk} @orderednames emac2_clk_tx_i} uart0 {uart0_out1_n {direction Output atom_signal_name out1_n role out1_n} uart0_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} @orderednames {uart0_cts_n uart0_dsr_n uart0_dcd_n uart0_ri_n uart0_rx uart0_dtr_n uart0_rts_n uart0_out1_n uart0_out2_n uart0_tx} uart0_rx {direction Input atom_signal_name rx role rx} uart0_rts_n {direction Output atom_signal_name rts_n role rts_n} uart0_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart0_cts_n {direction Input atom_signal_name cts_n role cts_n} uart0_out2_n {direction Output atom_signal_name out2_n role out2_n} uart0_tx {direction Output atom_signal_name tx role tx} uart0_ri_n {direction Input atom_signal_name ri_n role ri_n} uart0_dcd_n {direction Input atom_signal_name dcd_n role dcd_n}} i2cemac0_clk {@orderednames i2c_emac0_scl_oe i2c_emac0_scl_oe {direction Output atom_signal_name scl_oe role clk}} uart1 {uart1_tx {direction Output atom_signal_name tx role tx} uart1_ri_n {direction Input atom_signal_name ri_n role ri_n} uart1_dcd_n {direction Input atom_signal_name dcd_n role dcd_n} @orderednames {uart1_cts_n uart1_dsr_n uart1_dcd_n uart1_ri_n uart1_rx uart1_dtr_n uart1_rts_n uart1_out1_n uart1_out2_n uart1_tx} uart1_out1_n {direction Output atom_signal_name out1_n role out1_n} uart1_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} uart1_rx {direction Input atom_signal_name rx role rx} uart1_rts_n {direction Output atom_signal_name rts_n role rts_n} uart1_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart1_cts_n {direction Input atom_signal_name cts_n role cts_n} uart1_out2_n {direction Output atom_signal_name out2_n role out2_n}} i2c0_scl_in {@orderednames i2c0_scl_i i2c0_scl_i {direction Input atom_signal_name scl_i role clk}} i2cemac2_clk {i2c_emac2_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac2_scl_oe} trace {trace_data {direction Output atom_signal_name data role data} @orderednames {trace_clk_ctl trace_clkin trace_data} trace_clk_ctl {direction Input atom_signal_name clk_ctl role clk_ctl} trace_clkin {direction Input atom_signal_name clkin role clkin}} emac1_md_clk {emac1_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac1_gmii_mdc_o} cm {@orderednames {}} qspi_sclk_out {qspi_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames qspi_sclk_out} qspi_s2f_clk {qspi_s2f_clk {direction Output atom_signal_name s2f_clk role clk} @orderednames qspi_s2f_clk} emac2_rx_reset {emac2_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac2_rst_clk_rx_n_o} emac0_md_clk {emac0_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac0_gmii_mdc_o} i2c1_clk {@orderednames i2c1_scl_oe i2c1_scl_oe {direction Output atom_signal_name scl_oe role clk}} nand {nand_ale_o {direction Output atom_signal_name ale_o role ale_o} nand_adq_o {direction Output atom_signal_name adq_o role adq_o} nand_wp_o {direction Output atom_signal_name wp_n_o role wp_n_o} nand_rdy_busy_i {direction Input atom_signal_name rdy_busy_i role rdy_busy_i} nand_adq_oe {direction Output atom_signal_name adq_oe role adq_oe} @orderednames {nand_adq_i nand_adq_oe nand_adq_o nand_ale_o nand_ce_o nand_cle_o nand_re_o nand_rdy_busy_i nand_we_o nand_wp_o} nand_re_o {direction Output atom_signal_name re_n_o role re_n_o} nand_cle_o {direction Output atom_signal_name cle_o role cle_o} nand_adq_i {direction Input atom_signal_name adq_i role adq_i} nand_ce_o {direction Output atom_signal_name ce_n_o role ce_n_o} nand_we_o {direction Output atom_signal_name we_n_o role we_n_o}} usb0 {usb0_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} usb0_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb0_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} @orderednames {usb0_ulpi_dir usb0_ulpi_nxt usb0_ulpi_data_i usb0_ulpi_stp usb0_ulpi_data_o usb0_ulpi_data_oe} usb0_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb0_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o} usb0_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe}} usb1_clk_in {usb1_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb1_ulpi_clk} usb1 {usb1_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe} usb1_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} @orderednames {usb1_ulpi_dir usb1_ulpi_nxt usb1_ulpi_data_i usb1_ulpi_stp usb1_ulpi_data_o usb1_ulpi_data_oe} usb1_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb1_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} usb1_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb1_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o}} sdmmc_reset {sdmmc_rstn_o {direction Output atom_signal_name rstn_o role reset} @orderednames sdmmc_rstn_o} spis0 {spis0_miso_o {direction Output atom_signal_name miso_o role miso_o} spis0_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} @orderednames {spis0_mosi_i spis0_ss_in_n spis0_miso_o spis0_miso_oe} spis0_mosi_i {direction Input atom_signal_name mosi_i role mosi_i} spis0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n}} spis1 {spis1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} @orderednames {spis1_mosi_i spis1_ss_in_n spis1_miso_o spis1_miso_oe} spis1_miso_o {direction Output atom_signal_name miso_o role miso_o} spis1_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} spis1_mosi_i {direction Input atom_signal_name mosi_i role mosi_i}} usb0_clk_in {usb0_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb0_ulpi_clk} i2cemac2_scl_in {@orderednames i2c_emac2_scl_i i2c_emac2_scl_i {direction Input atom_signal_name scl_i role clk}} i2c0 {i2c0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c0_sda_i i2c0_sda_oe} i2c0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac0_rx_clk_in {emac0_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac0_clk_rx_i} i2c1 {i2c1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {direction Input atom_signal_name sda_i role sda_i}}} EMAC2_Mode N/A CLK_NOC_CNT 0 DB_periph_ifaces {@orderednames {CM EMAC0 EMAC1 EMAC2 NAND QSPI SDMMC USB0 USB1 SPIM0 SPIM1 SPIS0 SPIS1 TRACE UART0 UART1 I2C0 I2C1 I2CEMAC0 I2CEMAC1 I2CEMAC2} NAND {interfaces {nand {properties {} direction Input @no_export 0 type conduit} @orderednames nand} atom_name hps_interface_peripheral_nand} SPIM0 {interfaces {spim0_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim0 spim0_sclk_out} spim0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB0 {interfaces {usb0_clk_in {properties {} direction Input @no_export 0 type clock} @orderednames {usb0 usb0_clk_in} usb0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} SPIM1 {interfaces {spim1_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim1 spim1_sclk_out} spim1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB1 {interfaces {@orderednames {usb1 usb1_clk_in} usb1_clk_in {properties {} direction Input @no_export 0 type clock} usb1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} I2CEMAC0 {interfaces {i2cemac0 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac0_scl_in i2cemac0_clk i2cemac0} i2cemac0_clk {properties {} direction Output @no_export 0 type clock} i2cemac0_scl_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART0 {interfaces {uart0 {properties {} direction Input @no_export 0 type conduit} @orderednames uart0} atom_name hps_interface_peripheral_uart} I2CEMAC1 {interfaces {i2cemac1_scl_in {properties {} direction Input @no_export 0 type clock} i2cemac1 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac1_scl_in i2cemac1_clk i2cemac1} i2cemac1_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART1 {interfaces {uart1 {properties {} direction Input @no_export 0 type conduit} @orderednames uart1} atom_name hps_interface_peripheral_uart} QSPI {interfaces {qspi_sclk_out {properties {} direction Output @no_export 0 type clock} qspi_s2f_clk {properties {} direction Output @no_export 0 type clock} qspi {properties {} direction Input @no_export 0 type conduit} @orderednames {qspi_sclk_out qspi_s2f_clk qspi}} atom_name hps_interface_peripheral_qspi} I2CEMAC2 {interfaces {i2cemac2_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2cemac2_scl_in i2cemac2_clk i2cemac2} i2cemac2 {properties {} direction Input @no_export 0 type conduit} i2cemac2_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} EMAC0 {interfaces {emac0_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac0_rx_reset {properties {associatedClock emac0_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac0_gtx_clk {properties {} direction Output @no_export 0 type clock} @orderednames {emac0 emac0_md_clk emac0_rx_clk_in emac0_tx_clk_in emac0_gtx_clk emac0_tx_reset emac0_rx_reset} emac0_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac0 {properties {} direction Input @no_export 0 type conduit} emac0_md_clk {properties {} direction Output @no_export 0 type clock} emac0_tx_reset {properties {associatedClock emac0_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset}} atom_name hps_interface_peripheral_emac} TRACE {interfaces {@orderednames {trace_s2f_clk trace} trace_s2f_clk {properties {} direction Output @no_export 0 type clock} trace {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_tpiu_trace} SPIS0 {interfaces {spis0_sclk_in {properties {} direction Input @no_export 0 type clock} @orderednames {spis0 spis0_sclk_in} spis0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_slave} EMAC1 {interfaces {emac1_md_clk {properties {} direction Output @no_export 0 type clock} emac1_tx_reset {properties {associatedClock emac1_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} @orderednames {emac1 emac1_md_clk emac1_rx_clk_in emac1_tx_clk_in emac1_gtx_clk emac1_tx_reset emac1_rx_reset} emac1_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac1_rx_reset {properties {associatedClock emac1_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac1_gtx_clk {properties {} direction Output @no_export 0 type clock} emac1_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_emac} SPIS1 {interfaces {spis1 {properties {} direction Input @no_export 0 type conduit} @orderednames {spis1 spis1_sclk_in} spis1_sclk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_spi_slave} CM {interfaces {cm {properties {} direction Input @no_export 0 type conduit} @orderednames cm}} EMAC2 {interfaces {emac2_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac2 {properties {} direction Input @no_export 0 type conduit} @orderednames {emac2 emac2_md_clk emac2_rx_clk_in emac2_tx_clk_in emac2_gtx_clk emac2_tx_reset emac2_rx_reset} emac2_md_clk {properties {} direction Output @no_export 0 type clock} emac2_tx_reset {properties {associatedClock emac2_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac2_rx_reset {properties {associatedClock emac2_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_gtx_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_emac} SDMMC {interfaces {sdmmc_cclk {properties {} direction Output @no_export 0 type clock} sdmmc {properties {} direction Input @no_export 0 type conduit} @orderednames {sdmmc sdmmc_reset sdmmc_clk_in sdmmc_cclk} sdmmc_reset {properties {synchronousEdges none} direction Output @no_export 0 type reset} sdmmc_clk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_sdmmc} I2C0 {interfaces {i2c0_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2c0_scl_in i2c0_clk i2c0} i2c0 {properties {} direction Input @no_export 0 type conduit} i2c0_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} I2C1 {interfaces {i2c1_clk {properties {} direction Output @no_export 0 type clock} @orderednames {i2c1_scl_in i2c1_clk i2c1} i2c1_scl_in {properties {} direction Input @no_export 0 type clock} i2c1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_i2c}} NOCDIV_L4SPCLK 2 SDMMC_Mode 4-bit UART0_PinMuxing IO F2S_Width 0 dev_database {} FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT 100 S2FINTERRUPT_FPGAMANAGER_Enable false F2H_SDRAM0_CLOCK_FREQ 100 NOCDIV_CS_ATCLK 0 EMAC2_SWITCH_Enable false CLK_MPU_CNT 0 S2FINTERRUPT_USB1_Enable false SDMMC_PinMuxing IO CLK_S2F_USER0_SOURCE 0 MAINPLLGRP_S2F_USER0_CNT 11 DB_port_pins {spim0_miso_i {0 rxd} usb0_ulpi_stp {0 ulpi_stp} emac0_ptp_aux_ts_trig_i {0 ts_trig} uart1_dsr_n {0 dsr_n} spim0_ss1_n_o {0 ss_cs1} qspi_io0_o {0 mo0} emac1_ptp_pps_o {0 ptp_pps} emac1_phy_txclk_o {0 tx_clk_o} spim1_ss1_n_o {0 ss_cs1} sdmmc_clk_in {0 clk_in} emac0_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_ptp_tstmp_en {0 ptp_tstmp_en} emac1_clk_tx_i {0 tx_clk_i} uart1_dcd_n {0 dcd_n} spim0_ss3_n_o {0 ss_cs3} spim0_sclk_out {0 sclk_out} spis1_miso_o {0 txd} spim1_ss3_n_o {0 ss_cs3} emac1_gmii_mdi_i {0 mdi} emac0_phy_rxer_i {0 rxer} emac1_rst_clk_tx_n_o {0 rst_clk_tx_n_o} emac0_clk_rx_i {0 rx_clk} uart0_rts_n {0 rts_n} spis0_sclk_in {0 sclk_in} trace_s2f_clk {0 s2f_clk} i2c_emac0_sda_i {0 ic_data_in_a} spis1_sclk_in {0 sclk_in} usb1_ulpi_stp {0 ulpi_stp} emac2_gmii_mdo_o {0 mdo} emac1_phy_rxdv_i {0 rxdv} i2c1_scl_oe {0 ic_clk_oe} uart1_cts_n {0 cts_n} emac0_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} uart1_ri_n {0 ri_n} spis0_miso_o {0 txd} emac2_clk_tx_i {0 tx_clk_i} emac0_gmii_mdc_o {0 mdc} emac1_phy_col_i {0 col} emac2_phy_txen_o {0 txen} uart0_rx {0 sin} spim1_sclk_out {0 sclk_out} qspi_io1_i {0 mi1} emac0_rst_clk_tx_n_o {0 rst_clk_tx_n_o} i2c_emac2_scl_i {0 ic_clk_in_a} i2c1_sda_i {0 ic_data_in_a} emac1_phy_crs_i {0 crs} usb0_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} sdmmc_cmd_i {0 ccmd_i} emac2_phy_txer_o {0 txer} uart0_dsr_n {0 dsr_n} spis0_miso_oe {0 ssi_oe_n} emac1_clk_rx_i {0 rx_clk} i2c0_scl_oe {0 ic_clk_oe} spis1_miso_oe {0 ssi_oe_n} emac1_ptp_aux_ts_trig_i {0 ts_trig} uart0_dcd_n {0 dcd_n} qspi_io1_o {0 mo1} emac2_ptp_pps_o {0 ptp_pps} usb0_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} usb0_ulpi_nxt {0 ulpi_nxt} emac0_gmii_mdo_o_e {0 mdo_en} emac0_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac1_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} sdmmc_cmd_o {0 ccmd_o} sdmmc_card_intn_i {0 card_int_n} sdmmc_pwr_ena_o {0 pwer_en_o} emac1_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac2_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} sdmmc_cclk_out {0 cclk_out} sdmmc_rstn_o {0 rst_out_n} sdmmc_cdn_i {0 cd_i_n} emac0_gmii_mdo_o {0 mdo} i2c_emac2_scl_oe {0 ic_clk_oe} i2c1_sda_oe {0 ic_data_oe} uart0_cts_n {0 cts_n} usb0_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} sdmmc_vs_o {0 vs_o} emac2_clk_rx_i {0 rx_clk} emac0_phy_txen_o {0 txen} emac0_ptp_tstmp_en {0 ptp_tstmp_en} uart1_dtr_n {0 dtr_n} emac1_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_scl_i {0 ic_clk_in_a} i2c0_sda_i {0 ic_data_in_a} usb1_ulpi_nxt {0 ulpi_nxt} emac2_phy_col_i {0 col} qspi_io2_i {0 mi2} nand_adq_i {0 adq_in0 1 adq_in1 2 adq_in2 3 adq_in3 4 adq_in4 5 adq_in5 6 adq_in6 7 adq_in7 8 adq_in8 10 adq_in10 9 adq_in9 11 adq_in11 12 adq_in12 13 adq_in13 14 adq_in14 15 adq_in15} emac2_gmii_mdi_i {0 mdi} emac0_phy_txer_o {0 txer} uart0_tx {0 sout} spis1_mosi_i {0 rxd} spis0_ss_in_n {0 ss_in_n} spim1_mosi_o {0 txd} emac2_phy_crs_i {0 crs} emac1_phy_rxer_i {0 rxer} i2c_emac1_scl_oe {0 ic_clk_oe} i2c0_sda_oe {0 ic_data_oe} spis1_ss_in_n {0 ss_in_n} nand_ale_o {0 ale_out} spim0_ss0_n_o {0 ss_cs0} usb0_ulpi_dir {0 ulpi_dir} emac0_phy_txclk_o {0 tx_clk_o} uart1_out1_n {0 out1_n} spim1_ss0_n_o {0 ss_cs0} sdmmc_cmd_oe {0 ccmd_en} nand_cle_o {0 cle_out} uart0_ri_n {0 ri_n} spim0_ss2_n_o {0 ss_cs2} qspi_io3_hold_o {0 mo3_hold} emac2_phy_txclk_o {0 tx_clk_o} emac2_ptp_aux_ts_trig_i {0 ts_trig} emac2_phy_rxdv_i {0 rxdv} spim1_ss2_n_o {0 ss_cs2} usb0_ulpi_clk {0 ulpi_clk} nand_adq_o {0 adq_out0 1 adq_out1 2 adq_out2 3 adq_out3 4 adq_out4 5 adq_out5 6 adq_out6 7 adq_out7 8 adq_out8 10 adq_out10 9 adq_out9 11 adq_out11 12 adq_out12 13 adq_out13 14 adq_out14 15 adq_out15} sdmmc_data_i {0 cdata_in0 4 cdata_in4 5 cdata_in5 1 cdata_in1 2 cdata_in2 6 cdata_in6 7 cdata_in7 3 cdata_in3} emac2_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_gmii_mdc_o {0 mdc} uart1_rx {0 sin} spis0_mosi_i {0 rxd} spim0_mosi_o {0 txd} emac2_gmii_mdo_o_e {0 mdo_en} i2c_emac2_sda_oe {0 ic_data_oe} i2c_emac0_scl_oe {0 ic_clk_oe} trace_data {17 d17 0 d0 18 d18 1 d1 20 d20 19 d19 2 d2 21 d21 3 d3 22 d22 4 d4 23 d23 5 d5 6 d6 24 d24 25 d25 7 d7 8 d8 26 d26 27 d27 9 d9 10 d10 11 d11 28 d28 29 d29 12 d12 30 d30 31 d31 13 d13 14 d14 15 d15 16 d16} sdmmc_data_oe {0 cdata_out_en0 4 cdata_out_en4 5 cdata_out_en5 1 cdata_out_en1 2 cdata_out_en2 6 cdata_out_en6 7 cdata_out_en7 3 cdata_out_en3} qspi_s2f_clk {0 s2f_clk} qspi_sclk_out {0 sck_out} uart0_out1_n {0 out1_n} spim0_ss_in_n {0 ss_in_n} nand_rdy_busy_i {0 rdy_bsy_in0 1 rdy_bsy_in1 2 rdy_bsy_in2 3 rdy_bsy_in3} nand_adq_oe {0 adq_oe0} uart0_dtr_n {0 dtr_n} spim1_ss_in_n {0 ss_in_n} usb1_ulpi_dir {0 ulpi_dir} sdmmc_data_o {0 cdata_out0 4 cdata_out4 5 cdata_out5 1 cdata_out1 2 cdata_out2 6 cdata_out6 7 cdata_out7 3 cdata_out3} qspi_mo_oe {0 n_mo_en0 1 n_mo_en1 2 n_mo_en2 3 n_mo_en3} emac2_ptp_tstmp_data {0 ptp_tstmp_data} i2c_emac2_sda_i {0 ic_data_in_a} i2c_emac0_scl_i {0 ic_clk_in_a} emac2_ptp_tstmp_en {0 ptp_tstmp_en} emac0_gmii_mdi_i {0 mdi} usb1_ulpi_clk {0 ulpi_clk} nand_wp_o {0 wp_outn} emac2_rst_clk_rx_n_o {0 rst_clk_rx_n_o} emac2_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_sda_oe {0 ic_data_oe} qspi_io3_i {0 mi3} i2c1_scl_i {0 ic_clk_in_a} qspi_ss_o {0 n_ss_out0 1 n_ss_out1 2 n_ss_out2 3 n_ss_out3} qspi_io2_wpn_o {0 mo2_wpn} emac0_phy_rxdv_i {0 rxdv} emac0_ptp_pps_o {0 ptp_pps} emac1_gmii_mdo_o {0 mdo} trace_clk_ctl {0 clk_ctl} nand_we_o {0 we_outn} emac1_ptp_tstmp_data {0 ptp_tstmp_data} uart1_out2_n {0 out2_n} emac1_phy_txen_o {0 txen} emac1_rst_clk_rx_n_o {0 rst_clk_rx_n_o} i2c_emac0_sda_oe {0 ic_data_oe} usb1_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} nand_re_o {0 re_outn} trace_clkin {0 clkin} emac1_phy_txer_o {0 txer} uart1_tx {0 sout} usb1_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} emac2_phy_rxer_i {0 rxer} spim1_miso_i {0 rxd} emac0_ptp_tstmp_data {0 ptp_tstmp_data} uart1_rts_n {0 rts_n} uart0_out2_n {0 out2_n} sdmmc_wp_i {0 wp_i} emac0_clk_tx_i {0 tx_clk_i} i2c_emac1_sda_i {0 ic_data_in_a} spim0_mosi_oe {0 ssi_oe_n} usb1_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} emac0_phy_col_i {0 col} emac0_rst_clk_rx_n_o {0 rst_clk_rx_n_o} spim1_mosi_oe {0 ssi_oe_n} qspi_io0_i {0 mi0} emac0_phy_crs_i {0 crs} emac1_gmii_mdo_o_e {0 mdo_en} nand_ce_o {0 ce_outn0 1 ce_outn1 2 ce_outn2 3 ce_outn3} emac2_gmii_mdc_o {0 mdc} i2c0_scl_i {0 ic_clk_in_a} emac2_rst_clk_tx_n_o {0 rst_clk_tx_n_o}} quartus_ini_hps_ip_boot_from_fpga_ready false MAINPLLGRP_GPIO_DB_CNT 900 MAINPLLGRP_VCO_DENOM 1 USB0_PinMuxing Unused S2F_Width 0 TRACE_Mode N/A I2CEMAC2_PinMuxing Unused S2FINTERRUPT_I2C1_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN 100 S2FINTERRUPT_CLOCKPERIPHERAL_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN 100 DEFAULT_MPU_CLK 1000 H2F_COLD_RST_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK 2.5 MAINPLLGRP_EMACB_CNT 900 S2FINTERRUPT_I2CEMAC1_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK 100 MAINPLLGRP_EMAC_PTP_CNT 900 PERI_PLL_AUTO_VCO_FREQ 1000 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN 100 F2H_SDRAM1_CLOCK_FREQ 100 EMAC0_CLK 250 DMA_PeriphId_DERIVED {0 1 2 3 4 5 6 7} BOOT_FROM_FPGA_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN 100 PERPLLGRP_NOC_CNT 900 Quad_4_Save {} PERPLLGRP_HMC_PLL_REF_CNT 900 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK 2.5 DMA_Enable {No No No No No No No No} FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK 100 Quad_1_Save {} EMAC1_PTP false eosc1_clk_mhz 25.0 F2H_DBG_RST_Enable false PERPLLGRP_MPU_CNT 900 F2SDRAM2_DELAY 4 S2FINTERRUPT_GPIO_Enable false H2F_USER0_CLK_FREQ 175 H2F_USER0_CLK_Enable true FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN 100 UART0_Mode No_flow_control F2H_SDRAM2_CLOCK_FREQ 100 NOCDIV_L4MPCLK 1 H2F_PENDING_RST_Enable false I2C0_PinMuxing Unused S2FINTERRUPT_SPIS1_Enable false S2FINTERRUPT_SPIM0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK 100 USB1_Mode default S2FINTERRUPT_DMA_Enable false H2F_CTI_CLOCK_FREQ 100 SPIM1_PinMuxing Unused QSPI_Mode N/A F2SDRAM0_ENABLED true CLK_EMACB_SOURCE 1 SPIS0_Mode N/A MAINPLLGRP_VCO_NUMER 159 EMAC0_PinMuxing Unused SPIS0_PinMuxing Unused PERPLLGRP_S2F_USER1_CNT 900 CM_PinMuxing Unused SPIM1_Mode N/A FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK 100 PERPLLGRP_SDMMC_CNT 9 S2FINTERRUPT_UART0_Enable false TESTIOCTRL_PERICLKSEL 8 pin_muxing_check {} SECURITY_MODULE_Enable false S2FINTERRUPT_SYSTIMER_Enable false S2FINTERRUPT_EMAC2_Enable false quartus_ini_hps_ip_enable_sdmmc_clk_in false H2F_USER1_CLK_Enable false RUN_INTERNAL_BUILD_CHECKS 0 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN 100 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN 100 I2CEMAC1_Mode N/A F2H_AXI_CLOCK_FREQ 100 F2H_SDRAM3_CLOCK_FREQ 100 CLK_NOC_SOURCE 0 TESTIOCTRL_DEBUGCLKSEL 16 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN 100 MPU_CLK_VCCL 0 EMAC1_Mode RGMII_with_MDIO USE_DEFAULT_MPU_CLK false S2FINTERRUPT_HMC_Enable false GP_Enable false eosc1_clk_hz 0 S2FINTERRUPT_EMAC0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK 100 MAINPLLGRP_PERIPH_REF_CNT 900 quartus_ini_hps_ip_overide_f2sdram_delay false NAND_PinMuxing Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT 100 EMAC2_CLK 250 GPIO_REF_CLK 4 OVERIDE_PERI_PLL false PERPLLGRP_EMAC_PTP_CNT 19 EMAC2_PinMuxing Unused DEBUG_APB_Enable false EMIF_BYPASS_CHECK false F2SDRAM_PORT_CONFIG 6 F2H_FREE_CLK_Enable false PERPLLGRP_VCO_DENOM 1 F2H_SDRAM4_CLOCK_FREQ 100 JTAG_Enable false EMAC2SEL 0 MAINPLLGRP_HMC_PLL_REF_CNT 900 CTI_Enable false BSEL_EN false SDMMC_REF_CLK 200 H2F_LW_AXI_CLOCK_FREQ 100000000 PERPLLGRP_EMACB_CNT 900 F2H_FREE_CLK_FREQ 200 F2H_COLD_RST_Enable true MAINPLLGRP_EMACA_CNT 900 Quad_3_Save {} H2F_USER1_CLK_FREQ 400 L4_SYS_FREE_CLK 1 LWH2F_Enable 1 F2SDRAM1_ENABLED false I2CEMAC1_PinMuxing Unused F2H_SDRAM5_CLOCK_FREQ 100 CLK_S2F_USER1_SOURCE 0 S2FINTERRUPT_CTI_Enable false TEST_Enable false NOCDIV_CS_PDBGCLK 1 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK 100 PERPLLGRP_GPIO_DB_CNT 499 NOCDIV_CS_TRACECLK 0 HPS_DIV_GPIO_FREQ 125 CLK_GPIO_SOURCE 1 EMAC0_PTP false NOCDIV_L4MAINCLK 0 I2C1_Mode default S2FINTERRUPT_SYSTEMMANAGER_Enable false S2FINTERRUPT_USB0_Enable false PIN_TO_BALL_MAP {Q2_1 J20 Q2_2 H20 Q2_3 J17 Q2_4 H17 Q2_5 G21 Q2_6 F21 Q2_7 G18 Q2_8 H18 Q2_10 G17 Q2_9 F18 Q2_11 J19 Q2_12 H19 D_4 B15 D_5 C17 D_6 D15 D_7 B17 D_8 D16 D_9 A16 Q3_1 E17 Q3_2 E18 Q3_3 G20 Q3_4 F20 Q3_5 E21 Q3_6 D21 Q3_7 F19 Q3_8 E19 D_10 G15 Q3_9 D22 D_11 E16 D_12 G16 D_13 A15 D_14 C15 D_15 F16 D_16 F15 D_17 H15 Q3_10 C22 Q4_1 C18 Q3_11 C20 Q4_2 D17 Q3_12 D20 Q4_3 A18 Q4_4 B18 Q4_5 A19 Q4_6 A20 Q4_7 B22 Q4_8 A21 Q4_9 B21 Q1_10 L19 Q1_1 M17 Q1_11 L20 Q1_2 M18 Q1_12 M20 Q1_3 K18 Q1_4 L18 Q1_5 M21 Q1_6 L21 Q1_7 K21 Q1_8 J21 Q1_9 K19 Q4_10 B20 Q4_11 C19 Q4_12 D19} HPS_IO_Enable {SDMMC:D0 SDMMC:CMD SDMMC:CCLK SDMMC:D1 SDMMC:D2 SDMMC:D3 NONE NONE NONE NONE NONE NONE NONE NONE NONE NONE UART0:TX UART0:RX UART1:CTS_N UART1:RTS_N UART1:TX UART1:RX MDIO1:MDIO MDIO1:MDC NONE NONE USB1:CLK USB1:STP USB1:DIR USB1:DATA0 USB1:DATA1 USB1:NXT USB1:DATA2 USB1:DATA3 USB1:DATA4 USB1:DATA5 USB1:DATA6 USB1:DATA7 EMAC1:TX_CLK EMAC1:TX_CTL EMAC1:RX_CLK EMAC1:RX_CTL EMAC1:TXD0 EMAC1:TXD1 EMAC1:RXD0 EMAC1:RXD1 EMAC1:TXD2 EMAC1:TXD3 EMAC1:RXD2 EMAC1:RXD3 I2C1:SDA I2C1:SCL NONE NONE NONE NONE NONE NONE NONE NONE NONE NONE} CLK_HMC_PLL_SOURCE 0 S2FINTERRUPT_SDMMC_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN 100 UART1_PinMuxing IO S2FINTERRUPT_I2CEMAC2_Enable false F2SDRAM_ADDRESS_WIDTH 32 EMAC1SEL 0 HMC_PLL_REF_CLK 800 TRACE_PinMuxing Unused FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN 0 USB0_Mode N/A FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK 100 DISABLE_PERI_PLL false CLK_PERI_PLL_SOURCE2 0 S2FINTERRUPT_I2C0_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN 100 EMIF_CONDUIT_Enable true SPIM0_Mode N/A FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK 100 PERPLLGRP_VCO_NUMER 159 S2FINTERRUPT_L4TIMER_Enable false H2F_TPIU_CLOCK_IN_FREQ 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK 2.5 USB1_PinMuxing IO S2FINTERRUPT_I2CEMAC0_Enable false F2SDRAM_READY_LATENCY true PERPLLGRP_S2F_USER0_CNT 900 EMAC0_SWITCH_Enable false S2FINTERRUPT_WATCHDOG_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN 100 I2CEMAC0_Mode N/A EMAC0_Mode N/A S2FINTERRUPT_QSPI_Enable false MAINPLLGRP_S2F_USER1_CNT 900 pin_muxing {} INTERNAL_OSCILLATOR_ENABLE 60 SPIM0_PinMuxing Unused PERI_PLL_MANUAL_VCO_FREQ 2000 F2H_WARM_RST_Enable false CUSTOM_MPU_CLK 800 L3_MAIN_FREE_CLK 400 F2SINTERRUPT_Enable true S2FINTERRUPT_SPIM1_Enable false device_name 10AS048H3F34E2SG FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN 100 EMAC0SEL 0 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT 100 CONFIG_HPS_DIV_GPIO 32000 EMAC1_CLK 250 S2FINTERRUPT_UART1_Enable false F2SDRAM2_ENABLED false MPU_EVENTS_Enable false S2FINTERRUPT_SPIS0_Enable false EMAC_PTP_REF_CLK 100 CLK_EMACA_SOURCE 1 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN 100 hps_device_family {Arria 10} EMAC2_PTP false CLK_MPU_SOURCE 0 I2C1_PinMuxing FPGA NAND_Mode N/A quartus_ini_hps_ip_override_sdmmc_4bit false PERPLLGRP_EMACA_CNT 7 Quad_2_Save {} S2FINTERRUPT_EMAC1_Enable false EMAC1_PinMuxing IO SPIS1_PinMuxing Unused EMAC1_SWITCH_Enable false BSEL 1 PLL_CLK0 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK 100 PLL_CLK1 Unused quartus_ini_hps_ip_enable_test_interface false PLL_CLK2 Unused PLL_CLK3 Unused CM_Mode N/A PLL_CLK4 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK 100 CLK_MAIN_PLL_SOURCE2 0 TESTIOCTRL_MAINCLKSEL 8 UART1_Mode Flow_control I2C0_Mode N/A STM_Enable false" />
  <parameter name="device" value="10AS048H3F34E2SG" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_interface_generator_140\synth\system_bd_altera_arria10_interface_generator_140_as2bmya.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_interface_generator_140\synth\hps.pre.xml"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_interface_generator_140\synth\hps_a10_lib.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_interface_generator_140\synth\system_bd_altera_arria10_interface_generator_140_as2bmya.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_interface_generator_140\synth\hps.pre.xml"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_arria10_interface_generator_140\synth\hps_a10_lib.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_arria10_hps_io_181_sktkmzq"
     as="border" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_arria10_interface_generator_140_as2bmya"</message>
  </messages>
 </entity>
 <entity
   kind="error_adapter"
   version="18.1"
   name="system_bd_error_adapter_181_6bjmpii">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\error_adapter_181\synth\system_bd_error_adapter_181_6bjmpii.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\error_adapter_181\synth\system_bd_error_adapter_181_6bjmpii.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_avalon_st_adapter_181_f6lxjaq"
     as="error_adapter_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_6bjmpii"</message>
  </messages>
 </entity>
 <entity
   kind="ram_2port"
   version="18.1"
   name="system_bd_ram_2port_181_tvjdyoy">
  <parameter name="GUI_CLKEN_ADDRESS_STALL_A" value="false" />
  <parameter name="GUI_RDEN_DOUBLE" value="false" />
  <parameter name="GUI_NBE_A" value="true" />
  <parameter name="GUI_NUMWORDS_B" value="65536" />
  <parameter name="GUI_ECC_TRIPLE" value="false" />
  <parameter name="GUI_MIF_FILENAME" value="" />
  <parameter name="GUI_NUMWORDS_A" value="65536" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_MEMSIZE_WORDS" value="32" />
  <parameter name="GUI_CONSTRAINED_DONT_CARE" value="true" />
  <parameter name="GUI_BLANK_MEMORY" value="0" />
  <parameter name="GUI_CLKEN_OUTPUT_REG_A" value="false" />
  <parameter name="GUI_CLKEN_OUTPUT_REG_B" value="false" />
  <parameter name="GUI_RDW_B_MODE" value="New Data" />
  <parameter name="GUI_BYTE_ENABLE_B" value="false" />
  <parameter name="GUI_BYTE_ENABLE_A" value="false" />
  <parameter name="GUI_BYTE_ENABLE_WIDTH" value="8" />
  <parameter name="GUI_MODE" value="0" />
  <parameter name="GUI_CLKEN_READ_OUTPUT_REG" value="false" />
  <parameter name="GUI_RESOURCE_USAGE" value="512 M20K" />
  <parameter name="GUI_SCLR_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_SCLR_READ_OUTPUT_QA" value="false" />
  <parameter name="GUI_QA_WIDTH" value="128" />
  <parameter name="GUI_NBE_B" value="true" />
  <parameter name="GUI_ECCENCBYPASS" value="false" />
  <parameter name="GUI_FORCE_TO_ZERO" value="false" />
  <parameter name="GUI_ECC_PIPELINE" value="false" />
  <parameter name="GUI_WRITE_INPUT_PORTS" value="true" />
  <parameter name="GUI_LC_IMPLEMENTION_OPTIONS" value="0" />
  <parameter name="GUI_ECC_DOUBLE" value="false" />
  <parameter name="GUI_RDADDRESS_WIDTH" value="16" />
  <parameter name="GUI_ACLR_READ_INPUT_RDADDRESS" value="false" />
  <parameter name="GUI_MEM_IN_BITS" value="1" />
  <parameter name="GUI_CLKEN_READ_INPUT_REG" value="false" />
  <parameter name="GUI_DIFFERENT_CLKENS" value="false" />
  <parameter name="GUI_QB_WIDTH" value="128" />
  <parameter name="GUI_FILE_REFERENCE" value="0" />
  <parameter name="GUI_TBENCH" value="false" />
  <parameter name="GUI_Q_PORT_MODE" value="2" />
  <parameter name="GUI_DATA_WIDTH" value="128" />
  <parameter name="GUI_CLKEN_INPUT_REG_A" value="false" />
  <parameter name="GUI_CLKEN_ADDRESS_STALL_B" value="false" />
  <parameter name="GUI_CLOCK_TYPE" value="1" />
  <parameter name="GUI_CLKEN_INPUT_REG_B" value="false" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="GUI_INIT_SIM_TO_X" value="false" />
  <parameter name="GUI_CLKEN_WRADDRESSSTALL" value="false" />
  <parameter name="GUI_INIT_FILE_LAYOUT" value="PORT_B" />
  <parameter name="GUI_Q_WIDTH" value="128" />
  <parameter name="GUI_DATAA_WIDTH" value="128" />
  <parameter name="GUI_CLKEN_WRITE_INPUT_REG" value="false" />
  <parameter name="GUI_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_MEMSIZE_BITS" value="8388608" />
  <parameter name="GUI_READ_OUTPUT_QA" value="true" />
  <parameter name="GUI_WIDTH_ECCSTATUS" value="2" />
  <parameter name="GUI_RDEN_SINGLE" value="false" />
  <parameter name="GUI_READ_INPUT_RDADDRESS" value="true" />
  <parameter name="GUI_RDW_A_MODE" value="New Data" />
  <parameter name="GUI_WRADDRESS_WIDTH" value="16" />
  <parameter name="GUI_CLKEN_RDADDRESSSTALL" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_ACLR_READ_OUTPUT_QA" value="false" />
  <parameter name="GUI_BYTE_WIDTH" value="16" />
  <parameter name="GUI_ACLR_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_COHERENT_READ" value="false" />
  <parameter name="GUI_VAR_WIDTH" value="true" />
  <parameter name="GUI_MODULE_NAME" value="altera_syncram" />
  <parameter name="GUI_WIDTH_ECCENCPARITY" value="8" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\ram_2port_181\synth\system_bd_ram_2port_181_tvjdyoy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\ram_2port_181\synth\system_bd_ram_2port_181_tvjdyoy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_alt_mem_asym_10_vay5xwy" as="alt_mem" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_tvjdyoy"</message>
  </messages>
 </entity>
 <entity
   kind="ram_2port"
   version="18.1"
   name="system_bd_ram_2port_181_yqcukcq">
  <parameter name="GUI_CLKEN_ADDRESS_STALL_A" value="false" />
  <parameter name="GUI_RDEN_DOUBLE" value="false" />
  <parameter name="GUI_NBE_A" value="true" />
  <parameter name="GUI_NUMWORDS_B" value="1024" />
  <parameter name="GUI_ECC_TRIPLE" value="false" />
  <parameter name="GUI_MIF_FILENAME" value="" />
  <parameter name="GUI_NUMWORDS_A" value="4096" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_MEMSIZE_WORDS" value="32" />
  <parameter name="GUI_CONSTRAINED_DONT_CARE" value="true" />
  <parameter name="GUI_BLANK_MEMORY" value="0" />
  <parameter name="GUI_CLKEN_OUTPUT_REG_A" value="false" />
  <parameter name="GUI_CLKEN_OUTPUT_REG_B" value="false" />
  <parameter name="GUI_RDW_B_MODE" value="New Data" />
  <parameter name="GUI_BYTE_ENABLE_B" value="false" />
  <parameter name="GUI_BYTE_ENABLE_A" value="false" />
  <parameter name="GUI_BYTE_ENABLE_WIDTH" value="8" />
  <parameter name="GUI_MODE" value="0" />
  <parameter name="GUI_CLKEN_READ_OUTPUT_REG" value="false" />
  <parameter name="GUI_RESOURCE_USAGE" value="103 M20K" />
  <parameter name="GUI_SCLR_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_SCLR_READ_OUTPUT_QA" value="false" />
  <parameter name="GUI_QA_WIDTH" value="128" />
  <parameter name="GUI_NBE_B" value="true" />
  <parameter name="GUI_ECCENCBYPASS" value="false" />
  <parameter name="GUI_FORCE_TO_ZERO" value="false" />
  <parameter name="GUI_ECC_PIPELINE" value="false" />
  <parameter name="GUI_WRITE_INPUT_PORTS" value="true" />
  <parameter name="GUI_LC_IMPLEMENTION_OPTIONS" value="0" />
  <parameter name="GUI_ECC_DOUBLE" value="false" />
  <parameter name="GUI_RDADDRESS_WIDTH" value="10" />
  <parameter name="GUI_ACLR_READ_INPUT_RDADDRESS" value="false" />
  <parameter name="GUI_MEM_IN_BITS" value="1" />
  <parameter name="GUI_CLKEN_READ_INPUT_REG" value="false" />
  <parameter name="GUI_DIFFERENT_CLKENS" value="false" />
  <parameter name="GUI_QB_WIDTH" value="512" />
  <parameter name="GUI_FILE_REFERENCE" value="0" />
  <parameter name="GUI_TBENCH" value="false" />
  <parameter name="GUI_Q_PORT_MODE" value="2" />
  <parameter name="GUI_DATA_WIDTH" value="128" />
  <parameter name="GUI_CLKEN_INPUT_REG_A" value="false" />
  <parameter name="GUI_CLKEN_ADDRESS_STALL_B" value="false" />
  <parameter name="GUI_CLOCK_TYPE" value="1" />
  <parameter name="GUI_CLKEN_INPUT_REG_B" value="false" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="GUI_INIT_SIM_TO_X" value="false" />
  <parameter name="GUI_CLKEN_WRADDRESSSTALL" value="false" />
  <parameter name="GUI_INIT_FILE_LAYOUT" value="PORT_B" />
  <parameter name="GUI_Q_WIDTH" value="512" />
  <parameter name="GUI_DATAA_WIDTH" value="128" />
  <parameter name="GUI_CLKEN_WRITE_INPUT_REG" value="false" />
  <parameter name="GUI_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_MEMSIZE_BITS" value="524288" />
  <parameter name="GUI_READ_OUTPUT_QA" value="true" />
  <parameter name="GUI_WIDTH_ECCSTATUS" value="2" />
  <parameter name="GUI_RDEN_SINGLE" value="false" />
  <parameter name="GUI_READ_INPUT_RDADDRESS" value="true" />
  <parameter name="GUI_RDW_A_MODE" value="New Data" />
  <parameter name="GUI_WRADDRESS_WIDTH" value="12" />
  <parameter name="GUI_CLKEN_RDADDRESSSTALL" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_ACLR_READ_OUTPUT_QA" value="false" />
  <parameter name="GUI_BYTE_WIDTH" value="16" />
  <parameter name="GUI_ACLR_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_COHERENT_READ" value="false" />
  <parameter name="GUI_VAR_WIDTH" value="true" />
  <parameter name="GUI_MODULE_NAME" value="altera_syncram" />
  <parameter name="GUI_WIDTH_ECCENCPARITY" value="8" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\ram_2port_181\synth\system_bd_ram_2port_181_yqcukcq.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\ram_2port_181\synth\system_bd_ram_2port_181_yqcukcq.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_alt_mem_asym_10_7c4hvii" as="alt_mem" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_yqcukcq"</message>
  </messages>
 </entity>
 <entity
   kind="ram_2port"
   version="18.1"
   name="system_bd_ram_2port_181_3tckbay">
  <parameter name="GUI_CLKEN_ADDRESS_STALL_A" value="false" />
  <parameter name="GUI_RDEN_DOUBLE" value="false" />
  <parameter name="GUI_NBE_A" value="true" />
  <parameter name="GUI_NUMWORDS_B" value="4096" />
  <parameter name="GUI_ECC_TRIPLE" value="false" />
  <parameter name="GUI_MIF_FILENAME" value="" />
  <parameter name="GUI_NUMWORDS_A" value="1024" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_MEMSIZE_WORDS" value="32" />
  <parameter name="GUI_CONSTRAINED_DONT_CARE" value="true" />
  <parameter name="GUI_BLANK_MEMORY" value="0" />
  <parameter name="GUI_CLKEN_OUTPUT_REG_A" value="false" />
  <parameter name="GUI_CLKEN_OUTPUT_REG_B" value="false" />
  <parameter name="GUI_RDW_B_MODE" value="New Data" />
  <parameter name="GUI_BYTE_ENABLE_B" value="false" />
  <parameter name="GUI_BYTE_ENABLE_A" value="false" />
  <parameter name="GUI_BYTE_ENABLE_WIDTH" value="8" />
  <parameter name="GUI_MODE" value="0" />
  <parameter name="GUI_CLKEN_READ_OUTPUT_REG" value="false" />
  <parameter name="GUI_RESOURCE_USAGE" value="26 M20K" />
  <parameter name="GUI_SCLR_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_SCLR_READ_OUTPUT_QA" value="false" />
  <parameter name="GUI_QA_WIDTH" value="512" />
  <parameter name="GUI_NBE_B" value="true" />
  <parameter name="GUI_ECCENCBYPASS" value="false" />
  <parameter name="GUI_FORCE_TO_ZERO" value="false" />
  <parameter name="GUI_ECC_PIPELINE" value="false" />
  <parameter name="GUI_WRITE_INPUT_PORTS" value="true" />
  <parameter name="GUI_LC_IMPLEMENTION_OPTIONS" value="0" />
  <parameter name="GUI_ECC_DOUBLE" value="false" />
  <parameter name="GUI_RDADDRESS_WIDTH" value="12" />
  <parameter name="GUI_ACLR_READ_INPUT_RDADDRESS" value="false" />
  <parameter name="GUI_MEM_IN_BITS" value="1" />
  <parameter name="GUI_CLKEN_READ_INPUT_REG" value="false" />
  <parameter name="GUI_DIFFERENT_CLKENS" value="false" />
  <parameter name="GUI_QB_WIDTH" value="128" />
  <parameter name="GUI_FILE_REFERENCE" value="0" />
  <parameter name="GUI_TBENCH" value="false" />
  <parameter name="GUI_Q_PORT_MODE" value="2" />
  <parameter name="GUI_DATA_WIDTH" value="512" />
  <parameter name="GUI_CLKEN_INPUT_REG_A" value="false" />
  <parameter name="GUI_CLKEN_ADDRESS_STALL_B" value="false" />
  <parameter name="GUI_CLOCK_TYPE" value="1" />
  <parameter name="GUI_CLKEN_INPUT_REG_B" value="false" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="GUI_INIT_SIM_TO_X" value="false" />
  <parameter name="GUI_CLKEN_WRADDRESSSTALL" value="false" />
  <parameter name="GUI_INIT_FILE_LAYOUT" value="PORT_B" />
  <parameter name="GUI_Q_WIDTH" value="128" />
  <parameter name="GUI_DATAA_WIDTH" value="512" />
  <parameter name="GUI_CLKEN_WRITE_INPUT_REG" value="false" />
  <parameter name="GUI_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_MEMSIZE_BITS" value="524288" />
  <parameter name="GUI_READ_OUTPUT_QA" value="true" />
  <parameter name="GUI_WIDTH_ECCSTATUS" value="2" />
  <parameter name="GUI_RDEN_SINGLE" value="false" />
  <parameter name="GUI_READ_INPUT_RDADDRESS" value="true" />
  <parameter name="GUI_RDW_A_MODE" value="New Data" />
  <parameter name="GUI_WRADDRESS_WIDTH" value="10" />
  <parameter name="GUI_CLKEN_RDADDRESSSTALL" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_ACLR_READ_OUTPUT_QA" value="false" />
  <parameter name="GUI_BYTE_WIDTH" value="64" />
  <parameter name="GUI_ACLR_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_COHERENT_READ" value="false" />
  <parameter name="GUI_VAR_WIDTH" value="true" />
  <parameter name="GUI_MODULE_NAME" value="altera_syncram" />
  <parameter name="GUI_WIDTH_ECCENCPARITY" value="8" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\ram_2port_181\synth\system_bd_ram_2port_181_3tckbay.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\ram_2port_181\synth\system_bd_ram_2port_181_3tckbay.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_alt_mem_asym_10_ommashy" as="alt_mem" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_3tckbay"</message>
  </messages>
 </entity>
 <entity
   kind="ram_2port"
   version="18.1"
   name="system_bd_ram_2port_181_sebxbea">
  <parameter name="GUI_CLKEN_ADDRESS_STALL_A" value="false" />
  <parameter name="GUI_RDEN_DOUBLE" value="false" />
  <parameter name="GUI_NBE_A" value="true" />
  <parameter name="GUI_NUMWORDS_B" value="1024" />
  <parameter name="GUI_ECC_TRIPLE" value="false" />
  <parameter name="GUI_MIF_FILENAME" value="" />
  <parameter name="GUI_NUMWORDS_A" value="1024" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_MEMSIZE_WORDS" value="32" />
  <parameter name="GUI_CONSTRAINED_DONT_CARE" value="true" />
  <parameter name="GUI_BLANK_MEMORY" value="0" />
  <parameter name="GUI_CLKEN_OUTPUT_REG_A" value="false" />
  <parameter name="GUI_CLKEN_OUTPUT_REG_B" value="false" />
  <parameter name="GUI_RDW_B_MODE" value="New Data" />
  <parameter name="GUI_BYTE_ENABLE_B" value="false" />
  <parameter name="GUI_BYTE_ENABLE_A" value="false" />
  <parameter name="GUI_BYTE_ENABLE_WIDTH" value="8" />
  <parameter name="GUI_MODE" value="0" />
  <parameter name="GUI_CLKEN_READ_OUTPUT_REG" value="false" />
  <parameter name="GUI_RESOURCE_USAGE" value="7 M20K" />
  <parameter name="GUI_SCLR_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_SCLR_READ_OUTPUT_QA" value="false" />
  <parameter name="GUI_QA_WIDTH" value="128" />
  <parameter name="GUI_NBE_B" value="true" />
  <parameter name="GUI_ECCENCBYPASS" value="false" />
  <parameter name="GUI_FORCE_TO_ZERO" value="false" />
  <parameter name="GUI_ECC_PIPELINE" value="false" />
  <parameter name="GUI_WRITE_INPUT_PORTS" value="true" />
  <parameter name="GUI_LC_IMPLEMENTION_OPTIONS" value="0" />
  <parameter name="GUI_ECC_DOUBLE" value="false" />
  <parameter name="GUI_RDADDRESS_WIDTH" value="10" />
  <parameter name="GUI_ACLR_READ_INPUT_RDADDRESS" value="false" />
  <parameter name="GUI_MEM_IN_BITS" value="1" />
  <parameter name="GUI_CLKEN_READ_INPUT_REG" value="false" />
  <parameter name="GUI_DIFFERENT_CLKENS" value="false" />
  <parameter name="GUI_QB_WIDTH" value="128" />
  <parameter name="GUI_FILE_REFERENCE" value="0" />
  <parameter name="GUI_TBENCH" value="false" />
  <parameter name="GUI_Q_PORT_MODE" value="2" />
  <parameter name="GUI_DATA_WIDTH" value="128" />
  <parameter name="GUI_CLKEN_INPUT_REG_A" value="false" />
  <parameter name="GUI_CLKEN_ADDRESS_STALL_B" value="false" />
  <parameter name="GUI_CLOCK_TYPE" value="1" />
  <parameter name="GUI_CLKEN_INPUT_REG_B" value="false" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="GUI_INIT_SIM_TO_X" value="false" />
  <parameter name="GUI_CLKEN_WRADDRESSSTALL" value="false" />
  <parameter name="GUI_INIT_FILE_LAYOUT" value="PORT_B" />
  <parameter name="GUI_Q_WIDTH" value="128" />
  <parameter name="GUI_DATAA_WIDTH" value="128" />
  <parameter name="GUI_CLKEN_WRITE_INPUT_REG" value="false" />
  <parameter name="GUI_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_MEMSIZE_BITS" value="131072" />
  <parameter name="GUI_READ_OUTPUT_QA" value="true" />
  <parameter name="GUI_WIDTH_ECCSTATUS" value="2" />
  <parameter name="GUI_RDEN_SINGLE" value="false" />
  <parameter name="GUI_READ_INPUT_RDADDRESS" value="true" />
  <parameter name="GUI_RDW_A_MODE" value="New Data" />
  <parameter name="GUI_WRADDRESS_WIDTH" value="10" />
  <parameter name="GUI_CLKEN_RDADDRESSSTALL" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_ACLR_READ_OUTPUT_QA" value="false" />
  <parameter name="GUI_BYTE_WIDTH" value="16" />
  <parameter name="GUI_ACLR_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_COHERENT_READ" value="false" />
  <parameter name="GUI_VAR_WIDTH" value="true" />
  <parameter name="GUI_MODULE_NAME" value="altera_syncram" />
  <parameter name="GUI_WIDTH_ECCENCPARITY" value="8" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\ram_2port_181\synth\system_bd_ram_2port_181_sebxbea.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\ram_2port_181\synth\system_bd_ram_2port_181_sebxbea.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_alt_mem_asym_10_wryanuq" as="alt_mem" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_sebxbea"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_master_translator_181\synth\altera_merlin_master_translator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd\altera_merlin_master_translator_181\synth\altera_merlin_master_translator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_iih3una"
     as="ioaux_master_bridge_m0_translator" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
  </messages>
 </entity>
</deploy>
