Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jan 30 13:22:10 2024
| Host         : LAPTOP-N0URHOHC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_dual_one_clock_timing_summary_routed.rpt -pb simple_dual_one_clock_timing_summary_routed.pb -rpx simple_dual_one_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_dual_one_clock
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  99          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (67)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.794        0.000                      0                   32        0.495        0.000                      0                   32        4.500        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.794        0.000                      0                   32        0.495        0.000                      0                   32        4.500        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 0.538ns (9.388%)  route 5.193ns (90.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 13.899 - 10.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.400     4.185    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.433     4.618 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          4.918     9.535    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X102Y112       LUT3 (Prop_lut3_I0_O)        0.105     9.640 r  RAM_reg_0_8_ENBWREN_cooolgate_en_gate_190/O
                         net (fo=1, routed)           0.275     9.916    RAM_reg_0_8_ENBWREN_cooolgate_en_sig_96
    RAMB36_X6Y22         RAMB36E1                                     r  RAM_reg_0_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.341    13.899    clk_IBUF_BUFG
    RAMB36_X6Y22         RAMB36E1                                     r  RAM_reg_0_8/CLKBWRCLK
                         clock pessimism              0.234    14.132    
                         clock uncertainty           -0.035    14.097    
    RAMB36_X6Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    13.710    RAM_reg_0_8
  -------------------------------------------------------------------
                         required time                         13.710    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_11/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 0.538ns (9.844%)  route 4.927ns (90.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.883ns = ( 13.883 - 10.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.400     4.185    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.433     4.618 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          4.017     8.634    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X88Y122        LUT3 (Prop_lut3_I0_O)        0.105     8.739 r  RAM_reg_0_11_ENBWREN_cooolgate_en_gate_136/O
                         net (fo=1, routed)           0.911     9.650    RAM_reg_0_11_ENBWREN_cooolgate_en_sig_69
    RAMB36_X5Y22         RAMB36E1                                     r  RAM_reg_0_11/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.325    13.883    clk_IBUF_BUFG
    RAMB36_X5Y22         RAMB36E1                                     r  RAM_reg_0_11/CLKBWRCLK
                         clock pessimism              0.234    14.116    
                         clock uncertainty           -0.035    14.081    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    13.694    RAM_reg_0_11
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.538ns (10.114%)  route 4.781ns (89.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns = ( 13.890 - 10.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.400     4.185    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.433     4.618 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          4.506     9.124    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X102Y122       LUT3 (Prop_lut3_I0_O)        0.105     9.229 r  RAM_reg_0_7_ENBWREN_cooolgate_en_gate_188/O
                         net (fo=1, routed)           0.275     9.504    RAM_reg_0_7_ENBWREN_cooolgate_en_sig_95
    RAMB36_X6Y24         RAMB36E1                                     r  RAM_reg_0_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.332    13.890    clk_IBUF_BUFG
    RAMB36_X6Y24         RAMB36E1                                     r  RAM_reg_0_7/CLKBWRCLK
                         clock pessimism              0.234    14.123    
                         clock uncertainty           -0.035    14.088    
    RAMB36_X6Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    13.701    RAM_reg_0_7
  -------------------------------------------------------------------
                         required time                         13.701    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_12/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.559ns (11.258%)  route 4.407ns (88.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 13.874 - 10.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.400     4.185    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.433     4.618 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          4.017     8.634    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X88Y122        LUT3 (Prop_lut3_I0_O)        0.126     8.760 r  RAM_reg_0_12_ENBWREN_cooolgate_en_gate_138/O
                         net (fo=1, routed)           0.390     9.150    RAM_reg_0_12_ENBWREN_cooolgate_en_sig_70
    RAMB36_X5Y24         RAMB36E1                                     r  RAM_reg_0_12/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.316    13.874    clk_IBUF_BUFG
    RAMB36_X5Y24         RAMB36E1                                     r  RAM_reg_0_12/CLKBWRCLK
                         clock pessimism              0.234    14.107    
                         clock uncertainty           -0.035    14.072    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.565    13.507    RAM_reg_0_12
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_26/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 0.538ns (10.754%)  route 4.465ns (89.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 13.885 - 10.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.400     4.185    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.433     4.618 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          3.569     8.187    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X88Y132        LUT3 (Prop_lut3_I0_O)        0.105     8.292 r  RAM_reg_0_26_ENBWREN_cooolgate_en_gate_168/O
                         net (fo=1, routed)           0.896     9.188    RAM_reg_0_26_ENBWREN_cooolgate_en_sig_85
    RAMB36_X5Y28         RAMB36E1                                     r  RAM_reg_0_26/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.327    13.885    clk_IBUF_BUFG
    RAMB36_X5Y28         RAMB36E1                                     r  RAM_reg_0_26/CLKBWRCLK
                         clock pessimism              0.234    14.118    
                         clock uncertainty           -0.035    14.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    13.696    RAM_reg_0_26
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_29/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.559ns (12.373%)  route 3.959ns (87.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 13.878 - 10.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.400     4.185    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.433     4.618 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          3.569     8.187    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X88Y132        LUT3 (Prop_lut3_I0_O)        0.126     8.313 r  RAM_reg_0_29_ENBWREN_cooolgate_en_gate_174/O
                         net (fo=1, routed)           0.390     8.703    RAM_reg_0_29_ENBWREN_cooolgate_en_sig_88
    RAMB36_X5Y26         RAMB36E1                                     r  RAM_reg_0_29/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.320    13.878    clk_IBUF_BUFG
    RAMB36_X5Y26         RAMB36E1                                     r  RAM_reg_0_29/CLKBWRCLK
                         clock pessimism              0.234    14.111    
                         clock uncertainty           -0.035    14.076    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.565    13.511    RAM_reg_0_29
  -------------------------------------------------------------------
                         required time                         13.511    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_13/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.538ns (12.116%)  route 3.902ns (87.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 13.984 - 10.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.400     4.185    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.433     4.618 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          3.222     7.840    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X8Y102         LUT3 (Prop_lut3_I0_O)        0.105     7.945 r  RAM_reg_0_13_ENBWREN_cooolgate_en_gate_140/O
                         net (fo=1, routed)           0.681     8.625    RAM_reg_0_13_ENBWREN_cooolgate_en_sig_71
    RAMB36_X0Y22         RAMB36E1                                     r  RAM_reg_0_13/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.426    13.984    clk_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  RAM_reg_0_13/CLKBWRCLK
                         clock pessimism              0.294    14.277    
                         clock uncertainty           -0.035    14.242    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    13.855    RAM_reg_0_13
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.558ns (13.759%)  route 3.497ns (86.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 13.987 - 10.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.400     4.185    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.433     4.618 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          3.222     7.840    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X8Y102         LUT3 (Prop_lut3_I0_O)        0.125     7.965 r  RAM_reg_0_1_ENBWREN_cooolgate_en_gate_132/O
                         net (fo=1, routed)           0.276     8.240    RAM_reg_0_1_ENBWREN_cooolgate_en_sig_67
    RAMB36_X0Y20         RAMB36E1                                     r  RAM_reg_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.429    13.987    clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  RAM_reg_0_1/CLKBWRCLK
                         clock pessimism              0.294    14.280    
                         clock uncertainty           -0.035    14.245    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.546    13.699    RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         13.699    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_19/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.538ns (14.140%)  route 3.267ns (85.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 13.874 - 10.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.400     4.185    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.433     4.618 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          2.555     7.173    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X77Y127        LUT3 (Prop_lut3_I0_O)        0.105     7.278 r  RAM_reg_0_19_ENBWREN_cooolgate_en_gate_152/O
                         net (fo=1, routed)           0.712     7.990    RAM_reg_0_19_ENBWREN_cooolgate_en_sig_77
    RAMB36_X4Y23         RAMB36E1                                     r  RAM_reg_0_19/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.316    13.874    clk_IBUF_BUFG
    RAMB36_X4Y23         RAMB36E1                                     r  RAM_reg_0_19/CLKBWRCLK
                         clock pessimism              0.294    14.167    
                         clock uncertainty           -0.035    14.132    
    RAMB36_X4Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    13.745    RAM_reg_0_19
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_27/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.538ns (14.230%)  route 3.243ns (85.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.876ns = ( 13.876 - 10.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.400     4.185    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.433     4.618 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          2.969     7.586    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X77Y137        LUT3 (Prop_lut3_I0_O)        0.105     7.691 r  RAM_reg_0_27_ENBWREN_cooolgate_en_gate_170/O
                         net (fo=1, routed)           0.274     7.966    RAM_reg_0_27_ENBWREN_cooolgate_en_sig_86
    RAMB36_X4Y27         RAMB36E1                                     r  RAM_reg_0_27/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.318    13.876    clk_IBUF_BUFG
    RAMB36_X4Y27         RAMB36E1                                     r  RAM_reg_0_27/CLKBWRCLK
                         clock pessimism              0.294    14.169    
                         clock uncertainty           -0.035    14.134    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    13.747    RAM_reg_0_27
  -------------------------------------------------------------------
                         required time                         13.747    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  5.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.209ns (21.475%)  route 0.764ns (78.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.578     1.489    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     1.653 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          0.567     2.220    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.265 r  RAM_reg_0_5_ENBWREN_cooolgate_en_gate_184/O
                         net (fo=1, routed)           0.197     2.462    RAM_reg_0_5_ENBWREN_cooolgate_en_sig_93
    RAMB36_X2Y19         RAMB36E1                                     r  RAM_reg_0_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.965     2.126    clk_IBUF_BUFG
    RAMB36_X2Y19         RAMB36E1                                     r  RAM_reg_0_5/CLKBWRCLK
                         clock pessimism             -0.255     1.871    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.967    RAM_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_17/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.209ns (27.137%)  route 0.561ns (72.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.578     1.489    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     1.653 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          0.367     2.020    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X42Y117        LUT3 (Prop_lut3_I0_O)        0.045     2.065 r  RAM_reg_0_17_ENBWREN_cooolgate_en_gate_148/O
                         net (fo=1, routed)           0.194     2.259    RAM_reg_0_17_ENBWREN_cooolgate_en_sig_75
    RAMB36_X2Y23         RAMB36E1                                     r  RAM_reg_0_17/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.888     2.049    clk_IBUF_BUFG
    RAMB36_X2Y23         RAMB36E1                                     r  RAM_reg_0_17/CLKBWRCLK
                         clock pessimism             -0.484     1.565    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.661    RAM_reg_0_17
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.212ns (22.358%)  route 0.736ns (77.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.578     1.489    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     1.653 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          0.535     2.188    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X62Y112        LUT3 (Prop_lut3_I0_O)        0.048     2.236 r  RAM_reg_0_2_ENBWREN_cooolgate_en_gate_154/O
                         net (fo=1, routed)           0.201     2.437    RAM_reg_0_2_ENBWREN_cooolgate_en_sig_78
    RAMB36_X3Y22         RAMB36E1                                     r  RAM_reg_0_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.888     2.049    clk_IBUF_BUFG
    RAMB36_X3Y22         RAMB36E1                                     r  RAM_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.484     1.565    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.023     1.588    RAM_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_30/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.207ns (21.085%)  route 0.775ns (78.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.578     1.489    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     1.653 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          0.574     2.226    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X42Y127        LUT3 (Prop_lut3_I0_O)        0.043     2.269 r  RAM_reg_0_30_ENBWREN_cooolgate_en_gate_178/O
                         net (fo=1, routed)           0.201     2.470    RAM_reg_0_30_ENBWREN_cooolgate_en_sig_90
    RAMB36_X2Y25         RAMB36E1                                     r  RAM_reg_0_30/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.880     2.041    clk_IBUF_BUFG
    RAMB36_X2Y25         RAMB36E1                                     r  RAM_reg_0_30/CLKBWRCLK
                         clock pessimism             -0.484     1.557    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.023     1.580    RAM_reg_0_30
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.211ns (18.700%)  route 0.917ns (81.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.578     1.489    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     1.653 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          0.367     2.020    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X42Y117        LUT3 (Prop_lut3_I0_O)        0.047     2.067 r  RAM_reg_0_3_ENBWREN_cooolgate_en_gate_176/O
                         net (fo=1, routed)           0.550     2.617    RAM_reg_0_3_ENBWREN_cooolgate_en_sig_89
    RAMB36_X2Y21         RAMB36E1                                     r  RAM_reg_0_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.895     2.056    clk_IBUF_BUFG
    RAMB36_X2Y21         RAMB36E1                                     r  RAM_reg_0_3/CLKBWRCLK
                         clock pessimism             -0.484     1.572    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.023     1.595    RAM_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.209ns (13.460%)  route 1.344ns (86.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.578     1.489    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     1.653 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          0.800     2.452    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.045     2.497 r  RAM_reg_0_0_ENBWREN_cooolgate_en_gate_130/O
                         net (fo=1, routed)           0.544     3.041    RAM_reg_0_0_ENBWREN_cooolgate_en_sig_66
    RAMB36_X3Y18         RAMB36E1                                     r  RAM_reg_0_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.959     2.120    clk_IBUF_BUFG
    RAMB36_X3Y18         RAMB36E1                                     r  RAM_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.255     1.865    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.961    RAM_reg_0_0
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.207ns (17.138%)  route 1.001ns (82.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.578     1.489    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     1.653 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          0.800     2.452    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.043     2.495 r  RAM_reg_0_4_ENBWREN_cooolgate_en_gate_182/O
                         net (fo=1, routed)           0.201     2.696    RAM_reg_0_4_ENBWREN_cooolgate_en_sig_92
    RAMB36_X3Y20         RAMB36E1                                     r  RAM_reg_0_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.891     2.052    clk_IBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  RAM_reg_0_4/CLKBWRCLK
                         clock pessimism             -0.484     1.568    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.023     1.591    RAM_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_25/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.209ns (16.315%)  route 1.072ns (83.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.578     1.489    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     1.653 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          0.535     2.188    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X62Y112        LUT3 (Prop_lut3_I0_O)        0.045     2.233 r  RAM_reg_0_25_ENBWREN_cooolgate_en_gate_166/O
                         net (fo=1, routed)           0.537     2.770    RAM_reg_0_25_ENBWREN_cooolgate_en_sig_84
    RAMB36_X3Y24         RAMB36E1                                     r  RAM_reg_0_25/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.878     2.039    clk_IBUF_BUFG
    RAMB36_X3Y24         RAMB36E1                                     r  RAM_reg_0_25/CLKBWRCLK
                         clock pessimism             -0.484     1.555    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.651    RAM_reg_0_25
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_24/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.209ns (15.904%)  route 1.105ns (84.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.578     1.489    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     1.653 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          0.574     2.226    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X42Y127        LUT3 (Prop_lut3_I0_O)        0.045     2.271 r  RAM_reg_0_24_ENBWREN_cooolgate_en_gate_164/O
                         net (fo=1, routed)           0.531     2.803    RAM_reg_0_24_ENBWREN_cooolgate_en_sig_83
    RAMB36_X2Y27         RAMB36E1                                     r  RAM_reg_0_24/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.890     2.051    clk_IBUF_BUFG
    RAMB36_X2Y27         RAMB36E1                                     r  RAM_reg_0_24/CLKBWRCLK
                         clock pessimism             -0.484     1.567    
    RAMB36_X2Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.663    RAM_reg_0_24
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_reg_0_31/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.207ns (15.774%)  route 1.105ns (84.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.578     1.489    clk_IBUF_BUFG
    SLICE_X46Y119        FDCE                                         r  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     1.653 f  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=32, routed)          0.904     2.557    RAM_reg_0_0_cooolgate_en_sig_65
    SLICE_X62Y132        LUT3 (Prop_lut3_I0_O)        0.043     2.600 r  RAM_reg_0_31_ENBWREN_cooolgate_en_gate_180/O
                         net (fo=1, routed)           0.201     2.801    RAM_reg_0_31_ENBWREN_cooolgate_en_sig_91
    RAMB36_X3Y26         RAMB36E1                                     r  RAM_reg_0_31/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.881     2.042    clk_IBUF_BUFG
    RAMB36_X3Y26         RAMB36E1                                     r  RAM_reg_0_31/CLKBWRCLK
                         clock pessimism             -0.484     1.558    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.023     1.581    RAM_reg_0_31
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  1.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X3Y18   RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X0Y20   RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y28   RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X5Y22   RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X5Y24   RAM_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X0Y22   RAM_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y26   RAM_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y20   RAM_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y22   RAM_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y23   RAM_reg_0_17/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y119  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y119  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y119  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y119  RAM_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RAM_reg_0_23/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.522ns  (logic 5.262ns (42.019%)  route 7.260ns (57.981%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.528     4.313    clk_IBUF_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  RAM_reg_0_23/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     6.817 r  RAM_reg_0_23/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.883    RAM_reg_0_23_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.259 r  RAM_reg_1_23/DOBDO[0]
                         net (fo=1, routed)           7.195    14.454    dob_OBUF[23]
    K5                   OBUF (Prop_obuf_I_O)         2.382    16.835 r  dob_OBUF[23]_inst/O
                         net (fo=0)                   0.000    16.835    dob[23]
    K5                                                                r  dob[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.410ns  (logic 5.284ns (42.578%)  route 7.126ns (57.422%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.539     4.324    clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  RAM_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     6.828 r  RAM_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.894    RAM_reg_0_1_n_1
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.270 r  RAM_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           7.061    14.330    dob_OBUF[1]
    T4                   OBUF (Prop_obuf_I_O)         2.404    16.734 r  dob_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.734    dob[1]
    T4                                                                r  dob[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_0_18/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.419ns  (logic 5.279ns (42.505%)  route 7.140ns (57.495%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.524     4.309    clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  RAM_reg_0_18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     6.813 r  RAM_reg_0_18/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.879    RAM_reg_0_18_n_1
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.255 r  RAM_reg_1_18/DOBDO[0]
                         net (fo=1, routed)           7.075    14.330    dob_OBUF[18]
    K1                   OBUF (Prop_obuf_I_O)         2.399    16.728 r  dob_OBUF[18]_inst/O
                         net (fo=0)                   0.000    16.728    dob[18]
    K1                                                                r  dob[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_0_22/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.386ns  (logic 5.244ns (42.338%)  route 7.142ns (57.662%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.537     4.322    clk_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_reg_0_22/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     6.826 r  RAM_reg_0_22/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.892    RAM_reg_0_22_n_1
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.268 r  RAM_reg_1_22/DOBDO[0]
                         net (fo=1, routed)           7.077    14.345    dob_OBUF[22]
    N7                   OBUF (Prop_obuf_I_O)         2.364    16.709 r  dob_OBUF[22]_inst/O
                         net (fo=0)                   0.000    16.709    dob[22]
    N7                                                                r  dob[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.374ns  (logic 5.289ns (42.746%)  route 7.085ns (57.254%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.535     4.320    clk_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  RAM_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     6.824 r  RAM_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.890    RAM_reg_0_13_n_1
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.266 r  RAM_reg_1_13/DOBDO[0]
                         net (fo=1, routed)           7.019    14.285    dob_OBUF[13]
    M1                   OBUF (Prop_obuf_I_O)         2.409    16.695 r  dob_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.695    dob[13]
    M1                                                                r  dob[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.650ns  (logic 5.269ns (45.226%)  route 6.381ns (54.774%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.533     4.318    clk_IBUF_BUFG
    RAMB36_X1Y28         RAMB36E1                                     r  RAM_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     6.822 r  RAM_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.888    RAM_reg_0_10_n_1
    RAMB36_X1Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.264 r  RAM_reg_1_10/DOBDO[0]
                         net (fo=1, routed)           6.316    13.579    dob_OBUF[10]
    L2                   OBUF (Prop_obuf_I_O)         2.389    15.968 r  dob_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.968    dob[10]
    L2                                                                r  dob[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.451ns  (logic 5.274ns (46.063%)  route 6.176ns (53.937%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.535     4.320    clk_IBUF_BUFG
    RAMB36_X1Y20         RAMB36E1                                     r  RAM_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     6.824 r  RAM_reg_0_15/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.890    RAM_reg_0_15_n_1
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.266 r  RAM_reg_1_15/DOBDO[0]
                         net (fo=1, routed)           6.111    13.377    dob_OBUF[15]
    K2                   OBUF (Prop_obuf_I_O)         2.394    15.771 r  dob_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.771    dob[15]
    K2                                                                r  dob[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.459ns  (logic 5.293ns (46.191%)  route 6.166ns (53.809%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.524     4.309    clk_IBUF_BUFG
    RAMB36_X1Y26         RAMB36E1                                     r  RAM_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     6.813 r  RAM_reg_0_14/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.879    RAM_reg_0_14_n_1
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.255 r  RAM_reg_1_14/DOBDO[0]
                         net (fo=1, routed)           6.100    13.355    dob_OBUF[14]
    N1                   OBUF (Prop_obuf_I_O)         2.413    15.768 r  dob_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.768    dob[14]
    N1                                                                r  dob[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_0_16/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.444ns  (logic 5.262ns (45.982%)  route 6.182ns (54.018%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.531     4.316    clk_IBUF_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  RAM_reg_0_16/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     6.820 r  RAM_reg_0_16/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.886    RAM_reg_0_16_n_1
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.262 r  RAM_reg_1_16/DOBDO[0]
                         net (fo=1, routed)           6.117    13.378    dob_OBUF[16]
    L3                   OBUF (Prop_obuf_I_O)         2.382    15.761 r  dob_OBUF[16]_inst/O
                         net (fo=0)                   0.000    15.761    dob[16]
    L3                                                                r  dob[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_0_20/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.414ns  (logic 5.250ns (45.998%)  route 6.164ns (54.002%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.520     4.305    clk_IBUF_BUFG
    RAMB36_X1Y24         RAMB36E1                                     r  RAM_reg_0_20/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     6.809 r  RAM_reg_0_20/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.875    RAM_reg_0_20_n_1
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.251 r  RAM_reg_1_20/DOBDO[0]
                         net (fo=1, routed)           6.098    13.349    dob_OBUF[20]
    M6                   OBUF (Prop_obuf_I_O)         2.370    15.719 r  dob_OBUF[20]_inst/O
                         net (fo=0)                   0.000    15.719    dob[20]
    M6                                                                r  dob[20] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RAM_reg_1_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.025ns  (logic 1.739ns (57.479%)  route 1.286ns (42.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.612     1.523    clk_IBUF_BUFG
    RAMB36_X6Y25         RAMB36E1                                     r  RAM_reg_1_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.108 r  RAM_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           1.286     3.395    dob_OBUF[7]
    R3                   OBUF (Prop_obuf_I_O)         1.154     4.548 r  dob_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.548    dob[7]
    R3                                                                r  dob[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_1_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.158ns  (logic 1.738ns (55.032%)  route 1.420ns (44.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.619     1.530    clk_IBUF_BUFG
    RAMB36_X6Y23         RAMB36E1                                     r  RAM_reg_1_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.115 r  RAM_reg_1_8/DOBDO[0]
                         net (fo=1, routed)           1.420     3.535    dob_OBUF[8]
    N2                   OBUF (Prop_obuf_I_O)         1.153     4.688 r  dob_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.688    dob[8]
    N2                                                                r  dob[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_1_26/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.201ns  (logic 1.725ns (53.888%)  route 1.476ns (46.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.612     1.523    clk_IBUF_BUFG
    RAMB36_X5Y29         RAMB36E1                                     r  RAM_reg_1_26/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.108 r  RAM_reg_1_26/DOBDO[0]
                         net (fo=1, routed)           1.476     3.584    dob_OBUF[26]
    M4                   OBUF (Prop_obuf_I_O)         1.140     4.724 r  dob_OBUF[26]_inst/O
                         net (fo=0)                   0.000     4.724    dob[26]
    M4                                                                r  dob[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_1_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.286ns  (logic 1.765ns (53.717%)  route 1.521ns (46.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.600     1.511    clk_IBUF_BUFG
    RAMB36_X5Y25         RAMB36E1                                     r  RAM_reg_1_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.096 r  RAM_reg_1_12/DOBDO[0]
                         net (fo=1, routed)           1.521     3.617    dob_OBUF[12]
    H2                   OBUF (Prop_obuf_I_O)         1.180     4.797 r  dob_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.797    dob[12]
    H2                                                                r  dob[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_1_29/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.312ns  (logic 1.747ns (52.754%)  route 1.565ns (47.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.608     1.519    clk_IBUF_BUFG
    RAMB36_X5Y27         RAMB36E1                                     r  RAM_reg_1_29/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.104 r  RAM_reg_1_29/DOBDO[0]
                         net (fo=1, routed)           1.565     3.669    dob_OBUF[29]
    J3                   OBUF (Prop_obuf_I_O)         1.162     4.831 r  dob_OBUF[29]_inst/O
                         net (fo=0)                   0.000     4.831    dob[29]
    J3                                                                r  dob[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_1_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.437ns  (logic 1.772ns (51.537%)  route 1.666ns (48.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.607     1.518    clk_IBUF_BUFG
    RAMB36_X5Y23         RAMB36E1                                     r  RAM_reg_1_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.103 r  RAM_reg_1_11/DOBDO[0]
                         net (fo=1, routed)           1.666     3.769    dob_OBUF[11]
    H1                   OBUF (Prop_obuf_I_O)         1.187     4.956 r  dob_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.956    dob[11]
    H1                                                                r  dob[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_1_27/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.535ns  (logic 1.721ns (48.690%)  route 1.814ns (51.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.610     1.521    clk_IBUF_BUFG
    RAMB36_X4Y28         RAMB36E1                                     r  RAM_reg_1_27/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.106 r  RAM_reg_1_27/DOBDO[0]
                         net (fo=1, routed)           1.814     3.920    dob_OBUF[27]
    L7                   OBUF (Prop_obuf_I_O)         1.136     5.056 r  dob_OBUF[27]_inst/O
                         net (fo=0)                   0.000     5.056    dob[27]
    L7                                                                r  dob[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_1_21/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.603ns  (logic 1.721ns (47.766%)  route 1.882ns (52.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.604     1.515    clk_IBUF_BUFG
    RAMB36_X4Y26         RAMB36E1                                     r  RAM_reg_1_21/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.100 r  RAM_reg_1_21/DOBDO[0]
                         net (fo=1, routed)           1.882     3.982    dob_OBUF[21]
    N6                   OBUF (Prop_obuf_I_O)         1.136     5.118 r  dob_OBUF[21]_inst/O
                         net (fo=0)                   0.000     5.118    dob[21]
    N6                                                                r  dob[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_1_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.687ns  (logic 1.739ns (47.162%)  route 1.948ns (52.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.609     1.520    clk_IBUF_BUFG
    RAMB36_X4Y22         RAMB36E1                                     r  RAM_reg_1_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.105 r  RAM_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           1.948     4.053    dob_OBUF[9]
    N3                   OBUF (Prop_obuf_I_O)         1.154     5.207 r  dob_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.207    dob[9]
    N3                                                                r  dob[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_reg_1_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dob[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.713ns  (logic 1.754ns (47.231%)  route 1.959ns (52.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.614     1.525    clk_IBUF_BUFG
    RAMB36_X3Y23         RAMB36E1                                     r  RAM_reg_1_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.110 r  RAM_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.959     4.070    dob_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         1.169     5.238 r  dob_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.238    dob[2]
    P1                                                                r  dob[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2305 Endpoints
Min Delay          2305 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addrb[15]
                            (input port)
  Destination:            RAM_reg_0_13/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.120ns  (logic 1.021ns (7.782%)  route 12.099ns (92.218%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  addrb[15] (IN)
                         net (fo=0)                   0.000     0.000    addrb[15]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 f  addrb_IBUF[15]_inst/O
                         net (fo=96, routed)         11.418    12.334    addrb_IBUF[15]
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.105    12.439 r  RAM_reg_0_13_ENBWREN_cooolgate_en_gate_140/O
                         net (fo=1, routed)           0.681    13.120    RAM_reg_0_13_ENBWREN_cooolgate_en_sig_71
    RAMB36_X0Y22         RAMB36E1                                     r  RAM_reg_0_13/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.426     3.984    clk_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  RAM_reg_0_13/CLKBWRCLK

Slack:                    inf
  Source:                 addrb[15]
                            (input port)
  Destination:            RAM_reg_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.715ns  (logic 1.021ns (8.030%)  route 11.694ns (91.970%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  addrb[15] (IN)
                         net (fo=0)                   0.000     0.000    addrb[15]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 f  addrb_IBUF[15]_inst/O
                         net (fo=96, routed)         11.418    12.334    addrb_IBUF[15]
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.105    12.439 r  RAM_reg_0_1_ENBWREN_cooolgate_en_gate_132/O
                         net (fo=1, routed)           0.276    12.715    RAM_reg_0_1_ENBWREN_cooolgate_en_sig_67
    RAMB36_X0Y20         RAMB36E1                                     r  RAM_reg_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.429     3.987    clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  RAM_reg_0_1/CLKBWRCLK

Slack:                    inf
  Source:                 addrb[15]
                            (input port)
  Destination:            RAM_reg_0_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.681ns  (logic 0.916ns (7.223%)  route 11.765ns (92.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  addrb[15] (IN)
                         net (fo=0)                   0.000     0.000    addrb[15]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  addrb_IBUF[15]_inst/O
                         net (fo=96, routed)         11.765    12.681    addrb_IBUF[15]
    RAMB36_X0Y20         RAMB36E1                                     r  RAM_reg_0_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.429     3.987    clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  RAM_reg_0_1/CLKBWRCLK

Slack:                    inf
  Source:                 ena
                            (input port)
  Destination:            RAM_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.256ns  (logic 1.010ns (8.240%)  route 11.246ns (91.760%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ena (IN)
                         net (fo=0)                   0.000     0.000    ena
    R15                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  ena_IBUF_inst/O
                         net (fo=128, routed)        10.460    11.365    ena_IBUF
    SLICE_X103Y112       LUT3 (Prop_lut3_I1_O)        0.105    11.470 r  RAM_reg_0_7_ENARDEN_cooolgate_en_gate_123/O
                         net (fo=1, routed)           0.786    12.256    RAM_reg_0_7_ENARDEN_cooolgate_en_sig_62
    RAMB36_X6Y24         RAMB36E1                                     r  RAM_reg_0_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.330     3.888    clk_IBUF_BUFG
    RAMB36_X6Y24         RAMB36E1                                     r  RAM_reg_0_7/CLKARDCLK

Slack:                    inf
  Source:                 addrb[15]
                            (input port)
  Destination:            RAM_reg_1_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.175ns  (logic 0.916ns (7.523%)  route 11.259ns (92.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  addrb[15] (IN)
                         net (fo=0)                   0.000     0.000    addrb[15]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  addrb_IBUF[15]_inst/O
                         net (fo=96, routed)         11.259    12.175    addrb_IBUF[15]
    RAMB36_X0Y21         RAMB36E1                                     r  RAM_reg_1_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.429     3.987    clk_IBUF_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  RAM_reg_1_1/CLKBWRCLK

Slack:                    inf
  Source:                 addrb[15]
                            (input port)
  Destination:            RAM_reg_0_22/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.155ns  (logic 1.021ns (8.399%)  route 11.134ns (91.601%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  addrb[15] (IN)
                         net (fo=0)                   0.000     0.000    addrb[15]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 f  addrb_IBUF[15]_inst/O
                         net (fo=96, routed)         10.238    11.154    addrb_IBUF[15]
    SLICE_X8Y132         LUT3 (Prop_lut3_I1_O)        0.105    11.259 r  RAM_reg_0_22_ENBWREN_cooolgate_en_gate_160/O
                         net (fo=1, routed)           0.897    12.155    RAM_reg_0_22_ENBWREN_cooolgate_en_sig_81
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_reg_0_22/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.428     3.986    clk_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_reg_0_22/CLKBWRCLK

Slack:                    inf
  Source:                 ena
                            (input port)
  Destination:            RAM_reg_1_26/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.105ns  (logic 1.010ns (8.343%)  route 11.095ns (91.657%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ena (IN)
                         net (fo=0)                   0.000     0.000    ena
    R15                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  ena_IBUF_inst/O
                         net (fo=128, routed)        10.208    11.113    ena_IBUF
    SLICE_X88Y137        LUT3 (Prop_lut3_I1_O)        0.105    11.218 r  RAM_reg_1_26_ENARDEN_cooolgate_en_gate_39/O
                         net (fo=1, routed)           0.887    12.105    RAM_reg_1_26_ENARDEN_cooolgate_en_sig_20
    RAMB36_X5Y29         RAMB36E1                                     r  RAM_reg_1_26/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.328     3.886    clk_IBUF_BUFG
    RAMB36_X5Y29         RAMB36E1                                     r  RAM_reg_1_26/CLKARDCLK

Slack:                    inf
  Source:                 addrb[15]
                            (input port)
  Destination:            RAM_reg_1_22/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.954ns  (logic 0.916ns (7.662%)  route 11.038ns (92.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  addrb[15] (IN)
                         net (fo=0)                   0.000     0.000    addrb[15]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  addrb_IBUF[15]_inst/O
                         net (fo=96, routed)         11.038    11.954    addrb_IBUF[15]
    RAMB36_X0Y29         RAMB36E1                                     r  RAM_reg_1_22/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.429     3.987    clk_IBUF_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  RAM_reg_1_22/CLKBWRCLK

Slack:                    inf
  Source:                 ena
                            (input port)
  Destination:            RAM_reg_1_8/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.940ns  (logic 1.010ns (8.458%)  route 10.930ns (91.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ena (IN)
                         net (fo=0)                   0.000     0.000    ena
    R15                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  ena_IBUF_inst/O
                         net (fo=128, routed)        10.483    11.388    ena_IBUF
    SLICE_X103Y117       LUT3 (Prop_lut3_I1_O)        0.105    11.493 r  RAM_reg_1_8_ENARDEN_cooolgate_en_gate_61/O
                         net (fo=1, routed)           0.447    11.940    RAM_reg_1_8_ENARDEN_cooolgate_en_sig_31
    RAMB36_X6Y23         RAMB36E1                                     r  RAM_reg_1_8/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.336     3.894    clk_IBUF_BUFG
    RAMB36_X6Y23         RAMB36E1                                     r  RAM_reg_1_8/CLKARDCLK

Slack:                    inf
  Source:                 ena
                            (input port)
  Destination:            RAM_reg_1_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.898ns  (logic 1.010ns (8.488%)  route 10.888ns (91.512%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ena (IN)
                         net (fo=0)                   0.000     0.000    ena
    R15                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  ena_IBUF_inst/O
                         net (fo=128, routed)        10.441    11.346    ena_IBUF
    SLICE_X103Y127       LUT3 (Prop_lut3_I1_O)        0.105    11.451 r  RAM_reg_1_7_ENARDEN_cooolgate_en_gate_59/O
                         net (fo=1, routed)           0.447    11.898    RAM_reg_1_7_ENARDEN_cooolgate_en_sig_30
    RAMB36_X6Y25         RAMB36E1                                     r  RAM_reg_1_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.332     3.890    clk_IBUF_BUFG
    RAMB36_X6Y25         RAMB36E1                                     r  RAM_reg_1_7/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addra[7]
                            (input port)
  Destination:            RAM_reg_1_23/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.173ns (25.900%)  route 0.495ns (74.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  addra[7] (IN)
                         net (fo=0)                   0.000     0.000    addra[7]
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addra_IBUF[7]_inst/O
                         net (fo=64, routed)          0.495     0.667    addra_IBUF[7]
    RAMB36_X0Y27         RAMB36E1                                     r  RAM_reg_1_23/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.935     2.096    clk_IBUF_BUFG
    RAMB36_X0Y27         RAMB36E1                                     r  RAM_reg_1_23/CLKARDCLK

Slack:                    inf
  Source:                 dia[1]
                            (input port)
  Destination:            RAM_reg_0_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.193ns (28.445%)  route 0.486ns (71.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  dia[1] (IN)
                         net (fo=0)                   0.000     0.000    dia[1]
    R23                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  dia_IBUF[1]_inst/O
                         net (fo=2, routed)           0.486     0.679    dia_IBUF[1]
    RAMB36_X0Y20         RAMB36E1                                     r  RAM_reg_0_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.937     2.098    clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  RAM_reg_0_1/CLKARDCLK

Slack:                    inf
  Source:                 addra[0]
                            (input port)
  Destination:            RAM_reg_0_23/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.208ns (29.179%)  route 0.504ns (70.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L25                                               0.000     0.000 r  addra[0] (IN)
                         net (fo=0)                   0.000     0.000    addra[0]
    L25                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  addra_IBUF[0]_inst/O
                         net (fo=64, routed)          0.504     0.712    addra_IBUF[0]
    RAMB36_X0Y26         RAMB36E1                                     r  RAM_reg_0_23/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.930     2.091    clk_IBUF_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  RAM_reg_0_23/CLKARDCLK

Slack:                    inf
  Source:                 dia[18]
                            (input port)
  Destination:            RAM_reg_0_18/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.161ns (22.449%)  route 0.557ns (77.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  dia[18] (IN)
                         net (fo=0)                   0.000     0.000    dia[18]
    N19                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  dia_IBUF[18]_inst/O
                         net (fo=2, routed)           0.557     0.719    dia_IBUF[18]
    RAMB36_X0Y24         RAMB36E1                                     r  RAM_reg_0_18/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.922     2.083    clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  RAM_reg_0_18/CLKARDCLK

Slack:                    inf
  Source:                 addra[12]
                            (input port)
  Destination:            RAM_reg_0_22/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.185ns (25.783%)  route 0.534ns (74.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  addra[12] (IN)
                         net (fo=0)                   0.000     0.000    addra[12]
    P16                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  addra_IBUF[12]_inst/O
                         net (fo=64, routed)          0.534     0.719    addra_IBUF[12]
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_reg_0_22/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.937     2.098    clk_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_reg_0_22/CLKARDCLK

Slack:                    inf
  Source:                 enb
                            (input port)
  Destination:            RAM_reg_1_22/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.201ns (27.854%)  route 0.520ns (72.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  enb (IN)
                         net (fo=0)                   0.000     0.000    enb
    R14                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  enb_IBUF_inst/O
                         net (fo=65, routed)          0.520     0.721    enb_IBUF
    RAMB36_X0Y29         RAMB36E1                                     r  RAM_reg_1_22/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.937     2.098    clk_IBUF_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  RAM_reg_1_22/CLKBWRCLK

Slack:                    inf
  Source:                 addra[3]
                            (input port)
  Destination:            RAM_reg_0_23/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.187ns (25.989%)  route 0.534ns (74.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  addra[3] (IN)
                         net (fo=0)                   0.000     0.000    addra[3]
    M20                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  addra_IBUF[3]_inst/O
                         net (fo=64, routed)          0.534     0.721    addra_IBUF[3]
    RAMB36_X0Y26         RAMB36E1                                     r  RAM_reg_0_23/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.930     2.091    clk_IBUF_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  RAM_reg_0_23/CLKARDCLK

Slack:                    inf
  Source:                 addra[11]
                            (input port)
  Destination:            RAM_reg_0_22/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.170ns (23.482%)  route 0.553ns (76.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  addra[11] (IN)
                         net (fo=0)                   0.000     0.000    addra[11]
    N16                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  addra_IBUF[11]_inst/O
                         net (fo=64, routed)          0.553     0.722    addra_IBUF[11]
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_reg_0_22/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.937     2.098    clk_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_reg_0_22/CLKARDCLK

Slack:                    inf
  Source:                 addra[1]
                            (input port)
  Destination:            RAM_reg_0_23/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.204ns (27.697%)  route 0.532ns (72.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  addra[1] (IN)
                         net (fo=0)                   0.000     0.000    addra[1]
    L24                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  addra_IBUF[1]_inst/O
                         net (fo=64, routed)          0.532     0.735    addra_IBUF[1]
    RAMB36_X0Y26         RAMB36E1                                     r  RAM_reg_0_23/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.930     2.091    clk_IBUF_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  RAM_reg_0_23/CLKARDCLK

Slack:                    inf
  Source:                 addra[6]
                            (input port)
  Destination:            RAM_reg_0_22/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.166ns (22.486%)  route 0.573ns (77.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  addra[6] (IN)
                         net (fo=0)                   0.000     0.000    addra[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  addra_IBUF[6]_inst/O
                         net (fo=64, routed)          0.573     0.739    addra_IBUF[6]
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_reg_0_22/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.937     2.098    clk_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_reg_0_22/CLKARDCLK





