Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0_clk_wiz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pmod_audio_design_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-163] Analyzing VHDL file "/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pmod_audio_design_clk_wiz_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/pMOD_Audio_in_v1_0/bdf98713/pMOD_Audio_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pMOD_Audio_in
INFO: [VRFC 10-163] Analyzing VHDL file "/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_pMOD_Audio_in_0_0/sim/test_pmod_audio_design_pMOD_Audio_in_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pmod_audio_design_pMOD_Audio_in_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/pMOD_Audio_out_v1_0/8f5fe6e2/pMOD_Audio_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pMOD_Audio_out
INFO: [VRFC 10-163] Analyzing VHDL file "/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_pMOD_Audio_out_0_0/sim/test_pmod_audio_design_pMOD_Audio_out_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pmod_audio_design_pMOD_Audio_out_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/hdl/test_pmod_audio_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pmod_audio_design
INFO: [VRFC 10-163] Analyzing VHDL file "/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/upsizer_msb_v1_0/af192157/upsizer_msb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity upsizer_msb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_upsizer_msb_0_1/sim/test_pmod_audio_design_upsizer_msb_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pmod_audio_design_upsizer_msb_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/not_gate_v1_0/9003264e/not_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity not_gate
INFO: [VRFC 10-163] Analyzing VHDL file "/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_not_gate_0_0/sim/test_pmod_audio_design_not_gate_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pmod_audio_design_not_gate_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/new/test_pmod_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pmod_audio
INFO: [VRFC 10-163] Analyzing VHDL file "/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sim_1/new/tb_test_pmod_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_test_pmod_audio
