// Seed: 3097111558
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output supply0 id_2
);
  supply0 id_4 = id_0 == "";
  wire id_5;
  id_6(
      .id_0(id_4), .id_1(1 - id_2)
  );
  wire id_7;
  wire id_8;
  assign id_2 = id_0;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wand id_3
    , id_9,
    input tri1 id_4,
    output tri1 id_5,
    input wor id_6,
    output wor id_7
);
  wire id_10;
  module_0(
      id_6, id_5, id_7
  );
endmodule
