

================================================================
== Vivado HLS Report for 'my_prj'
================================================================
* Date:           Fri Jul 24 12:23:45 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        my_prj_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.313|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |                              |                   |  Latency  |  Interval | Pipeline |
        |           Instance           |       Module      | min | max | min | max |   Type   |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |grp_decision_function_fu_250  |decision_function  |    3|    3|    1|    1| function |
        |grp_decision_function_fu_364  |decision_function  |    3|    3|    1|    1| function |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|       58|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      -|     2154|    14006|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|     1443|    -|
|Register             |        -|      -|      168|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|     2322|    15507|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |        3|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+------+------+-----+
    |           Instance           |       Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------+-------------------+---------+-------+------+------+-----+
    |grp_decision_function_fu_250  |decision_function  |        0|      0|  1077|  7003|    0|
    |grp_decision_function_fu_364  |decision_function  |        0|      0|  1077|  7003|    0|
    +------------------------------+-------------------+---------+-------+------+------+-----+
    |Total                         |                   |        0|      0|  2154| 14006|    0|
    +------------------------------+-------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +-------------------------------------+--------------------------------+-----------+
    |               Instance              |             Module             | Expression|
    +-------------------------------------+--------------------------------+-----------+
    |my_prj_mul_mul_18s_11ns_28_1_1_U107  |my_prj_mul_mul_18s_11ns_28_1_1  |  i0 * i1  |
    +-------------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_1_fu_562_p2      |     +    |      0|  0|  18|          18|          18|
    |add_ln703_2_fu_566_p2      |     +    |      0|  0|  18|          18|          18|
    |add_ln703_fu_558_p2        |     +    |      0|  0|  18|          18|          18|
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  58|          56|          57|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                                           Name                                                          | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                                                |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter0                                                                                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                                                                                                  |   9|          2|    1|          2|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_value_V_read        |  15|          3|   11|         33|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_parent_read         |  15|          3|    5|         15|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_value_V_read        |  15|          3|   11|         33|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_parent_read         |  15|          3|    5|         15|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_value_V_read        |  15|          3|   11|         33|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_value_V_read        |  15|          3|   11|         33|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_value_V_read        |  15|          3|   11|         33|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_threshold_V_read     |  15|          3|   17|         51|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_children_left_read   |  15|          3|    5|         15|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_feature_read         |  15|          3|    4|         12|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_threshold_V_read     |  15|          3|   18|         54|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_children_left_read   |  15|          3|    4|         12|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_feature_read         |  15|          3|    5|         15|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_parent_read          |  15|          3|    4|         12|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_threshold_V_read     |  15|          3|   18|         54|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_parent_read          |  15|          3|    3|          9|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_children_left_read   |  15|          3|    4|         12|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_parent_read          |  15|          3|    3|          9|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_children_left_read   |  15|          3|    5|         15|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_feature_read         |  15|          3|    4|         12|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_children_left_read   |  15|          3|    5|         15|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_feature_read         |  15|          3|    4|         12|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_parent_read          |  15|          3|    4|         12|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_threshold_V_read     |  15|          3|   18|         54|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_parent_read          |  15|          3|    4|         12|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_children_left_read   |  15|          3|    5|         15|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_parent_read          |  15|          3|    4|         12|
    |grp_decision_function_fu_250_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_250_x_0_V_read                                                                                  |  15|          3|   18|         54|
    |grp_decision_function_fu_250_x_1_V_read                                                                                  |  15|          3|   18|         54|
    |grp_decision_function_fu_250_x_2_V_read                                                                                  |  15|          3|   18|         54|
    |grp_decision_function_fu_250_x_3_V_read                                                                                  |  15|          3|   18|         54|
    |grp_decision_function_fu_250_x_4_V_read                                                                                  |  15|          3|   18|         54|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_children_left_read   |  15|          3|    4|         12|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_feature_read         |  15|          3|    4|         12|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_threshold_V_read     |  15|          3|   18|         54|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_children_left_read  |  15|          3|    5|         15|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_parent_read         |  15|          3|    4|         12|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_value_V_read        |  15|          3|   11|         33|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_parent_read         |  15|          3|    5|         15|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_value_V_read        |  15|          3|   11|         33|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_parent_read         |  15|          3|    5|         15|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_value_V_read        |  15|          3|   11|         33|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_parent_read         |  15|          3|    5|         15|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_value_V_read        |  15|          3|   11|         33|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_parent_read         |  15|          3|    5|         15|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_value_V_read        |  15|          3|   11|         33|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_children_left_read   |  15|          3|    4|         12|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_feature_read         |  15|          3|    4|         12|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_threshold_V_read     |  15|          3|   17|         51|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_children_left_read   |  15|          3|    5|         15|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_feature_read         |  15|          3|    4|         12|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_parent_read          |  15|          3|    1|          3|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_threshold_V_read     |  15|          3|   18|         54|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_children_left_read   |  15|          3|    4|         12|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_feature_read         |  15|          3|    5|         15|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_parent_read          |  15|          3|    4|         12|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_threshold_V_read     |  15|          3|   18|         54|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_children_left_read   |  15|          3|    5|         15|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_parent_read          |  15|          3|    3|          9|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_parent_read          |  15|          3|    3|          9|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_children_left_read   |  15|          3|    5|         15|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_threshold_V_read     |  15|          3|   18|         54|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_children_left_read   |  15|          3|    5|         15|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_parent_read          |  15|          3|    4|         12|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_children_left_read   |  15|          3|    5|         15|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_parent_read          |  15|          3|    4|         12|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_children_left_read   |  15|          3|    5|         15|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_parent_read          |  15|          3|    4|         12|
    |grp_decision_function_fu_364_Tree_3_ap_fixed_18_8_5_3_0_5_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_value_V_read         |  15|          3|   11|         33|
    |grp_decision_function_fu_364_x_0_V_read                                                                                  |  15|          3|   18|         54|
    |grp_decision_function_fu_364_x_1_V_read                                                                                  |  15|          3|   18|         54|
    |grp_decision_function_fu_364_x_2_V_read                                                                                  |  15|          3|   18|         54|
    |grp_decision_function_fu_364_x_3_V_read                                                                                  |  15|          3|   18|         54|
    |grp_decision_function_fu_364_x_4_V_read                                                                                  |  15|          3|   18|         54|
    |tree_scores_V_address0                                                                                                   |  15|          3|    2|          6|
    |tree_scores_V_address1                                                                                                   |  15|          3|    2|          6|
    |tree_scores_V_d0                                                                                                         |  15|          3|   18|         54|
    |tree_scores_V_d1                                                                                                         |  15|          3|   18|         54|
    +-------------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                                                    |1443|        289|  868|       2602|
    +-------------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |tmp_72_i_reg_629             |  18|   0|   18|          0|
    |tmp_73_i_reg_635             |  18|   0|   18|          0|
    |tmp_74_i_reg_641             |  18|   0|   18|          0|
    |tmp_i_reg_623                |  18|   0|   18|          0|
    |x_0_V_read_reg_593           |  18|   0|   18|          0|
    |x_1_V_read_reg_599           |  18|   0|   18|          0|
    |x_2_V_read_reg_605           |  18|   0|   18|          0|
    |x_3_V_read_reg_611           |  18|   0|   18|          0|
    |x_4_V_read_reg_617           |  18|   0|   18|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 168|   0|  168|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |     my_prj    | return value |
|x_0_V                   |  in |   18|   ap_none  |     x_0_V     |    pointer   |
|x_1_V                   |  in |   18|   ap_none  |     x_1_V     |    pointer   |
|x_2_V                   |  in |   18|   ap_none  |     x_2_V     |    pointer   |
|x_3_V                   |  in |   18|   ap_none  |     x_3_V     |    pointer   |
|x_4_V                   |  in |   18|   ap_none  |     x_4_V     |    pointer   |
|score_0_V               | out |   18|   ap_vld   |   score_0_V   |    pointer   |
|score_0_V_ap_vld        | out |    1|   ap_vld   |   score_0_V   |    pointer   |
|score_1_V               |  in |   18|   ap_none  |   score_1_V   |    pointer   |
|tree_scores_V_address0  | out |    2|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_ce0       | out |    1|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_we0       | out |    1|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_d0        | out |   18|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_address1  | out |    2|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_ce1       | out |    1|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_we1       | out |    1|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_d1        | out |   18|  ap_memory | tree_scores_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.31>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_0_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_0_V)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 8 'read' 'x_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_1_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_1_V)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 9 'read' 'x_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_2_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_2_V)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 10 'read' 'x_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_3_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_3_V)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 11 'read' 'x_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_4_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_4_V)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 12 'read' 'x_4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [5/5] (4.31ns)   --->   "%tmp_i = call fastcc i18 @decision_function(i4 0, i4 4, i4 -2, i5 1, i4 4, i4 4, i18 68198, i17 10870, i18 113900, i18 74137, i18 84873, i18 66094, i11 0, i11 713, i11 0, i11 713, i11 -714, i11 0, i11 0, i11 713, i11 -714, i11 -714, i11 713, i11 713, i11 -714, i11 -714, i4 6, i4 2, i5 11, i4 5, i5 -1, i4 -1, i5 7, i5 9, i5 -1, i5 -1, i5 13, i1 true, i4 1, i3 3, i3 3, i4 0, i4 6, i4 7, i4 7, i4 6, i5 2, i5 2, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 13 'call' 'tmp_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [5/5] (4.31ns)   --->   "%tmp_72_i = call fastcc i18 @decision_function(i4 0, i4 -2, i4 4, i5 4, i4 -2, i4 -2, i18 97689, i17 -62819, i18 -3762, i18 99132, i18 73201, i18 -2048, i11 479, i11 0, i11 0, i11 479, i11 -480, i11 -480, i11 479, i11 479, i11 -480, i11 -480, i11 479, i11 479, i11 479, i11 479, i4 2, i4 7, i5 3, i4 5, i5 -1, i4 -1, i5 9, i5 11, i5 13, i5 -1, i5 -1, i1 false, i4 2, i3 3, i3 3, i4 2, i4 1, i4 1, i4 6, i4 6, i5 7, i5 7, i5 8, i5 8, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 14 'call' 'tmp_72_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.31>
ST_2 : Operation 15 [4/5] (4.31ns)   --->   "%tmp_i = call fastcc i18 @decision_function(i4 0, i4 4, i4 -2, i5 1, i4 4, i4 4, i18 68198, i17 10870, i18 113900, i18 74137, i18 84873, i18 66094, i11 0, i11 713, i11 0, i11 713, i11 -714, i11 0, i11 0, i11 713, i11 -714, i11 -714, i11 713, i11 713, i11 -714, i11 -714, i4 6, i4 2, i5 11, i4 5, i5 -1, i4 -1, i5 7, i5 9, i5 -1, i5 -1, i5 13, i1 true, i4 1, i3 3, i3 3, i4 0, i4 6, i4 7, i4 7, i4 6, i5 2, i5 2, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 15 'call' 'tmp_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [4/5] (4.31ns)   --->   "%tmp_72_i = call fastcc i18 @decision_function(i4 0, i4 -2, i4 4, i5 4, i4 -2, i4 -2, i18 97689, i17 -62819, i18 -3762, i18 99132, i18 73201, i18 -2048, i11 479, i11 0, i11 0, i11 479, i11 -480, i11 -480, i11 479, i11 479, i11 -480, i11 -480, i11 479, i11 479, i11 479, i11 479, i4 2, i4 7, i5 3, i4 5, i5 -1, i4 -1, i5 9, i5 11, i5 13, i5 -1, i5 -1, i1 false, i4 2, i3 3, i3 3, i4 2, i4 1, i4 1, i4 6, i4 6, i5 7, i5 7, i5 8, i5 8, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 16 'call' 'tmp_72_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [5/5] (4.31ns)   --->   "%tmp_73_i = call fastcc i18 @decision_function(i4 0, i4 4, i4 4, i5 -2, i4 -2, i4 -2, i18 68198, i17 -51948, i18 -119790, i18 0, i18 84873, i18 -2048, i11 0, i11 0, i11 392, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i4 6, i4 2, i5 4, i4 -1, i5 -1, i4 7, i5 9, i5 -1, i5 -1, i5 11, i5 13, i1 true, i4 2, i3 2, i3 1, i4 0, i4 5, i4 5, i4 6, i4 6, i5 9, i5 9, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 17 'call' 'tmp_73_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [5/5] (4.31ns)   --->   "%tmp_74_i = call fastcc i18 @decision_function(i4 2, i4 2, i4 -2, i5 -2, i4 -2, i4 -2, i18 5443, i17 -4722, i18 -1334, i18 -6109, i18 -2048, i18 -2048, i11 0, i11 318, i11 -319, i11 -319, i11 318, i11 318, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i4 1, i4 3, i5 5, i4 7, i5 9, i4 -1, i5 -1, i5 -1, i5 -1, i5 11, i5 13, i1 true, i4 1, i3 0, i3 2, i4 2, i4 3, i4 3, i4 4, i4 4, i5 9, i5 9, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 18 'call' 'tmp_74_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 19 [3/5] (4.31ns)   --->   "%tmp_i = call fastcc i18 @decision_function(i4 0, i4 4, i4 -2, i5 1, i4 4, i4 4, i18 68198, i17 10870, i18 113900, i18 74137, i18 84873, i18 66094, i11 0, i11 713, i11 0, i11 713, i11 -714, i11 0, i11 0, i11 713, i11 -714, i11 -714, i11 713, i11 713, i11 -714, i11 -714, i4 6, i4 2, i5 11, i4 5, i5 -1, i4 -1, i5 7, i5 9, i5 -1, i5 -1, i5 13, i1 true, i4 1, i3 3, i3 3, i4 0, i4 6, i4 7, i4 7, i4 6, i5 2, i5 2, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 19 'call' 'tmp_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [3/5] (4.31ns)   --->   "%tmp_72_i = call fastcc i18 @decision_function(i4 0, i4 -2, i4 4, i5 4, i4 -2, i4 -2, i18 97689, i17 -62819, i18 -3762, i18 99132, i18 73201, i18 -2048, i11 479, i11 0, i11 0, i11 479, i11 -480, i11 -480, i11 479, i11 479, i11 -480, i11 -480, i11 479, i11 479, i11 479, i11 479, i4 2, i4 7, i5 3, i4 5, i5 -1, i4 -1, i5 9, i5 11, i5 13, i5 -1, i5 -1, i1 false, i4 2, i3 3, i3 3, i4 2, i4 1, i4 1, i4 6, i4 6, i5 7, i5 7, i5 8, i5 8, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 20 'call' 'tmp_72_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [4/5] (4.31ns)   --->   "%tmp_73_i = call fastcc i18 @decision_function(i4 0, i4 4, i4 4, i5 -2, i4 -2, i4 -2, i18 68198, i17 -51948, i18 -119790, i18 0, i18 84873, i18 -2048, i11 0, i11 0, i11 392, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i4 6, i4 2, i5 4, i4 -1, i5 -1, i4 7, i5 9, i5 -1, i5 -1, i5 11, i5 13, i1 true, i4 2, i3 2, i3 1, i4 0, i4 5, i4 5, i4 6, i4 6, i5 9, i5 9, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 21 'call' 'tmp_73_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [4/5] (4.31ns)   --->   "%tmp_74_i = call fastcc i18 @decision_function(i4 2, i4 2, i4 -2, i5 -2, i4 -2, i4 -2, i18 5443, i17 -4722, i18 -1334, i18 -6109, i18 -2048, i18 -2048, i11 0, i11 318, i11 -319, i11 -319, i11 318, i11 318, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i4 1, i4 3, i5 5, i4 7, i5 9, i4 -1, i5 -1, i5 -1, i5 -1, i5 11, i5 13, i1 true, i4 1, i3 0, i3 2, i4 2, i4 3, i4 3, i4 4, i4 4, i5 9, i5 9, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 22 'call' 'tmp_74_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.31>
ST_4 : Operation 23 [2/5] (4.31ns)   --->   "%tmp_i = call fastcc i18 @decision_function(i4 0, i4 4, i4 -2, i5 1, i4 4, i4 4, i18 68198, i17 10870, i18 113900, i18 74137, i18 84873, i18 66094, i11 0, i11 713, i11 0, i11 713, i11 -714, i11 0, i11 0, i11 713, i11 -714, i11 -714, i11 713, i11 713, i11 -714, i11 -714, i4 6, i4 2, i5 11, i4 5, i5 -1, i4 -1, i5 7, i5 9, i5 -1, i5 -1, i5 13, i1 true, i4 1, i3 3, i3 3, i4 0, i4 6, i4 7, i4 7, i4 6, i5 2, i5 2, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 23 'call' 'tmp_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 24 [2/5] (4.31ns)   --->   "%tmp_72_i = call fastcc i18 @decision_function(i4 0, i4 -2, i4 4, i5 4, i4 -2, i4 -2, i18 97689, i17 -62819, i18 -3762, i18 99132, i18 73201, i18 -2048, i11 479, i11 0, i11 0, i11 479, i11 -480, i11 -480, i11 479, i11 479, i11 -480, i11 -480, i11 479, i11 479, i11 479, i11 479, i4 2, i4 7, i5 3, i4 5, i5 -1, i4 -1, i5 9, i5 11, i5 13, i5 -1, i5 -1, i1 false, i4 2, i3 3, i3 3, i4 2, i4 1, i4 1, i4 6, i4 6, i5 7, i5 7, i5 8, i5 8, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 24 'call' 'tmp_72_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 25 [3/5] (4.31ns)   --->   "%tmp_73_i = call fastcc i18 @decision_function(i4 0, i4 4, i4 4, i5 -2, i4 -2, i4 -2, i18 68198, i17 -51948, i18 -119790, i18 0, i18 84873, i18 -2048, i11 0, i11 0, i11 392, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i4 6, i4 2, i5 4, i4 -1, i5 -1, i4 7, i5 9, i5 -1, i5 -1, i5 11, i5 13, i1 true, i4 2, i3 2, i3 1, i4 0, i4 5, i4 5, i4 6, i4 6, i5 9, i5 9, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 25 'call' 'tmp_73_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 26 [3/5] (4.31ns)   --->   "%tmp_74_i = call fastcc i18 @decision_function(i4 2, i4 2, i4 -2, i5 -2, i4 -2, i4 -2, i18 5443, i17 -4722, i18 -1334, i18 -6109, i18 -2048, i18 -2048, i11 0, i11 318, i11 -319, i11 -319, i11 318, i11 318, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i4 1, i4 3, i5 5, i4 7, i5 9, i4 -1, i5 -1, i5 -1, i5 -1, i5 11, i5 13, i1 true, i4 1, i3 0, i3 2, i4 2, i4 3, i4 3, i4 4, i4 4, i5 9, i5 9, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 26 'call' 'tmp_74_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.31>
ST_5 : Operation 27 [1/5] (3.15ns)   --->   "%tmp_i = call fastcc i18 @decision_function(i4 0, i4 4, i4 -2, i5 1, i4 4, i4 4, i18 68198, i17 10870, i18 113900, i18 74137, i18 84873, i18 66094, i11 0, i11 713, i11 0, i11 713, i11 -714, i11 0, i11 0, i11 713, i11 -714, i11 -714, i11 713, i11 713, i11 -714, i11 -714, i4 6, i4 2, i5 11, i4 5, i5 -1, i4 -1, i5 7, i5 9, i5 -1, i5 -1, i5 13, i1 true, i4 1, i3 3, i3 3, i4 0, i4 6, i4 7, i4 7, i4 6, i5 2, i5 2, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 27 'call' 'tmp_i' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 28 [1/5] (3.15ns)   --->   "%tmp_72_i = call fastcc i18 @decision_function(i4 0, i4 -2, i4 4, i5 4, i4 -2, i4 -2, i18 97689, i17 -62819, i18 -3762, i18 99132, i18 73201, i18 -2048, i11 479, i11 0, i11 0, i11 479, i11 -480, i11 -480, i11 479, i11 479, i11 -480, i11 -480, i11 479, i11 479, i11 479, i11 479, i4 2, i4 7, i5 3, i4 5, i5 -1, i4 -1, i5 9, i5 11, i5 13, i5 -1, i5 -1, i1 false, i4 2, i3 3, i3 3, i4 2, i4 1, i4 1, i4 6, i4 6, i5 7, i5 7, i5 8, i5 8, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 28 'call' 'tmp_72_i' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 29 [2/5] (4.31ns)   --->   "%tmp_73_i = call fastcc i18 @decision_function(i4 0, i4 4, i4 4, i5 -2, i4 -2, i4 -2, i18 68198, i17 -51948, i18 -119790, i18 0, i18 84873, i18 -2048, i11 0, i11 0, i11 392, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i4 6, i4 2, i5 4, i4 -1, i5 -1, i4 7, i5 9, i5 -1, i5 -1, i5 11, i5 13, i1 true, i4 2, i3 2, i3 1, i4 0, i4 5, i4 5, i4 6, i4 6, i5 9, i5 9, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 29 'call' 'tmp_73_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 30 [2/5] (4.31ns)   --->   "%tmp_74_i = call fastcc i18 @decision_function(i4 2, i4 2, i4 -2, i5 -2, i4 -2, i4 -2, i18 5443, i17 -4722, i18 -1334, i18 -6109, i18 -2048, i18 -2048, i11 0, i11 318, i11 -319, i11 -319, i11 318, i11 318, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i4 1, i4 3, i5 5, i4 7, i5 9, i4 -1, i5 -1, i5 -1, i5 -1, i5 11, i5 13, i1 true, i4 1, i3 0, i3 2, i4 2, i4 3, i4 3, i4 4, i4 4, i5 9, i5 9, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 30 'call' 'tmp_74_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.15>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%tree_scores_V_addr = getelementptr [4 x i18]* %tree_scores_V, i64 0, i64 0" [firmware/BDT.h:128->firmware/my_prj.cpp:9]   --->   Operation 31 'getelementptr' 'tree_scores_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.59ns)   --->   "store i18 %tmp_i, i18* %tree_scores_V_addr, align 4" [firmware/BDT.h:128->firmware/my_prj.cpp:9]   --->   Operation 32 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 4> <RAM>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%tree_scores_V_addr_1 = getelementptr [4 x i18]* %tree_scores_V, i64 0, i64 1" [firmware/BDT.h:128->firmware/my_prj.cpp:9]   --->   Operation 33 'getelementptr' 'tree_scores_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.59ns)   --->   "store i18 %tmp_72_i, i18* %tree_scores_V_addr_1, align 4" [firmware/BDT.h:128->firmware/my_prj.cpp:9]   --->   Operation 34 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 4> <RAM>
ST_6 : Operation 35 [1/5] (3.15ns)   --->   "%tmp_73_i = call fastcc i18 @decision_function(i4 0, i4 4, i4 4, i5 -2, i4 -2, i4 -2, i18 68198, i17 -51948, i18 -119790, i18 0, i18 84873, i18 -2048, i11 0, i11 0, i11 392, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i11 -393, i4 6, i4 2, i5 4, i4 -1, i5 -1, i4 7, i5 9, i5 -1, i5 -1, i5 11, i5 13, i1 true, i4 2, i3 2, i3 1, i4 0, i4 5, i4 5, i4 6, i4 6, i5 9, i5 9, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 35 'call' 'tmp_73_i' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 36 [1/5] (3.15ns)   --->   "%tmp_74_i = call fastcc i18 @decision_function(i4 2, i4 2, i4 -2, i5 -2, i4 -2, i4 -2, i18 5443, i17 -4722, i18 -1334, i18 -6109, i18 -2048, i18 -2048, i11 0, i11 318, i11 -319, i11 -319, i11 318, i11 318, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i11 -319, i4 1, i4 3, i5 5, i4 7, i5 9, i4 -1, i5 -1, i5 -1, i5 -1, i5 11, i5 13, i1 true, i4 1, i3 0, i3 2, i4 2, i4 3, i4 3, i4 4, i4 4, i5 9, i5 9, i5 10, i5 10, i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read)" [firmware/BDT.h:126->firmware/my_prj.cpp:9]   --->   Operation 36 'call' 'tmp_74_i' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.79>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %score_1_V), !map !83"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %score_0_V), !map !89"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_4_V), !map !95"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_3_V), !map !101"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_2_V), !map !107"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_1_V), !map !113"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_0_V), !map !117"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %tree_scores_V), !map !121"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @my_prj_str) nounwind"   --->   Operation 45 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/my_prj.cpp:7]   --->   Operation 46 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%tree_scores_V_addr_2 = getelementptr [4 x i18]* %tree_scores_V, i64 0, i64 2" [firmware/BDT.h:128->firmware/my_prj.cpp:9]   --->   Operation 47 'getelementptr' 'tree_scores_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.59ns)   --->   "store i18 %tmp_73_i, i18* %tree_scores_V_addr_2, align 4" [firmware/BDT.h:128->firmware/my_prj.cpp:9]   --->   Operation 48 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 4> <RAM>
ST_7 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i18 %tmp_i, %tmp_72_i" [firmware/BDT.h:127->firmware/my_prj.cpp:9]   --->   Operation 49 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 50 [1/1] (0.58ns)   --->   "%add_ln703_1 = add i18 %tmp_73_i, %tmp_74_i" [firmware/BDT.h:127->firmware/my_prj.cpp:9]   --->   Operation 50 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln703_2 = add i18 %add_ln703_1, %add_ln703" [firmware/BDT.h:127->firmware/my_prj.cpp:9]   --->   Operation 51 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%tree_scores_V_addr_3 = getelementptr [4 x i18]* %tree_scores_V, i64 0, i64 3" [firmware/BDT.h:128->firmware/my_prj.cpp:9]   --->   Operation 52 'getelementptr' 'tree_scores_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.59ns)   --->   "store i18 %tmp_74_i, i18* %tree_scores_V_addr_3, align 4" [firmware/BDT.h:128->firmware/my_prj.cpp:9]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 4> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %add_ln703_2 to i28" [firmware/BDT.h:132->firmware/my_prj.cpp:9]   --->   Operation 54 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i28 %sext_ln1118, 550" [firmware/BDT.h:132->firmware/my_prj.cpp:9]   --->   Operation 55 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118, i32 10, i32 27)" [firmware/BDT.h:132->firmware/my_prj.cpp:9]   --->   Operation 56 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %score_0_V, i18 %trunc_ln)" [firmware/my_prj.cpp:9]   --->   Operation 57 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [firmware/my_prj.cpp:10]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ score_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ score_1_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tree_scores_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_0_V_read           (read         ) [ 01111110]
x_1_V_read           (read         ) [ 01111110]
x_2_V_read           (read         ) [ 01111110]
x_3_V_read           (read         ) [ 01111110]
x_4_V_read           (read         ) [ 01111110]
tmp_i                (call         ) [ 01100011]
tmp_72_i             (call         ) [ 01100011]
tree_scores_V_addr   (getelementptr) [ 00000000]
store_ln128          (store        ) [ 00000000]
tree_scores_V_addr_1 (getelementptr) [ 00000000]
store_ln128          (store        ) [ 00000000]
tmp_73_i             (call         ) [ 01000001]
tmp_74_i             (call         ) [ 01000001]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
spectopmodule_ln0    (spectopmodule) [ 00000000]
specpipeline_ln7     (specpipeline ) [ 00000000]
tree_scores_V_addr_2 (getelementptr) [ 00000000]
store_ln128          (store        ) [ 00000000]
add_ln703            (add          ) [ 00000000]
add_ln703_1          (add          ) [ 00000000]
add_ln703_2          (add          ) [ 00000000]
tree_scores_V_addr_3 (getelementptr) [ 00000000]
store_ln128          (store        ) [ 00000000]
sext_ln1118          (sext         ) [ 00000000]
mul_ln1118           (mul          ) [ 00000000]
trunc_ln             (partselect   ) [ 00000000]
write_ln9            (write        ) [ 00000000]
ret_ln10             (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="score_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="score_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="score_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="score_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tree_scores_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_scores_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_prj_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="x_0_V_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="18" slack="0"/>
<pin id="170" dir="0" index="1" bw="18" slack="0"/>
<pin id="171" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="x_1_V_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="18" slack="0"/>
<pin id="176" dir="0" index="1" bw="18" slack="0"/>
<pin id="177" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="x_2_V_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="18" slack="0"/>
<pin id="182" dir="0" index="1" bw="18" slack="0"/>
<pin id="183" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="x_3_V_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="18" slack="0"/>
<pin id="188" dir="0" index="1" bw="18" slack="0"/>
<pin id="189" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="x_4_V_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="18" slack="0"/>
<pin id="194" dir="0" index="1" bw="18" slack="0"/>
<pin id="195" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_V_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln9_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="18" slack="0"/>
<pin id="201" dir="0" index="2" bw="18" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln9/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tree_scores_V_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="18" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_scores_V_addr/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="18" slack="1"/>
<pin id="216" dir="0" index="2" bw="0" slack="0"/>
<pin id="227" dir="0" index="4" bw="2" slack="1"/>
<pin id="228" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="229" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="230" dir="1" index="7" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/6 store_ln128/6 store_ln128/7 store_ln128/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tree_scores_V_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="18" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_scores_V_addr_1/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tree_scores_V_addr_2_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="18" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="3" slack="0"/>
<pin id="236" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_scores_V_addr_2/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tree_scores_V_addr_3_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="18" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="3" slack="0"/>
<pin id="245" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_scores_V_addr_3/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_decision_function_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="18" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="0" index="3" bw="4" slack="0"/>
<pin id="255" dir="0" index="4" bw="2" slack="0"/>
<pin id="256" dir="0" index="5" bw="4" slack="0"/>
<pin id="257" dir="0" index="6" bw="4" slack="0"/>
<pin id="258" dir="0" index="7" bw="18" slack="0"/>
<pin id="259" dir="0" index="8" bw="17" slack="0"/>
<pin id="260" dir="0" index="9" bw="18" slack="0"/>
<pin id="261" dir="0" index="10" bw="18" slack="0"/>
<pin id="262" dir="0" index="11" bw="18" slack="0"/>
<pin id="263" dir="0" index="12" bw="18" slack="0"/>
<pin id="264" dir="0" index="13" bw="1" slack="0"/>
<pin id="265" dir="0" index="14" bw="11" slack="0"/>
<pin id="266" dir="0" index="15" bw="10" slack="0"/>
<pin id="267" dir="0" index="16" bw="11" slack="0"/>
<pin id="268" dir="0" index="17" bw="11" slack="0"/>
<pin id="269" dir="0" index="18" bw="10" slack="0"/>
<pin id="270" dir="0" index="19" bw="10" slack="0"/>
<pin id="271" dir="0" index="20" bw="11" slack="0"/>
<pin id="272" dir="0" index="21" bw="11" slack="0"/>
<pin id="273" dir="0" index="22" bw="11" slack="0"/>
<pin id="274" dir="0" index="23" bw="11" slack="0"/>
<pin id="275" dir="0" index="24" bw="11" slack="0"/>
<pin id="276" dir="0" index="25" bw="11" slack="0"/>
<pin id="277" dir="0" index="26" bw="11" slack="0"/>
<pin id="278" dir="0" index="27" bw="4" slack="0"/>
<pin id="279" dir="0" index="28" bw="3" slack="0"/>
<pin id="280" dir="0" index="29" bw="5" slack="0"/>
<pin id="281" dir="0" index="30" bw="4" slack="0"/>
<pin id="282" dir="0" index="31" bw="1" slack="0"/>
<pin id="283" dir="0" index="32" bw="4" slack="0"/>
<pin id="284" dir="0" index="33" bw="5" slack="0"/>
<pin id="285" dir="0" index="34" bw="5" slack="0"/>
<pin id="286" dir="0" index="35" bw="1" slack="0"/>
<pin id="287" dir="0" index="36" bw="5" slack="0"/>
<pin id="288" dir="0" index="37" bw="5" slack="0"/>
<pin id="289" dir="0" index="38" bw="1" slack="0"/>
<pin id="290" dir="0" index="39" bw="3" slack="0"/>
<pin id="291" dir="0" index="40" bw="3" slack="0"/>
<pin id="292" dir="0" index="41" bw="3" slack="0"/>
<pin id="293" dir="0" index="42" bw="1" slack="0"/>
<pin id="294" dir="0" index="43" bw="4" slack="0"/>
<pin id="295" dir="0" index="44" bw="4" slack="0"/>
<pin id="296" dir="0" index="45" bw="4" slack="0"/>
<pin id="297" dir="0" index="46" bw="4" slack="0"/>
<pin id="298" dir="0" index="47" bw="5" slack="0"/>
<pin id="299" dir="0" index="48" bw="5" slack="0"/>
<pin id="300" dir="0" index="49" bw="5" slack="0"/>
<pin id="301" dir="0" index="50" bw="5" slack="0"/>
<pin id="302" dir="0" index="51" bw="18" slack="0"/>
<pin id="303" dir="0" index="52" bw="18" slack="0"/>
<pin id="304" dir="0" index="53" bw="18" slack="0"/>
<pin id="305" dir="0" index="54" bw="18" slack="0"/>
<pin id="306" dir="0" index="55" bw="18" slack="0"/>
<pin id="307" dir="1" index="56" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/1 tmp_73_i/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_decision_function_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="18" slack="0"/>
<pin id="366" dir="0" index="1" bw="3" slack="0"/>
<pin id="367" dir="0" index="2" bw="3" slack="0"/>
<pin id="368" dir="0" index="3" bw="4" slack="0"/>
<pin id="369" dir="0" index="4" bw="4" slack="0"/>
<pin id="370" dir="0" index="5" bw="2" slack="0"/>
<pin id="371" dir="0" index="6" bw="2" slack="0"/>
<pin id="372" dir="0" index="7" bw="18" slack="0"/>
<pin id="373" dir="0" index="8" bw="17" slack="0"/>
<pin id="374" dir="0" index="9" bw="13" slack="0"/>
<pin id="375" dir="0" index="10" bw="18" slack="0"/>
<pin id="376" dir="0" index="11" bw="18" slack="0"/>
<pin id="377" dir="0" index="12" bw="12" slack="0"/>
<pin id="378" dir="0" index="13" bw="10" slack="0"/>
<pin id="379" dir="0" index="14" bw="10" slack="0"/>
<pin id="380" dir="0" index="15" bw="10" slack="0"/>
<pin id="381" dir="0" index="16" bw="10" slack="0"/>
<pin id="382" dir="0" index="17" bw="10" slack="0"/>
<pin id="383" dir="0" index="18" bw="10" slack="0"/>
<pin id="384" dir="0" index="19" bw="10" slack="0"/>
<pin id="385" dir="0" index="20" bw="10" slack="0"/>
<pin id="386" dir="0" index="21" bw="10" slack="0"/>
<pin id="387" dir="0" index="22" bw="10" slack="0"/>
<pin id="388" dir="0" index="23" bw="10" slack="0"/>
<pin id="389" dir="0" index="24" bw="10" slack="0"/>
<pin id="390" dir="0" index="25" bw="10" slack="0"/>
<pin id="391" dir="0" index="26" bw="10" slack="0"/>
<pin id="392" dir="0" index="27" bw="3" slack="0"/>
<pin id="393" dir="0" index="28" bw="4" slack="0"/>
<pin id="394" dir="0" index="29" bw="4" slack="0"/>
<pin id="395" dir="0" index="30" bw="4" slack="0"/>
<pin id="396" dir="0" index="31" bw="5" slack="0"/>
<pin id="397" dir="0" index="32" bw="1" slack="0"/>
<pin id="398" dir="0" index="33" bw="5" slack="0"/>
<pin id="399" dir="0" index="34" bw="5" slack="0"/>
<pin id="400" dir="0" index="35" bw="5" slack="0"/>
<pin id="401" dir="0" index="36" bw="5" slack="0"/>
<pin id="402" dir="0" index="37" bw="5" slack="0"/>
<pin id="403" dir="0" index="38" bw="1" slack="0"/>
<pin id="404" dir="0" index="39" bw="3" slack="0"/>
<pin id="405" dir="0" index="40" bw="3" slack="0"/>
<pin id="406" dir="0" index="41" bw="3" slack="0"/>
<pin id="407" dir="0" index="42" bw="3" slack="0"/>
<pin id="408" dir="0" index="43" bw="3" slack="0"/>
<pin id="409" dir="0" index="44" bw="3" slack="0"/>
<pin id="410" dir="0" index="45" bw="4" slack="0"/>
<pin id="411" dir="0" index="46" bw="4" slack="0"/>
<pin id="412" dir="0" index="47" bw="5" slack="0"/>
<pin id="413" dir="0" index="48" bw="5" slack="0"/>
<pin id="414" dir="0" index="49" bw="5" slack="0"/>
<pin id="415" dir="0" index="50" bw="5" slack="0"/>
<pin id="416" dir="0" index="51" bw="18" slack="0"/>
<pin id="417" dir="0" index="52" bw="18" slack="0"/>
<pin id="418" dir="0" index="53" bw="18" slack="0"/>
<pin id="419" dir="0" index="54" bw="18" slack="0"/>
<pin id="420" dir="0" index="55" bw="18" slack="0"/>
<pin id="421" dir="1" index="56" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_72_i/1 tmp_74_i/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln703_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="18" slack="2"/>
<pin id="560" dir="0" index="1" bw="18" slack="2"/>
<pin id="561" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln703_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="18" slack="1"/>
<pin id="564" dir="0" index="1" bw="18" slack="1"/>
<pin id="565" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln703_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="18" slack="0"/>
<pin id="568" dir="0" index="1" bw="18" slack="0"/>
<pin id="569" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sext_ln1118_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="18" slack="0"/>
<pin id="574" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="trunc_ln_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="18" slack="0"/>
<pin id="578" dir="0" index="1" bw="28" slack="0"/>
<pin id="579" dir="0" index="2" bw="5" slack="0"/>
<pin id="580" dir="0" index="3" bw="6" slack="0"/>
<pin id="581" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="586" class="1007" name="mul_ln1118_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="18" slack="0"/>
<pin id="588" dir="0" index="1" bw="28" slack="0"/>
<pin id="589" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/7 "/>
</bind>
</comp>

<comp id="593" class="1005" name="x_0_V_read_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="18" slack="1"/>
<pin id="595" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_0_V_read "/>
</bind>
</comp>

<comp id="599" class="1005" name="x_1_V_read_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="18" slack="1"/>
<pin id="601" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_1_V_read "/>
</bind>
</comp>

<comp id="605" class="1005" name="x_2_V_read_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="18" slack="1"/>
<pin id="607" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_2_V_read "/>
</bind>
</comp>

<comp id="611" class="1005" name="x_3_V_read_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="18" slack="1"/>
<pin id="613" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_3_V_read "/>
</bind>
</comp>

<comp id="617" class="1005" name="x_4_V_read_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="18" slack="1"/>
<pin id="619" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_4_V_read "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_i_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="18" slack="1"/>
<pin id="625" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_72_i_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="18" slack="1"/>
<pin id="631" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_72_i "/>
</bind>
</comp>

<comp id="635" class="1005" name="tmp_73_i_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="18" slack="1"/>
<pin id="637" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73_i "/>
</bind>
</comp>

<comp id="641" class="1005" name="tmp_74_i_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="18" slack="1"/>
<pin id="643" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="172"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="166" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="134" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="134" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="134" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="136" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="213" pin=2"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="134" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="154" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="240"><net_src comp="232" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="246"><net_src comp="14" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="134" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="156" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="249"><net_src comp="241" pin="3"/><net_sink comp="213" pin=2"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="309"><net_src comp="20" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="250" pin=4"/></net>

<net id="313"><net_src comp="22" pin="0"/><net_sink comp="250" pin=5"/></net>

<net id="314"><net_src comp="22" pin="0"/><net_sink comp="250" pin=6"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="250" pin=7"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="250" pin=8"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="250" pin=9"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="250" pin=10"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="250" pin=11"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="250" pin=12"/></net>

<net id="321"><net_src comp="40" pin="0"/><net_sink comp="250" pin=13"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="250" pin=14"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="250" pin=15"/></net>

<net id="324"><net_src comp="42" pin="0"/><net_sink comp="250" pin=16"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="250" pin=17"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="250" pin=18"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="250" pin=19"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="250" pin=20"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="250" pin=21"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="250" pin=22"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="250" pin=23"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="250" pin=24"/></net>

<net id="333"><net_src comp="44" pin="0"/><net_sink comp="250" pin=25"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="250" pin=26"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="250" pin=27"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="250" pin=28"/></net>

<net id="337"><net_src comp="50" pin="0"/><net_sink comp="250" pin=29"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="250" pin=30"/></net>

<net id="339"><net_src comp="54" pin="0"/><net_sink comp="250" pin=31"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="250" pin=32"/></net>

<net id="341"><net_src comp="58" pin="0"/><net_sink comp="250" pin=33"/></net>

<net id="342"><net_src comp="60" pin="0"/><net_sink comp="250" pin=34"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="250" pin=35"/></net>

<net id="344"><net_src comp="54" pin="0"/><net_sink comp="250" pin=36"/></net>

<net id="345"><net_src comp="62" pin="0"/><net_sink comp="250" pin=37"/></net>

<net id="346"><net_src comp="64" pin="0"/><net_sink comp="250" pin=38"/></net>

<net id="347"><net_src comp="66" pin="0"/><net_sink comp="250" pin=39"/></net>

<net id="348"><net_src comp="68" pin="0"/><net_sink comp="250" pin=40"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="250" pin=41"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="250" pin=42"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="250" pin=43"/></net>

<net id="352"><net_src comp="70" pin="0"/><net_sink comp="250" pin=44"/></net>

<net id="353"><net_src comp="70" pin="0"/><net_sink comp="250" pin=45"/></net>

<net id="354"><net_src comp="46" pin="0"/><net_sink comp="250" pin=46"/></net>

<net id="355"><net_src comp="72" pin="0"/><net_sink comp="250" pin=47"/></net>

<net id="356"><net_src comp="72" pin="0"/><net_sink comp="250" pin=48"/></net>

<net id="357"><net_src comp="74" pin="0"/><net_sink comp="250" pin=49"/></net>

<net id="358"><net_src comp="74" pin="0"/><net_sink comp="250" pin=50"/></net>

<net id="359"><net_src comp="168" pin="2"/><net_sink comp="250" pin=51"/></net>

<net id="360"><net_src comp="174" pin="2"/><net_sink comp="250" pin=52"/></net>

<net id="361"><net_src comp="180" pin="2"/><net_sink comp="250" pin=53"/></net>

<net id="362"><net_src comp="186" pin="2"/><net_sink comp="250" pin=54"/></net>

<net id="363"><net_src comp="192" pin="2"/><net_sink comp="250" pin=55"/></net>

<net id="422"><net_src comp="18" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="423"><net_src comp="20" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="424"><net_src comp="24" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="425"><net_src comp="22" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="426"><net_src comp="76" pin="0"/><net_sink comp="364" pin=4"/></net>

<net id="427"><net_src comp="24" pin="0"/><net_sink comp="364" pin=5"/></net>

<net id="428"><net_src comp="24" pin="0"/><net_sink comp="364" pin=6"/></net>

<net id="429"><net_src comp="78" pin="0"/><net_sink comp="364" pin=7"/></net>

<net id="430"><net_src comp="80" pin="0"/><net_sink comp="364" pin=8"/></net>

<net id="431"><net_src comp="82" pin="0"/><net_sink comp="364" pin=9"/></net>

<net id="432"><net_src comp="84" pin="0"/><net_sink comp="364" pin=10"/></net>

<net id="433"><net_src comp="86" pin="0"/><net_sink comp="364" pin=11"/></net>

<net id="434"><net_src comp="88" pin="0"/><net_sink comp="364" pin=12"/></net>

<net id="435"><net_src comp="90" pin="0"/><net_sink comp="364" pin=13"/></net>

<net id="436"><net_src comp="40" pin="0"/><net_sink comp="364" pin=14"/></net>

<net id="437"><net_src comp="40" pin="0"/><net_sink comp="364" pin=15"/></net>

<net id="438"><net_src comp="90" pin="0"/><net_sink comp="364" pin=16"/></net>

<net id="439"><net_src comp="92" pin="0"/><net_sink comp="364" pin=17"/></net>

<net id="440"><net_src comp="92" pin="0"/><net_sink comp="364" pin=18"/></net>

<net id="441"><net_src comp="90" pin="0"/><net_sink comp="364" pin=19"/></net>

<net id="442"><net_src comp="90" pin="0"/><net_sink comp="364" pin=20"/></net>

<net id="443"><net_src comp="92" pin="0"/><net_sink comp="364" pin=21"/></net>

<net id="444"><net_src comp="92" pin="0"/><net_sink comp="364" pin=22"/></net>

<net id="445"><net_src comp="90" pin="0"/><net_sink comp="364" pin=23"/></net>

<net id="446"><net_src comp="90" pin="0"/><net_sink comp="364" pin=24"/></net>

<net id="447"><net_src comp="90" pin="0"/><net_sink comp="364" pin=25"/></net>

<net id="448"><net_src comp="90" pin="0"/><net_sink comp="364" pin=26"/></net>

<net id="449"><net_src comp="48" pin="0"/><net_sink comp="364" pin=27"/></net>

<net id="450"><net_src comp="70" pin="0"/><net_sink comp="364" pin=28"/></net>

<net id="451"><net_src comp="94" pin="0"/><net_sink comp="364" pin=29"/></net>

<net id="452"><net_src comp="52" pin="0"/><net_sink comp="364" pin=30"/></net>

<net id="453"><net_src comp="54" pin="0"/><net_sink comp="364" pin=31"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="364" pin=32"/></net>

<net id="455"><net_src comp="60" pin="0"/><net_sink comp="364" pin=33"/></net>

<net id="456"><net_src comp="50" pin="0"/><net_sink comp="364" pin=34"/></net>

<net id="457"><net_src comp="62" pin="0"/><net_sink comp="364" pin=35"/></net>

<net id="458"><net_src comp="54" pin="0"/><net_sink comp="364" pin=36"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="364" pin=37"/></net>

<net id="460"><net_src comp="96" pin="0"/><net_sink comp="364" pin=38"/></net>

<net id="461"><net_src comp="48" pin="0"/><net_sink comp="364" pin=39"/></net>

<net id="462"><net_src comp="68" pin="0"/><net_sink comp="364" pin=40"/></net>

<net id="463"><net_src comp="68" pin="0"/><net_sink comp="364" pin=41"/></net>

<net id="464"><net_src comp="48" pin="0"/><net_sink comp="364" pin=42"/></net>

<net id="465"><net_src comp="66" pin="0"/><net_sink comp="364" pin=43"/></net>

<net id="466"><net_src comp="66" pin="0"/><net_sink comp="364" pin=44"/></net>

<net id="467"><net_src comp="46" pin="0"/><net_sink comp="364" pin=45"/></net>

<net id="468"><net_src comp="46" pin="0"/><net_sink comp="364" pin=46"/></net>

<net id="469"><net_src comp="58" pin="0"/><net_sink comp="364" pin=47"/></net>

<net id="470"><net_src comp="58" pin="0"/><net_sink comp="364" pin=48"/></net>

<net id="471"><net_src comp="98" pin="0"/><net_sink comp="364" pin=49"/></net>

<net id="472"><net_src comp="98" pin="0"/><net_sink comp="364" pin=50"/></net>

<net id="473"><net_src comp="168" pin="2"/><net_sink comp="364" pin=51"/></net>

<net id="474"><net_src comp="174" pin="2"/><net_sink comp="364" pin=52"/></net>

<net id="475"><net_src comp="180" pin="2"/><net_sink comp="364" pin=53"/></net>

<net id="476"><net_src comp="186" pin="2"/><net_sink comp="364" pin=54"/></net>

<net id="477"><net_src comp="192" pin="2"/><net_sink comp="364" pin=55"/></net>

<net id="478"><net_src comp="22" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="479"><net_src comp="100" pin="0"/><net_sink comp="250" pin=4"/></net>

<net id="480"><net_src comp="24" pin="0"/><net_sink comp="250" pin=5"/></net>

<net id="481"><net_src comp="24" pin="0"/><net_sink comp="250" pin=6"/></net>

<net id="482"><net_src comp="102" pin="0"/><net_sink comp="250" pin=8"/></net>

<net id="483"><net_src comp="104" pin="0"/><net_sink comp="250" pin=9"/></net>

<net id="484"><net_src comp="106" pin="0"/><net_sink comp="250" pin=10"/></net>

<net id="485"><net_src comp="88" pin="0"/><net_sink comp="250" pin=12"/></net>

<net id="486"><net_src comp="40" pin="0"/><net_sink comp="250" pin=14"/></net>

<net id="487"><net_src comp="108" pin="0"/><net_sink comp="250" pin=15"/></net>

<net id="488"><net_src comp="110" pin="0"/><net_sink comp="250" pin=16"/></net>

<net id="489"><net_src comp="110" pin="0"/><net_sink comp="250" pin=17"/></net>

<net id="490"><net_src comp="110" pin="0"/><net_sink comp="250" pin=18"/></net>

<net id="491"><net_src comp="110" pin="0"/><net_sink comp="250" pin=19"/></net>

<net id="492"><net_src comp="110" pin="0"/><net_sink comp="250" pin=20"/></net>

<net id="493"><net_src comp="110" pin="0"/><net_sink comp="250" pin=21"/></net>

<net id="494"><net_src comp="110" pin="0"/><net_sink comp="250" pin=22"/></net>

<net id="495"><net_src comp="110" pin="0"/><net_sink comp="250" pin=23"/></net>

<net id="496"><net_src comp="110" pin="0"/><net_sink comp="250" pin=24"/></net>

<net id="497"><net_src comp="110" pin="0"/><net_sink comp="250" pin=25"/></net>

<net id="498"><net_src comp="110" pin="0"/><net_sink comp="250" pin=26"/></net>

<net id="499"><net_src comp="76" pin="0"/><net_sink comp="250" pin=29"/></net>

<net id="500"><net_src comp="56" pin="0"/><net_sink comp="250" pin=30"/></net>

<net id="501"><net_src comp="70" pin="0"/><net_sink comp="250" pin=32"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="250" pin=33"/></net>

<net id="503"><net_src comp="54" pin="0"/><net_sink comp="250" pin=34"/></net>

<net id="504"><net_src comp="50" pin="0"/><net_sink comp="250" pin=36"/></net>

<net id="505"><net_src comp="48" pin="0"/><net_sink comp="250" pin=39"/></net>

<net id="506"><net_src comp="112" pin="0"/><net_sink comp="250" pin=40"/></net>

<net id="507"><net_src comp="114" pin="0"/><net_sink comp="250" pin=41"/></net>

<net id="508"><net_src comp="52" pin="0"/><net_sink comp="250" pin=43"/></net>

<net id="509"><net_src comp="52" pin="0"/><net_sink comp="250" pin=44"/></net>

<net id="510"><net_src comp="46" pin="0"/><net_sink comp="250" pin=45"/></net>

<net id="511"><net_src comp="60" pin="0"/><net_sink comp="250" pin=47"/></net>

<net id="512"><net_src comp="60" pin="0"/><net_sink comp="250" pin=48"/></net>

<net id="513"><net_src comp="48" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="514"><net_src comp="48" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="515"><net_src comp="24" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="516"><net_src comp="100" pin="0"/><net_sink comp="364" pin=4"/></net>

<net id="517"><net_src comp="116" pin="0"/><net_sink comp="364" pin=7"/></net>

<net id="518"><net_src comp="118" pin="0"/><net_sink comp="364" pin=8"/></net>

<net id="519"><net_src comp="120" pin="0"/><net_sink comp="364" pin=9"/></net>

<net id="520"><net_src comp="122" pin="0"/><net_sink comp="364" pin=10"/></net>

<net id="521"><net_src comp="88" pin="0"/><net_sink comp="364" pin=11"/></net>

<net id="522"><net_src comp="40" pin="0"/><net_sink comp="364" pin=13"/></net>

<net id="523"><net_src comp="124" pin="0"/><net_sink comp="364" pin=14"/></net>

<net id="524"><net_src comp="126" pin="0"/><net_sink comp="364" pin=15"/></net>

<net id="525"><net_src comp="126" pin="0"/><net_sink comp="364" pin=16"/></net>

<net id="526"><net_src comp="124" pin="0"/><net_sink comp="364" pin=17"/></net>

<net id="527"><net_src comp="124" pin="0"/><net_sink comp="364" pin=18"/></net>

<net id="528"><net_src comp="126" pin="0"/><net_sink comp="364" pin=19"/></net>

<net id="529"><net_src comp="126" pin="0"/><net_sink comp="364" pin=20"/></net>

<net id="530"><net_src comp="126" pin="0"/><net_sink comp="364" pin=21"/></net>

<net id="531"><net_src comp="126" pin="0"/><net_sink comp="364" pin=22"/></net>

<net id="532"><net_src comp="126" pin="0"/><net_sink comp="364" pin=23"/></net>

<net id="533"><net_src comp="126" pin="0"/><net_sink comp="364" pin=24"/></net>

<net id="534"><net_src comp="126" pin="0"/><net_sink comp="364" pin=25"/></net>

<net id="535"><net_src comp="126" pin="0"/><net_sink comp="364" pin=26"/></net>

<net id="536"><net_src comp="66" pin="0"/><net_sink comp="364" pin=27"/></net>

<net id="537"><net_src comp="128" pin="0"/><net_sink comp="364" pin=28"/></net>

<net id="538"><net_src comp="130" pin="0"/><net_sink comp="364" pin=29"/></net>

<net id="539"><net_src comp="70" pin="0"/><net_sink comp="364" pin=30"/></net>

<net id="540"><net_src comp="60" pin="0"/><net_sink comp="364" pin=31"/></net>

<net id="541"><net_src comp="54" pin="0"/><net_sink comp="364" pin=33"/></net>

<net id="542"><net_src comp="54" pin="0"/><net_sink comp="364" pin=34"/></net>

<net id="543"><net_src comp="54" pin="0"/><net_sink comp="364" pin=35"/></net>

<net id="544"><net_src comp="50" pin="0"/><net_sink comp="364" pin=36"/></net>

<net id="545"><net_src comp="62" pin="0"/><net_sink comp="364" pin=37"/></net>

<net id="546"><net_src comp="64" pin="0"/><net_sink comp="364" pin=38"/></net>

<net id="547"><net_src comp="66" pin="0"/><net_sink comp="364" pin=39"/></net>

<net id="548"><net_src comp="132" pin="0"/><net_sink comp="364" pin=40"/></net>

<net id="549"><net_src comp="112" pin="0"/><net_sink comp="364" pin=41"/></net>

<net id="550"><net_src comp="128" pin="0"/><net_sink comp="364" pin=43"/></net>

<net id="551"><net_src comp="128" pin="0"/><net_sink comp="364" pin=44"/></net>

<net id="552"><net_src comp="22" pin="0"/><net_sink comp="364" pin=45"/></net>

<net id="553"><net_src comp="22" pin="0"/><net_sink comp="364" pin=46"/></net>

<net id="554"><net_src comp="60" pin="0"/><net_sink comp="364" pin=47"/></net>

<net id="555"><net_src comp="60" pin="0"/><net_sink comp="364" pin=48"/></net>

<net id="556"><net_src comp="74" pin="0"/><net_sink comp="364" pin=49"/></net>

<net id="557"><net_src comp="74" pin="0"/><net_sink comp="364" pin=50"/></net>

<net id="570"><net_src comp="562" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="558" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="160" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="162" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="584"><net_src comp="164" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="585"><net_src comp="576" pin="4"/><net_sink comp="198" pin=2"/></net>

<net id="590"><net_src comp="572" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="158" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="586" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="596"><net_src comp="168" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="250" pin=51"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="364" pin=51"/></net>

<net id="602"><net_src comp="174" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="250" pin=52"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="364" pin=52"/></net>

<net id="608"><net_src comp="180" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="250" pin=53"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="364" pin=53"/></net>

<net id="614"><net_src comp="186" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="250" pin=54"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="364" pin=54"/></net>

<net id="620"><net_src comp="192" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="250" pin=55"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="364" pin=55"/></net>

<net id="626"><net_src comp="250" pin="56"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="632"><net_src comp="364" pin="56"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="213" pin=4"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="638"><net_src comp="250" pin="56"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="644"><net_src comp="364" pin="56"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="213" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: score_0_V | {7 }
	Port: tree_scores_V | {6 7 }
 - Input state : 
	Port: my_prj : x_0_V | {1 }
	Port: my_prj : x_1_V | {1 }
	Port: my_prj : x_2_V | {1 }
	Port: my_prj : x_3_V | {1 }
	Port: my_prj : x_4_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		store_ln128 : 1
		store_ln128 : 1
	State 7
		store_ln128 : 1
		add_ln703_2 : 1
		store_ln128 : 1
		sext_ln1118 : 2
		mul_ln1118 : 3
		trunc_ln : 4
		write_ln9 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   call   | grp_decision_function_fu_250 |    0    |   462   |   6956  |
|          | grp_decision_function_fu_364 |    0    |   462   |   6956  |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln703_fu_558       |    0    |    0    |    18   |
|    add   |      add_ln703_1_fu_562      |    0    |    0    |    18   |
|          |      add_ln703_2_fu_566      |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       mul_ln1118_fu_586      |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    x_0_V_read_read_fu_168    |    0    |    0    |    0    |
|          |    x_1_V_read_read_fu_174    |    0    |    0    |    0    |
|   read   |    x_2_V_read_read_fu_180    |    0    |    0    |    0    |
|          |    x_3_V_read_read_fu_186    |    0    |    0    |    0    |
|          |    x_4_V_read_read_fu_192    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln9_write_fu_198    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |      sext_ln1118_fu_572      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|        trunc_ln_fu_576       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |   924   |  13966  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| tmp_72_i_reg_629 |   18   |
| tmp_73_i_reg_635 |   18   |
| tmp_74_i_reg_641 |   18   |
|   tmp_i_reg_623  |   18   |
|x_0_V_read_reg_593|   18   |
|x_1_V_read_reg_599|   18   |
|x_2_V_read_reg_605|   18   |
|x_3_V_read_reg_611|   18   |
|x_4_V_read_reg_617|   18   |
+------------------+--------+
|       Total      |   162  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_213      |  p0  |   2  |   2  |    4   ||    9    |
|       grp_access_fu_213      |  p1  |   2  |  18  |   36   ||    9    |
|       grp_access_fu_213      |  p2  |   2  |   0  |    0   ||    9    |
|       grp_access_fu_213      |  p4  |   2  |   2  |    4   ||    9    |
| grp_decision_function_fu_250 |  p3  |   2  |   4  |    8   |
| grp_decision_function_fu_250 |  p4  |   2  |   2  |    4   |
| grp_decision_function_fu_250 |  p5  |   2  |   4  |    8   |
| grp_decision_function_fu_250 |  p6  |   2  |   4  |    8   |
| grp_decision_function_fu_250 |  p8  |   2  |  17  |   34   |
| grp_decision_function_fu_250 |  p9  |   2  |  18  |   36   |
| grp_decision_function_fu_250 |  p10 |   2  |  18  |   36   |
| grp_decision_function_fu_250 |  p12 |   2  |  18  |   36   |
| grp_decision_function_fu_250 |  p14 |   2  |  11  |   22   |
| grp_decision_function_fu_250 |  p15 |   2  |  10  |   20   |
| grp_decision_function_fu_250 |  p16 |   2  |  11  |   22   |
| grp_decision_function_fu_250 |  p17 |   2  |  11  |   22   |
| grp_decision_function_fu_250 |  p18 |   2  |  10  |   20   |
| grp_decision_function_fu_250 |  p19 |   2  |  10  |   20   |
| grp_decision_function_fu_250 |  p20 |   2  |  11  |   22   |
| grp_decision_function_fu_250 |  p21 |   2  |  11  |   22   |
| grp_decision_function_fu_250 |  p22 |   2  |  11  |   22   |
| grp_decision_function_fu_250 |  p23 |   2  |  11  |   22   |
| grp_decision_function_fu_250 |  p24 |   2  |  11  |   22   |
| grp_decision_function_fu_250 |  p25 |   2  |  11  |   22   |
| grp_decision_function_fu_250 |  p26 |   2  |  11  |   22   |
| grp_decision_function_fu_250 |  p29 |   2  |   5  |   10   |
| grp_decision_function_fu_250 |  p30 |   2  |   4  |    8   |
| grp_decision_function_fu_250 |  p32 |   2  |   4  |    8   |
| grp_decision_function_fu_250 |  p33 |   2  |   5  |   10   |
| grp_decision_function_fu_250 |  p34 |   2  |   5  |   10   |
| grp_decision_function_fu_250 |  p36 |   2  |   5  |   10   |
| grp_decision_function_fu_250 |  p39 |   2  |   3  |    6   |
| grp_decision_function_fu_250 |  p40 |   2  |   3  |    6   |
| grp_decision_function_fu_250 |  p41 |   2  |   3  |    6   |
| grp_decision_function_fu_250 |  p43 |   2  |   4  |    8   |
| grp_decision_function_fu_250 |  p44 |   2  |   4  |    8   |
| grp_decision_function_fu_250 |  p45 |   2  |   4  |    8   |
| grp_decision_function_fu_250 |  p47 |   2  |   5  |   10   |
| grp_decision_function_fu_250 |  p48 |   2  |   5  |   10   |
| grp_decision_function_fu_250 |  p51 |   2  |  18  |   36   ||    9    |
| grp_decision_function_fu_250 |  p52 |   2  |  18  |   36   ||    9    |
| grp_decision_function_fu_250 |  p53 |   2  |  18  |   36   ||    9    |
| grp_decision_function_fu_250 |  p54 |   2  |  18  |   36   ||    9    |
| grp_decision_function_fu_250 |  p55 |   2  |  18  |   36   ||    9    |
| grp_decision_function_fu_364 |  p1  |   2  |   3  |    6   |
| grp_decision_function_fu_364 |  p2  |   2  |   3  |    6   |
| grp_decision_function_fu_364 |  p3  |   2  |   4  |    8   |
| grp_decision_function_fu_364 |  p4  |   2  |   4  |    8   |
| grp_decision_function_fu_364 |  p7  |   2  |  18  |   36   |
| grp_decision_function_fu_364 |  p8  |   2  |  17  |   34   |
| grp_decision_function_fu_364 |  p9  |   2  |  13  |   26   |
| grp_decision_function_fu_364 |  p10 |   2  |  18  |   36   |
| grp_decision_function_fu_364 |  p11 |   2  |  18  |   36   |
| grp_decision_function_fu_364 |  p13 |   2  |  10  |   20   |
| grp_decision_function_fu_364 |  p14 |   2  |  10  |   20   |
| grp_decision_function_fu_364 |  p15 |   2  |  10  |   20   |
| grp_decision_function_fu_364 |  p16 |   2  |  10  |   20   |
| grp_decision_function_fu_364 |  p17 |   2  |  10  |   20   |
| grp_decision_function_fu_364 |  p18 |   2  |  10  |   20   |
| grp_decision_function_fu_364 |  p19 |   2  |  10  |   20   |
| grp_decision_function_fu_364 |  p20 |   2  |  10  |   20   |
| grp_decision_function_fu_364 |  p21 |   2  |  10  |   20   |
| grp_decision_function_fu_364 |  p22 |   2  |  10  |   20   |
| grp_decision_function_fu_364 |  p23 |   2  |  10  |   20   |
| grp_decision_function_fu_364 |  p24 |   2  |  10  |   20   |
| grp_decision_function_fu_364 |  p25 |   2  |  10  |   20   |
| grp_decision_function_fu_364 |  p26 |   2  |  10  |   20   |
| grp_decision_function_fu_364 |  p27 |   2  |   3  |    6   |
| grp_decision_function_fu_364 |  p28 |   2  |   4  |    8   |
| grp_decision_function_fu_364 |  p29 |   2  |   4  |    8   |
| grp_decision_function_fu_364 |  p30 |   2  |   4  |    8   |
| grp_decision_function_fu_364 |  p31 |   2  |   5  |   10   |
| grp_decision_function_fu_364 |  p33 |   2  |   5  |   10   |
| grp_decision_function_fu_364 |  p34 |   2  |   5  |   10   |
| grp_decision_function_fu_364 |  p35 |   2  |   5  |   10   |
| grp_decision_function_fu_364 |  p36 |   2  |   5  |   10   |
| grp_decision_function_fu_364 |  p37 |   2  |   5  |   10   |
| grp_decision_function_fu_364 |  p38 |   2  |   1  |    2   |
| grp_decision_function_fu_364 |  p39 |   2  |   3  |    6   |
| grp_decision_function_fu_364 |  p40 |   2  |   3  |    6   |
| grp_decision_function_fu_364 |  p41 |   2  |   3  |    6   |
| grp_decision_function_fu_364 |  p43 |   2  |   3  |    6   |
| grp_decision_function_fu_364 |  p44 |   2  |   3  |    6   |
| grp_decision_function_fu_364 |  p45 |   2  |   4  |    8   |
| grp_decision_function_fu_364 |  p46 |   2  |   4  |    8   |
| grp_decision_function_fu_364 |  p47 |   2  |   5  |   10   |
| grp_decision_function_fu_364 |  p48 |   2  |   5  |   10   |
| grp_decision_function_fu_364 |  p49 |   2  |   5  |   10   |
| grp_decision_function_fu_364 |  p50 |   2  |   5  |   10   |
| grp_decision_function_fu_364 |  p51 |   2  |  18  |   36   ||    9    |
| grp_decision_function_fu_364 |  p52 |   2  |  18  |   36   ||    9    |
| grp_decision_function_fu_364 |  p53 |   2  |  18  |   36   ||    9    |
| grp_decision_function_fu_364 |  p54 |   2  |  18  |   36   ||    9    |
| grp_decision_function_fu_364 |  p55 |   2  |  18  |   36   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |  1626  ||  56.682 ||   126   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   924  |  13966 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   56   |    -   |   126  |
|  Register |    -   |    -   |   162  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   56   |  1086  |  14092 |
+-----------+--------+--------+--------+--------+
