# VSD-RTLDesign_And_Synthesis

This repository documents learnings and lab work from the â€œRTL Design using Verilog with Sky130"
