#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 30 00:28:36 2019
# Process ID: 3552
# Current directory: C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1
# Command line: vivado.exe -log mainBlockDesign_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mainBlockDesign_wrapper.tcl
# Log file: C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/mainBlockDesign_wrapper.vds
# Journal file: C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mainBlockDesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/konkurs/2018.2_IP/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_bs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/rgb2ycbcr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_van'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/bbox21'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/split_rgb'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 354.652 ; gain = 106.523
Command: synth_design -top mainBlockDesign_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 450.676 ; gain = 94.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mainBlockDesign_wrapper' [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/hdl/mainBlockDesign_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'mainBlockDesign' [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/synth/mainBlockDesign.v:13]
INFO: [Synth 8-6157] synthesizing module 'mainBlockDesign_KLT_van_0_0' [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_KLT_van_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mainBlockDesign_KLT_van_0_0' (2#1) [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_KLT_van_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'KLT_van_0' of module 'mainBlockDesign_KLT_van_0_0' requires 43 connections, but only 16 given [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/synth/mainBlockDesign.v:102]
INFO: [Synth 8-6157] synthesizing module 'mainBlockDesign_bbox21_0_0' [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_bbox21_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mainBlockDesign_bbox21_0_0' (3#1) [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_bbox21_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mainBlockDesign_clk_wiz_0_0' [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mainBlockDesign_clk_wiz_0_0' (4#1) [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mainBlockDesign_dvi2rgb_0_0' [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mainBlockDesign_dvi2rgb_0_0' (5#1) [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_dvi2rgb_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dvi2rgb_0' of module 'mainBlockDesign_dvi2rgb_0_0' requires 19 connections, but only 18 given [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/synth/mainBlockDesign.v:134]
INFO: [Synth 8-6157] synthesizing module 'mainBlockDesign_rgb2dvi_0_0' [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mainBlockDesign_rgb2dvi_0_0' (6#1) [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_rgb2dvi_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/synth/mainBlockDesign.v:164]
INFO: [Synth 8-6157] synthesizing module 'mainBlockDesign_rgb2ycbcr_0_0' [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_rgb2ycbcr_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mainBlockDesign_rgb2ycbcr_0_0' (7#1) [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_rgb2ycbcr_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rgb2ycbcr_0' of module 'mainBlockDesign_rgb2ycbcr_0_0' requires 12 connections, but only 5 given [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/synth/mainBlockDesign.v:164]
INFO: [Synth 8-6157] synthesizing module 'mainBlockDesign_split_rgb_0_0' [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_split_rgb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mainBlockDesign_split_rgb_0_0' (8#1) [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_split_rgb_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'split_rgb_0' of module 'mainBlockDesign_split_rgb_0_0' requires 4 connections, but only 2 given [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/synth/mainBlockDesign.v:170]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/synth/mainBlockDesign.v:173]
INFO: [Synth 8-6157] synthesizing module 'mainBlockDesign_system_ila_0_0' [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mainBlockDesign_system_ila_0_0' (9#1) [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mainBlockDesign_xlconstant_0_0' [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mainBlockDesign_xlconstant_0_0' (10#1) [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mainBlockDesign_xlconstant_0_1' [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mainBlockDesign_xlconstant_0_1' (11#1) [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mainBlockDesign_xlconstant_0_2' [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_xlconstant_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mainBlockDesign_xlconstant_0_2' (12#1) [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/.Xil/Vivado-3552-N-5CD6281M34/realtime/mainBlockDesign_xlconstant_0_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'KLT_van_0'. This will prevent further optimization [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/synth/mainBlockDesign.v:102]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/synth/mainBlockDesign.v:173]
INFO: [Synth 8-6155] done synthesizing module 'mainBlockDesign' (13#1) [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/synth/mainBlockDesign.v:13]
INFO: [Synth 8-6155] done synthesizing module 'mainBlockDesign_wrapper' (14#1) [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/hdl/mainBlockDesign_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 504.496 ; gain = 148.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 504.496 ; gain = 148.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 504.496 ; gain = 148.117
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc] for cell 'mainBlockDesign_i/dvi2rgb_0'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc] for cell 'mainBlockDesign_i/dvi2rgb_0'
Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0_in_context.xdc] for cell 'mainBlockDesign_i/clk_wiz_0'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0_in_context.xdc] for cell 'mainBlockDesign_i/clk_wiz_0'
Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc] for cell 'mainBlockDesign_i/rgb2dvi_0'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc] for cell 'mainBlockDesign_i/rgb2dvi_0'
Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_xlconstant_0_0/mainBlockDesign_xlconstant_0_0/mainBlockDesign_xlconstant_0_0_in_context.xdc] for cell 'mainBlockDesign_i/xlconstant_0'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_xlconstant_0_0/mainBlockDesign_xlconstant_0_0/mainBlockDesign_xlconstant_0_0_in_context.xdc] for cell 'mainBlockDesign_i/xlconstant_0'
Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_KLT_van_0_0/mainBlockDesign_KLT_van_0_0/mainBlockDesign_KLT_van_0_0_in_context.xdc] for cell 'mainBlockDesign_i/KLT_van_0'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_KLT_van_0_0/mainBlockDesign_KLT_van_0_0/mainBlockDesign_KLT_van_0_0_in_context.xdc] for cell 'mainBlockDesign_i/KLT_van_0'
Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2ycbcr_0_0/mainBlockDesign_rgb2ycbcr_0_0/mainBlockDesign_rgb2ycbcr_0_0_in_context.xdc] for cell 'mainBlockDesign_i/rgb2ycbcr_0'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2ycbcr_0_0/mainBlockDesign_rgb2ycbcr_0_0/mainBlockDesign_rgb2ycbcr_0_0_in_context.xdc] for cell 'mainBlockDesign_i/rgb2ycbcr_0'
Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_xlconstant_0_1/mainBlockDesign_xlconstant_0_1/mainBlockDesign_xlconstant_1_0_in_context.xdc] for cell 'mainBlockDesign_i/xlconstant_1'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_xlconstant_0_1/mainBlockDesign_xlconstant_0_1/mainBlockDesign_xlconstant_1_0_in_context.xdc] for cell 'mainBlockDesign_i/xlconstant_1'
Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_xlconstant_0_2/mainBlockDesign_xlconstant_0_2/mainBlockDesign_xlconstant_0_0_in_context.xdc] for cell 'mainBlockDesign_i/xlconstant_2'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_xlconstant_0_2/mainBlockDesign_xlconstant_0_2/mainBlockDesign_xlconstant_0_0_in_context.xdc] for cell 'mainBlockDesign_i/xlconstant_2'
Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_bbox21_0_0/mainBlockDesign_bbox21_0_0/mainBlockDesign_bbox21_0_0_in_context.xdc] for cell 'mainBlockDesign_i/bbox21_0'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_bbox21_0_0/mainBlockDesign_bbox21_0_0/mainBlockDesign_bbox21_0_0_in_context.xdc] for cell 'mainBlockDesign_i/bbox21_0'
Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_system_ila_0_0/mainBlockDesign_system_ila_0_0/mainBlockDesign_system_ila_0_0_in_context.xdc] for cell 'mainBlockDesign_i/system_ila_0'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_system_ila_0_0/mainBlockDesign_system_ila_0_0/mainBlockDesign_system_ila_0_0_in_context.xdc] for cell 'mainBlockDesign_i/system_ila_0'
Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_split_rgb_0_0/mainBlockDesign_split_rgb_0_0/mainBlockDesign_split_rgb_0_0_in_context.xdc] for cell 'mainBlockDesign_i/split_rgb_0'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_split_rgb_0_0/mainBlockDesign_split_rgb_0_0/mainBlockDesign_split_rgb_0_0_in_context.xdc] for cell 'mainBlockDesign_i/split_rgb_0'
Parsing XDC File [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mainBlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mainBlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 806.906 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mainBlockDesign_i/system_ila_0' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 806.906 ; gain = 450.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 806.906 ; gain = 450.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_clk_n. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_clk_n. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_clk_p. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_clk_p. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_n[0]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_n[0]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_n[1]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_n[1]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_n[2]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_n[2]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_p[0]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_p[0]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_p[1]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_p[1]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_p[2]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_p[2]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_n[0]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_n[0]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_n[1]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_n[1]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_n[2]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_n[2]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_p[0]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_p[0]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_p[1]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_p[1]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_p[2]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_p[2]. (constraint file  c:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for mainBlockDesign_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mainBlockDesign_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mainBlockDesign_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mainBlockDesign_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mainBlockDesign_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mainBlockDesign_i/KLT_van_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mainBlockDesign_i/rgb2ycbcr_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mainBlockDesign_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mainBlockDesign_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mainBlockDesign_i/bbox21_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mainBlockDesign_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mainBlockDesign_i/split_rgb_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 806.906 ; gain = 450.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 806.906 ; gain = 450.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.906 ; gain = 450.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mainBlockDesign_i/dvi2rgb_0/PixelClk' to pin 'mainBlockDesign_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mainBlockDesign_i/clk_wiz_0/clk_out1' to pin 'mainBlockDesign_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 850.109 ; gain = 493.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 850.258 ; gain = 493.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 850.258 ; gain = 493.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 851.383 ; gain = 495.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 851.383 ; gain = 495.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 851.383 ; gain = 495.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 851.383 ; gain = 495.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 851.383 ; gain = 495.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 851.383 ; gain = 495.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |mainBlockDesign_KLT_van_0_0    |         1|
|2     |mainBlockDesign_bbox21_0_0     |         1|
|3     |mainBlockDesign_clk_wiz_0_0    |         1|
|4     |mainBlockDesign_dvi2rgb_0_0    |         1|
|5     |mainBlockDesign_rgb2dvi_0_0    |         1|
|6     |mainBlockDesign_rgb2ycbcr_0_0  |         1|
|7     |mainBlockDesign_split_rgb_0_0  |         1|
|8     |mainBlockDesign_system_ila_0_0 |         1|
|9     |mainBlockDesign_xlconstant_0_0 |         1|
|10    |mainBlockDesign_xlconstant_0_1 |         1|
|11    |mainBlockDesign_xlconstant_0_2 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |mainBlockDesign_KLT_van_0_0    |     1|
|2     |mainBlockDesign_bbox21_0_0     |     1|
|3     |mainBlockDesign_clk_wiz_0_0    |     1|
|4     |mainBlockDesign_dvi2rgb_0_0    |     1|
|5     |mainBlockDesign_rgb2dvi_0_0    |     1|
|6     |mainBlockDesign_rgb2ycbcr_0_0  |     1|
|7     |mainBlockDesign_split_rgb_0_0  |     1|
|8     |mainBlockDesign_system_ila_0_0 |     1|
|9     |mainBlockDesign_xlconstant_0_0 |     1|
|10    |mainBlockDesign_xlconstant_0_1 |     1|
|11    |mainBlockDesign_xlconstant_0_2 |     1|
|12    |IOBUF                          |     2|
|13    |OBUF                           |     1|
+------+-------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   868|
|2     |  mainBlockDesign_i |mainBlockDesign |   865|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 851.383 ; gain = 495.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 851.383 ; gain = 192.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 851.383 ; gain = 495.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 871.512 ; gain = 516.859
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/konkurs/vivado_projekty/przedsynth/mainVideoProcessing_Zybo-Z20.runs/synth_1/mainBlockDesign_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mainBlockDesign_wrapper_utilization_synth.rpt -pb mainBlockDesign_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 871.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 00:29:30 2019...
