#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Aug 17 15:07:09 2016
# Process ID: 3700
# Log file: D:/Xilinx/ProcessorDesign_8_9/planAhead_run_2/planAhead.log
# Journal file: D:/Xilinx/ProcessorDesign_8_9/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Xilinx/ProcessorDesign_8_9/pa.fromNetlist.tcl
# create_project -name ProcessorDesign_8_9 -dir "D:/Xilinx/ProcessorDesign_8_9/planAhead_run_4" -part xc6slx45csg324-3
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 456.340 ; gain = 65.094
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Xilinx/ProcessorDesign_8_9/system_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Xilinx/ProcessorDesign_8_9} {ipcore_dir} }
# add_files [list {ipcore_dir/data_ram.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/instruction_ram.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "system_top.ucf" [current_fileset -constrset]
Adding file 'D:/Xilinx/ProcessorDesign_8_9/system_top.ucf' to fileset 'constrs_1'
# add_files [list {system_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_top.ngc ...
WARNING:NetListWriters:298 - No output is written to system_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_top.edif ...
ngc2edif: Total memory usage is 84920 kilobytes

Parsing EDIF File [./planAhead_run_4/ProcessorDesign_8_9.data/cache/system_top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/ProcessorDesign_8_9.data/cache/system_top_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design data_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to data_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file data_ram.edif ...
ngc2edif: Total memory usage is 84432 kilobytes

Reading core file 'D:/Xilinx/ProcessorDesign_8_9/ipcore_dir/data_ram.ngc' for (cell view 'data_ram', library 'system_top_lib', file 'system_top.ngc')
Parsing EDIF File [./planAhead_run_4/ProcessorDesign_8_9.data/cache/data_ram_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/ProcessorDesign_8_9.data/cache/data_ram_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design instruction_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to instruction_ram.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file instruction_ram.edif ...
ngc2edif: Total memory usage is 80336 kilobytes

Reading core file 'D:/Xilinx/ProcessorDesign_8_9/ipcore_dir/instruction_ram.ngc' for (cell view 'instruction_ram', library 'system_top_lib', file 'system_top.ngc')
Parsing EDIF File [./planAhead_run_4/ProcessorDesign_8_9.data/cache/instruction_ram_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/ProcessorDesign_8_9.data/cache/instruction_ram_ngc_zx.edif]
WARNING: [Netlist 29-43] Netlist 'system_top' is not ideal for floorplanning, since the cellview 'system_top' defined in file 'system_top.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from E:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from E:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from E:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from E:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from E:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from E:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : E:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Parsing UCF File [D:/Xilinx/ProcessorDesign_8_9/ipcore_dir/data_ram.ncf]
Finished Parsing UCF File [D:/Xilinx/ProcessorDesign_8_9/ipcore_dir/data_ram.ncf]
Parsing UCF File [D:/Xilinx/ProcessorDesign_8_9/ipcore_dir/instruction_ram.ncf]
Finished Parsing UCF File [D:/Xilinx/ProcessorDesign_8_9/ipcore_dir/instruction_ram.ncf]
Parsing UCF File [D:/Xilinx/ProcessorDesign_8_9/system_top.ucf]
Finished Parsing UCF File [D:/Xilinx/ProcessorDesign_8_9/system_top.ucf]
link_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 576.168 ; gain = 113.121
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/Xilinx/ProcessorDesign_8_9\planAhead_pid3700.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Aug 17 15:08:11 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
