// Seed: 2662829697
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_11;
  ;
  wire id_12;
  assign id_5 = id_9;
  logic id_13 = 1;
  assign id_2 = id_12;
  wire id_14;
  wire id_15;
endmodule
module module_1 #(
    parameter id_1  = 32'd1,
    parameter id_25 = 32'd97,
    parameter id_44 = 32'd2,
    parameter id_59 = 32'd17
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    _id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    _id_59,
    id_60,
    id_61,
    id_62,
    id_63,
    id_64,
    id_65,
    id_66,
    id_67,
    id_68,
    id_69,
    id_70
);
  output wire id_70;
  input wire id_69;
  inout wire id_68;
  input wire id_67;
  input wire id_66;
  output wire id_65;
  output wire id_64;
  inout wire id_63;
  input wire id_62;
  input wire id_61;
  inout wire id_60;
  output wire _id_59;
  input wire id_58;
  input wire id_57;
  input wire id_56;
  input wire id_55;
  inout wire id_54;
  inout wire id_53;
  output wire id_52;
  output wire id_51;
  output wire id_50;
  output wire id_49;
  input wire id_48;
  input wire id_47;
  output wire id_46;
  output wire id_45;
  inout wire _id_44;
  output wire id_43;
  output wire id_42;
  input wire id_41;
  input wire id_40;
  output reg id_39;
  input wire id_38;
  inout wire id_37;
  input wire id_36;
  inout wire id_35;
  inout wire id_34;
  input logic [7:0] id_33;
  input wire id_32;
  inout wire id_31;
  output wire id_30;
  inout wire id_29;
  output wire id_28;
  input wire id_27;
  inout wire id_26;
  inout wire _id_25;
  inout wire id_24;
  module_0 modCall_1 (
      id_60,
      id_9,
      id_22,
      id_47,
      id_60,
      id_42,
      id_2,
      id_11,
      id_29,
      id_64
  );
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire _id_1;
  always @(-1 or posedge id_3) begin : LABEL_0
    id_39 <= #1 id_12;
  end
  assign id_4 = id_36;
  wire  id_71;
  logic id_72;
  ;
  logic [id_25 : id_59] id_73;
  always_latch disable id_74;
  assign id_43 = id_40;
  parameter id_75 = 1;
endmodule
