Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 03:25:43 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0/post_route_timing.rpt
| Design       : td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[3]/D
                                                              6.228         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[8]/D
                                                              6.302         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[11]/D
                                                              6.337         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[2]/D
                                                              6.381         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[7]/D
                                                              6.465         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[12]/D
                                                              6.505         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[6]/D
                                                              6.621         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[9]/D
                                                              6.635         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[15]/D
                                                              6.763         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[10]/D
                                                              6.765         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[14]/D
                                                              6.774         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[1]/D
                                                              6.784         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[0]/D
                                                              6.789         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[11]/D
                                                              6.906         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[5]/D
                                                              6.952         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_2_2/DP/WADR0
                                                              6.998         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_2_2/SP/WADR0
                                                              6.998         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_3_3/DP/WADR0
                                                              6.998         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_3_3/SP/WADR0
                                                              6.998         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_4_4/DP/WADR0
                                                              6.998         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_4_4/SP/WADR0
                                                              6.998         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_5_5/DP/WADR0
                                                              6.998         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_5_5/SP/WADR0
                                                              6.998         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[4]/D
                                                              7.006         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[4]/D
                                                              7.098         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[13]/D
                                                              7.107         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[13]/D
                                                              7.126         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[14]/D
                                                              7.132         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[12]/D
                                                              7.180         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[2]/D
                                                              7.195         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[6]/D
                                                              7.198         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[6]/D
                                                              7.212         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[3]/D
                                                              7.215         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[3]/D
                                                              7.219         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[1]/D
                                                              7.237         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[7]/D
                                                              7.237         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_6_6/DP/WADR0
                                                              7.248         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_6_6/SP/WADR0
                                                              7.248         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_7_7/DP/WADR0
                                                              7.248         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_7_7/SP/WADR0
                                                              7.248         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_8_8/DP/WADR0
                                                              7.248         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_8_8/SP/WADR0
                                                              7.248         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_9_9/DP/WADR0
                                                              7.248         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_9_9/SP/WADR0
                                                              7.248         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[15]/D
                                                              7.263         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[7]/D
                                                              7.271         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[9]/D
                                                              7.276         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[8]/D
                                                              7.302         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[9]/D
                                                              7.305         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[13]/D
                                                              7.313         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[14]/D
                                                              7.321         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[8]/D
                                                              7.327         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[8]/D
                                                              7.331         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[14]/D
                                                              7.338         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[15]/D
                                                              7.339         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[5]/D
                                                              7.341         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_0_0/DP/WADR0
                                                              7.348         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_0_0/SP/WADR0
                                                              7.348         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_10_10/DP/WADR0
                                                              7.348         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_10_10/SP/WADR0
                                                              7.348         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_11_11/DP/WADR0
                                                              7.348         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_11_11/SP/WADR0
                                                              7.348         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_12_12/DP/WADR0
                                                              7.348         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_12_12/SP/WADR0
                                                              7.348         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[4]/D
                                                              7.367         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_6_6/DP/WADR1
                                                              7.373         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_6_6/SP/WADR1
                                                              7.373         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_7_7/DP/WADR1
                                                              7.373         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_7_7/SP/WADR1
                                                              7.373         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_8_8/DP/WADR1
                                                              7.373         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_8_8/SP/WADR1
                                                              7.373         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_9_9/DP/WADR1
                                                              7.373         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_9_9/SP/WADR1
                                                              7.373         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[2]/D
                                                              7.375         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[12]/D
                                                              7.376         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[5]/D
                                                              7.383         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[5]/D
                                                              7.398         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[1]/D
                                                              7.400         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[11]/D
                                                              7.402         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[13]/D
                                                              7.412         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[0]/D
                                                              7.417         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[12]/D
                                                              7.423         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[4]/D
                                                              7.424         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[15]/D
                                                              7.426         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[13]/CE
                                                              7.440         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[14]/CE
                                                              7.440         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[15]/CE
                                                              7.440         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[1]/CE
                                                              7.440         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[2]/CE
                                                              7.440         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[3]/CE
                                                              7.440         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q0_reg[5]/CE
                                                              7.440         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_0_0/DP/WE
                                                              7.441         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_0_0/SP/WE
                                                              7.441         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_10_10/DP/WE
                                                              7.441         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_10_10/SP/WE
                                                              7.441         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_11_11/DP/WE
                                                              7.441         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_11_11/SP/WE
                                                              7.441         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_12_12/DP/WE
                                                              7.441         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/ram_reg_0_7_12_12/SP/WE
                                                              7.441         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram_U/q1_reg[10]/D
                                                              7.442         



