set_property SRC_FILE_INFO {cfile:e:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.srcs/sources_1/ip/PLL/PLL.xdc rfile:../../../an9767_test.srcs/sources_1/ip/PLL/PLL.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.05
