============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Apr 07 2025  01:32:39 am
  Module:                 rapid_x_cpu
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (5713 ps) Setup Check with Pin memory_unit_ir_data_in_reg[31]/CK->D
          Group: i_clk
     Startpoint: (R) memory_unit_dcache_line_read_reg[meta][tag][16]/CK
          Clock: (R) i_clk
       Endpoint: (F) memory_unit_ir_data_in_reg[31]/D
          Clock: (R) i_clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=    9859                  
      Launch Clock:-       0                  
         Data Path:-    4146                  
             Slack:=    5713                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                             Timing Point                               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  memory_unit_dcache_line_read_reg[meta][tag][16]/CK                     -       -      R     (arrival)   1963     -   400     0       0    (-,-) 
  memory_unit_dcache_line_read_reg[meta][tag][16]/Q                      -       CK->Q  F     DFFR_X1        3   5.8     9   175     175    (-,-) 
  g110853/Z                                                              -       B->Z   F     XOR2_X1        1   1.8     9    70     245    (-,-) 
  g110553/ZN                                                             -       A4->ZN R     NOR4_X1        1   1.8    28    72     317    (-,-) 
  g110331__2802/ZN                                                       -       A1->ZN F     NAND4_X1       1   1.6    16    43     360    (-,-) 
  g110034__6417/ZN                                                       -       A1->ZN R     NOR4_X1        3   5.8    55    83     443    (-,-) 
  g109947__2346/ZN                                                       -       A1->ZN F     NAND2_X1       2   3.6    18    49     492    (-,-) 
  g109863__1666/ZN                                                       -       A1->ZN R     NAND2_X1       2   3.2     9    35     526    (-,-) 
  g109843__8428/Z                                                        -       B->Z   R     MUX2_X1        6  33.5    59   107     634    (-,-) 
  g109804__2883/ZN                                                       -       A1->ZN F     NAND2_X1      13  24.9    48   105     739    (-,-) 
  g109773__9315/ZN                                                       -       A->ZN  F     XNOR2_X1       1   1.8    14    86     825    (-,-) 
  g109769__5115/ZN                                                       -       A4->ZN F     OR4_X2        32  81.0    52   172     997    (-,-) 
  g109767__6131/Z                                                        -       S->Z   F     MUX2_X1        4   7.7    14   116    1113    (-,-) 
  g109642__1881/ZN                                                       -       A1->ZN R     AOI22_X1       2  13.2    54    88    1201    (-,-) 
  g109626/ZN                                                             -       A->ZN  F     INV_X8       102 242.1    37   152    1352    (-,-) 
  g109607__6417/ZN                                                       -       A1->ZN F     AND2_X1        1   2.5     6    74    1426    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3507/Z  -       A->Z   F     XOR2_X1        1   2.9    18    61    1487    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3490/CO -       CI->CO F     FA_X1          1   2.9    12    85    1572    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3489/CO -       CI->CO F     FA_X1          1   2.9    12    81    1653    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3488/CO -       CI->CO F     FA_X1          1   2.9    12    81    1734    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3487/CO -       CI->CO F     FA_X1          1   2.9    12    81    1815    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3486/CO -       CI->CO F     FA_X1          1   2.9    12    81    1896    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3485/CO -       CI->CO F     FA_X1          1   2.9    12    81    1978    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3484/CO -       CI->CO F     FA_X1          1   2.9    12    81    2059    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3483/CO -       CI->CO F     FA_X1          1   2.9    12    81    2140    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3482/CO -       CI->CO F     FA_X1          1   2.9    12    81    2221    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3481/CO -       CI->CO F     FA_X1          1   2.9    12    81    2302    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3480/CO -       CI->CO F     FA_X1          1   2.9    12    81    2383    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3479/CO -       CI->CO F     FA_X1          1   2.9    12    81    2464    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3478/CO -       CI->CO F     FA_X1          1   2.9    12    81    2545    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3477/CO -       CI->CO F     FA_X1          1   2.9    12    81    2626    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3476/CO -       CI->CO F     FA_X1          1   2.9    12    81    2707    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3475/CO -       CI->CO F     FA_X1          1   2.9    12    81    2788    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3474/CO -       CI->CO F     FA_X1          1   2.9    12    81    2870    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3473/CO -       CI->CO F     FA_X1          1   2.9    12    81    2951    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3472/CO -       CI->CO F     FA_X1          1   2.9    12    81    3032    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3471/CO -       CI->CO F     FA_X1          1   2.9    12    81    3113    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3470/CO -       CI->CO F     FA_X1          1   2.9    12    81    3194    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3469/CO -       CI->CO F     FA_X1          1   2.9    12    81    3275    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3468/CO -       CI->CO F     FA_X1          1   2.9    12    81    3356    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3467/CO -       CI->CO F     FA_X1          1   2.9    12    81    3437    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3466/CO -       CI->CO F     FA_X1          1   2.9    12    81    3518    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3465/CO -       CI->CO F     FA_X1          1   2.9    12    81    3600    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3464/CO -       CI->CO F     FA_X1          1   2.9    12    81    3681    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3463/CO -       CI->CO F     FA_X1          1   2.9    12    81    3762    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3462/CO -       CI->CO F     FA_X1          1   2.9    12    81    3843    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3461/CO -       CI->CO F     FA_X1          1   2.9    12    81    3924    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3460/CO -       CI->CO F     FA_X1          1   2.4    11    80    4004    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3459/ZN -       A->ZN  F     XNOR2_X1       1   1.7     9    52    4056    (-,-) 
  g210519/ZN                                                             -       C1->ZN R     AOI221_X1      1   1.7    29    47    4103    (-,-) 
  ex_logic_g59/ZN                                                        -       I->ZN  F     TINV_X1        1   2.1     8    34    4137    (-,-) 
  memory_unit_ir_data_in_reg[31]/D                                       <<<     -      F     SDFFR_X1       1     -     -     9    4146    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

