

================================================================
== Vivado HLS Report for 'sinGen_my_to_float_31_1_s'
================================================================
* Date:           Mon Sep 03 14:23:45 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        SineGenerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|   10|    6|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|      2|    no    |
        |- Loop 2  |    2|    5|         2|          -|          -| 1 ~ 2 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    547|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    225|
|Register         |        -|      -|     361|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     361|    772|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_276_p2                  |     +    |      0|  0|   2|           2|           1|
    |i_fu_228_p2                    |     +    |      0|  0|   2|           2|           1|
    |shift_2_fu_316_p2              |     +    |      0|  0|  32|          32|          32|
    |phitmp_fu_385_p2               |     -    |      0|  0|  16|           8|           8|
    |tmp_17_fu_302_p2               |     -    |      0|  0|  32|           1|          32|
    |tmp_23_fu_375_p2               |     -    |      0|  0|  16|           7|           8|
    |c_1_1_fu_252_p3                |  Select  |      0|  0|  32|           1|          32|
    |c_1_2_fu_260_p3                |  Select  |      0|  0|  32|           1|          32|
    |in_shift_V_fu_344_p3           |  Select  |      0|  0|  31|           1|          31|
    |out_bits_V_load_phi_fu_238_p3  |  Select  |      0|  0|  32|           1|          32|
    |out_exp_V_fu_391_p3            |  Select  |      0|  0|   8|           1|           1|
    |sh_assign_2_fu_308_p3          |  Select  |      0|  0|  32|           1|          32|
    |sh_assign_fu_286_p3            |  Select  |      0|  0|  32|           1|          32|
    |tmp_19_fu_326_p2               |   ashr   |      0|  0|  88|          32|          32|
    |c_0_fu_244_p3                  |   ctlz   |      0|  0|  48|          32|           0|
    |exitcond_fu_222_p2             |   icmp   |      0|  0|   2|           2|           3|
    |tmp_21_fu_352_p2               |   icmp   |      0|  0|  11|          32|           5|
    |tmp_22_fu_367_p2               |   icmp   |      0|  0|  11|          31|           1|
    |tmp_20_fu_331_p2               |    shl   |      0|  0|  88|          32|          32|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 547|         220|         347|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          5|    1|          5|
    |ap_return                |  31|          2|   31|         62|
    |i1_reg_104               |   2|          2|    2|          4|
    |i2_reg_137               |   2|          2|    2|          4|
    |in_shift_reg_115         |  31|          2|   31|         62|
    |p_Val2_in_phi_fu_151_p4  |  31|          2|   31|         62|
    |p_Val2_in_reg_148        |  31|          2|   31|         62|
    |shift_1_phi_fu_161_p4    |  32|          2|   32|         64|
    |shift_1_reg_158          |  32|          2|   32|         64|
    |shift_reg_125            |  32|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 225|         23|  225|        453|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   4|   0|    4|          0|
    |ap_return_preg        |  31|   0|   32|          1|
    |c_0_s_reg_80          |  32|   0|   32|          0|
    |c_1_s_reg_92          |  32|   0|   32|          0|
    |i1_reg_104            |   2|   0|    2|          0|
    |i2_reg_137            |   2|   0|    2|          0|
    |i_1_reg_456           |   2|   0|    2|          0|
    |in_shift_reg_115      |  31|   0|   31|          0|
    |isNeg_reg_467         |   1|   0|    1|          0|
    |out_bits_0_V_reg_424  |  32|   0|   32|          0|
    |p_Result_s_reg_429    |  32|   0|   32|          0|
    |p_Val2_in_reg_148     |  31|   0|   31|          0|
    |sh_assign_2_reg_472   |  32|   0|   32|          0|
    |sh_assign_reg_461     |  32|   0|   32|          0|
    |shift_1_reg_158       |  32|   0|   32|          0|
    |shift_reg_125         |  32|   0|   32|          0|
    |tmp_34_reg_452        |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 361|   0|  362|          1|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------+-----+-----+------------+---------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sinGen_my_to_float<31, 1> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sinGen_my_to_float<31, 1> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sinGen_my_to_float<31, 1> | return value |
|ap_done    | out |    1| ap_ctrl_hs | sinGen_my_to_float<31, 1> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sinGen_my_to_float<31, 1> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sinGen_my_to_float<31, 1> | return value |
|ap_return  | out |   32| ap_ctrl_hs | sinGen_my_to_float<31, 1> | return value |
|in_V       |  in |   31|   ap_none  |            in_V           |    scalar    |
|prescale   |  in |    9|   ap_none  |          prescale         |    scalar    |
+-----------+-----+-----+------------+---------------------------+--------------+

