# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Filter-GPU_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:43 on Sep 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam1.v 
# -- Compiling module SDRam1
# 
# Top level modules:
# 	SDRam1
# End time: 04:57:43 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:43 on Sep 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam2.v 
# -- Compiling module SDRam2
# 
# Top level modules:
# 	SDRam2
# End time: 04:57:43 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:43 on Sep 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam3.v 
# -- Compiling module SDRam3
# 
# Top level modules:
# 	SDRam3
# End time: 04:57:43 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:43 on Sep 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam4.v 
# -- Compiling module SDRam4
# 
# Top level modules:
# 	SDRam4
# End time: 04:57:43 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:43 on Sep 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam5.v 
# -- Compiling module SDRam5
# 
# Top level modules:
# 	SDRam5
# End time: 04:57:43 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/main.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:43 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/main.sv 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 04:57:43 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/filterGPU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:43 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/filterGPU.sv 
# -- Compiling module filterGPU
# 
# Top level modules:
# 	filterGPU
# End time: 04:57:43 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/DataPath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:43 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/DataPath.sv 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 04:57:44 on Sep 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/vga_contollerTest.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:44 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/vga_contollerTest.sv 
# -- Compiling module vga_contollerTest
# 
# Top level modules:
# 	vga_contollerTest
# End time: 04:57:44 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/imageDrawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:44 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/imageDrawer.sv 
# -- Compiling module imageDrawer
# 
# Top level modules:
# 	imageDrawer
# End time: 04:57:44 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/draw.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:44 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/draw.sv 
# -- Compiling module draw
# 
# Top level modules:
# 	draw
# End time: 04:57:44 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Mems {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Mems/vectorMemory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:44 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Mems" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Mems/vectorMemory.sv 
# -- Compiling module vectorMemory
# 
# Top level modules:
# 	vectorMemory
# End time: 04:57:44 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Pipeline {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Pipeline/hazard_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:44 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Pipeline" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Pipeline/hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 04:57:44 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/WriteBack.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:44 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/WriteBack.sv 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 04:57:44 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Execute.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:44 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Execute.sv 
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 04:57:44 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:44 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Fetch.sv 
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 04:57:44 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Decode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:44 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Decode.sv 
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 04:57:45 on Sep 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components/extendUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:45 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components/extendUnit.sv 
# -- Compiling module extendUnit
# 
# Top level modules:
# 	extendUnit
# End time: 04:57:45 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components/regfileVec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:45 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components/regfileVec.sv 
# -- Compiling module regfileVec
# 
# Top level modules:
# 	regfileVec
# End time: 04:57:45 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components/n_bit_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:45 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components/n_bit_register.sv 
# -- Compiling module n_bit_register
# 
# Top level modules:
# 	n_bit_register
# End time: 04:57:45 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components/n_bit_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:45 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components/n_bit_mux.sv 
# -- Compiling module n_bit_mux
# 
# Top level modules:
# 	n_bit_mux
# End time: 04:57:45 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components/mux_3to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:45 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components/mux_3to1.sv 
# -- Compiling module mux_3to1
# 
# Top level modules:
# 	mux_3to1
# End time: 04:57:45 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components/mux_2to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:45 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Components/mux_2to1.sv 
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# End time: 04:57:45 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit/main_decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:45 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit/main_decoder.sv 
# -- Compiling module main_decoder
# 
# Top level modules:
# 	main_decoder
# End time: 04:57:45 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:45 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 04:57:45 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit/control_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:45 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 04:57:45 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit/alu_decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:45 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Control-Unit/alu_decoder.sv 
# -- Compiling module alu_decoder
# 
# Top level modules:
# 	alu_decoder
# End time: 04:57:46 on Sep 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers/writebackBuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:46 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers/writebackBuffer.sv 
# -- Compiling module writebackBuffer
# 
# Top level modules:
# 	writebackBuffer
# End time: 04:57:46 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers/registersBuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:46 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers/registersBuffer.sv 
# -- Compiling module registersBuffer
# 
# Top level modules:
# 	registersBuffer
# End time: 04:57:46 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers/instructionBuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:46 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers/instructionBuffer.sv 
# -- Compiling module instructionBuffer
# 
# Top level modules:
# 	instructionBuffer
# End time: 04:57:46 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers/ALUBuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:46 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Buffers/ALUBuffer.sv 
# -- Compiling module ALUBuffer
# 
# Top level modules:
# 	ALUBuffer
# End time: 04:57:46 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluScalar.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:46 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluScalar.sv 
# -- Compiling module aluScalar
# 
# Top level modules:
# 	aluScalar
# End time: 04:57:46 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:46 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv 
# -- Compiling module aluMain
# 
# Top level modules:
# 	aluMain
# End time: 04:57:46 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/TestBenchs {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/TestBenchs/main_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:46 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/TestBenchs" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/TestBenchs/main_tb.sv 
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 04:57:46 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/clkDivide.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:46 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/clkDivide.sv 
# -- Compiling module clkDivide
# 
# Top level modules:
# 	clkDivide
# End time: 04:57:46 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Mems {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Mems/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:46 on Sep 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Mems" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Mems/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 04:57:46 on Sep 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim main_tb -L lpm_ver -L altera_mf_ver
# vsim main_tb -L lpm_ver -L altera_mf_ver 
# Start time: 04:58:07 on Sep 17,2019
# Loading sv_std.std
# Loading work.main_tb
# Loading work.main
# Loading work.clkDivide
# Loading work.vga_contollerTest
# Loading work.draw
# Loading work.imem
# Loading work.filterGPU
# Loading work.control_unit
# Loading work.decoder
# Loading work.main_decoder
# Loading work.alu_decoder
# Loading work.DataPath
# Loading work.Fetch
# Loading work.n_bit_register
# Loading work.instructionBuffer
# Loading work.Decode
# Loading work.n_bit_mux
# Loading work.regfileVec
# Loading work.extendUnit
# Loading work.registersBuffer
# Loading work.Execute
# Loading work.mux_3to1
# Loading work.mux_2to1
# Loading work.aluMain
# Loading work.aluScalar
# Loading work.ALUBuffer
# Loading work.writebackBuffer
# Loading work.WriteBack
# Loading work.hazard_unit
# Loading work.vectorMemory
# Loading work.imageDrawer
# Loading work.SDRam1
# Loading altera_mf_ver.altsyncram
# Loading work.SDRam2
# Loading work.SDRam3
# Loading work.SDRam4
# Loading work.SDRam5
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/DataPath.sv(32): [PCDPC] - Port size (1) does not match connection size (2) for port 'ImmSrcD'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Decode.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/FILTERGPU/datapath/decode File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Decode.sv
# ** Warning: (vsim-3017) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(16): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/FILTERGPU/datapath/execute/alu/alu1 File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluScalar.sv
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(16): [PCDPC] - Port size (1) does not match connection size (4) for port 'Negative'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluScalar.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/FILTERGPU/datapath/execute/alu/alu1 File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluScalar.sv
# ** Warning: (vsim-3722) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(16): [TFMPC] - Missing connection for port 'Zero'.
# ** Warning: (vsim-3722) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(16): [TFMPC] - Missing connection for port 'Carry'.
# ** Warning: (vsim-3722) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(16): [TFMPC] - Missing connection for port 'Overflow'.
# ** Warning: (vsim-3017) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(17): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/FILTERGPU/datapath/execute/alu/alu2 File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluScalar.sv
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(17): [PCDPC] - Port size (1) does not match connection size (4) for port 'Negative'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluScalar.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/FILTERGPU/datapath/execute/alu/alu2 File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluScalar.sv
# ** Warning: (vsim-3722) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(17): [TFMPC] - Missing connection for port 'Zero'.
# ** Warning: (vsim-3722) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(17): [TFMPC] - Missing connection for port 'Carry'.
# ** Warning: (vsim-3722) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(17): [TFMPC] - Missing connection for port 'Overflow'.
# ** Warning: (vsim-3017) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(18): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/FILTERGPU/datapath/execute/alu/alu3 File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluScalar.sv
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(18): [PCDPC] - Port size (1) does not match connection size (4) for port 'Negative'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluScalar.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/FILTERGPU/datapath/execute/alu/alu3 File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluScalar.sv
# ** Warning: (vsim-3722) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(18): [TFMPC] - Missing connection for port 'Zero'.
# ** Warning: (vsim-3722) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(18): [TFMPC] - Missing connection for port 'Carry'.
# ** Warning: (vsim-3722) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv(18): [TFMPC] - Missing connection for port 'Overflow'.
# ** Warning: (vsim-3017) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/filterGPU.sv(26): [TFMPC] - Too few port connections. Expected 16, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/FILTERGPU/hazardunit File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Pipeline/hazard_unit.sv
# ** Warning: (vsim-3722) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/filterGPU.sv(26): [TFMPC] - Missing connection for port 'FlushD'.
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/main.sv(75): [PCDPC] - Port size (54) does not match connection size (1) for port 'writeData'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Mems/vectorMemory.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/dmem File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Mems/vectorMemory.sv
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/Mems/vectorMemory.sv(49): [PCDPC] - Port size (19) does not match connection size (18) for port 'adreesMem'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/imageDrawer.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/dmem/drawer File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/imageDrawer.sv
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/imageDrawer.sv(76): [PCDPC] - Port size (8) does not match connection size (18) for port 'data_a'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam1.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/dmem/drawer/datamem1 File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam1.v
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/imageDrawer.sv(77): [PCDPC] - Port size (8) does not match connection size (18) for port 'data_a'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam2.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/dmem/drawer/datamem2 File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam2.v
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/imageDrawer.sv(78): [PCDPC] - Port size (8) does not match connection size (18) for port 'data_a'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam3.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/dmem/drawer/datamem3 File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam3.v
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/imageDrawer.sv(79): [PCDPC] - Port size (8) does not match connection size (18) for port 'data_a'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam4.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/dmem/drawer/datamem4 File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam4.v
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/imageDrawer.sv(80): [PCDPC] - Port size (8) does not match connection size (18) for port 'data_a'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam5.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/dmem/drawer/datamem5 File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/SDRam5.v
# ** Warning: (vsim-3839) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Fetch.sv(9): Variable '/main_tb/dut/FILTERGPU/datapath/fetch/PC', driven via a port connection, is multiply driven. See C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Fetch.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/FILTERGPU/datapath/fetch File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Fetch.sv
# ** Warning: (vsim-3839) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/filterGPU.sv(18): Variable '/main_tb/dut/FILTERGPU/MemtoRegE', driven via a port connection, is multiply driven. See C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/filterGPU.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /main_tb/dut/FILTERGPU File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/filterGPU.sv

do C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/simulation/modelsim/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Pablo  Hostname: PABLO-PC2  ProcessID: 3536
#           Attempting to use alternate WLF file "./wlftq6hvn2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq6hvn2
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Filter-GPU/simulation/modelsim/wave.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 05:01:25 on Sep 17,2019, Elapsed time: 0:03:18
# Errors: 0, Warnings: 29
