  
 
 
 
 
Fig. 2. A schematic diagram of the ECG waveform generator 
 A block diagram of the ECG generator is shown in Fig. 1. 
The hardware of the ECG generator is comprised of a 
W78E516B microcontroller, a complex programmable logic 
device (CPLD) component, a digital-to-analog converter 
(DAC), a 16-button keypad and a liquid crystal display 
(LCD) module. The microcontroller interfaces via a CPLD 
chip for the port expansion. The keypad allows the user to 
input defined parameters, while the LCD display indicates 
current parameter settings. The output ECG waveform is 
generated via an efficient 12-bit DAC unit [4].  
Fig. 2 shows a schematic diagram of the ECG waveform 
generator. The Winbond® W78E516B (IC1) is an Intel® 
8051-based CMOS microcontroller operating a 40 MHz 
crystal connected to capacitors C2 and C3. This 
microcontroller has an efficient 8-bit CPU, a 16-bit program 
counter, a 64 Kbyte on- chip FLASH ROM, a 256 byte on-
chip RAM, 32 I/O pins arranged as four 8-bit ports, three 
Timers/Counters, and control registers. The 
microcontroller’s instruction set includes multiplication, 
division and shifting operations, which are extremely useful 
for the calculations required in determining the timing and 
amplitude of the ECG components. The operating program 
is stored in the on-chip FLASH ROM, and the EA pin is 
strapped to the VCC for internal operating program 
executions. Provisions are made for manual and power-up 
resetting of the microcontroller, IC1, by way of the push-
button switch SW1, resistor R1 and capacitor C1. 
Modern digital designs are being increasingly based on 
complex programmable logic devices. The EPM7128SLC84 
(IC2, CPLD with 128 macro-cells and 84 pins, ALTERA 
Semiconductors) includes all of the logic operations of the 
digital circuit as a chipset of the system. This design is 
implemented by VHDL (Very high-speed integrated circuit 
Hardware Description Language) using the ALTERA 
MAX+PLUS II v.10.2 to synthesize and simulate the CPLD. 
The CPLD is programmed on circuit boards through a joint 
test action group (JTAG) (J1). The clock input of the CPLD 
device is driven by a fast comparator 74HC14 (G1), 
converting the sinusoidal wave form of the crystal oscillator 
OSC-10MHz (U1) into a square wave. 
The LCD module includes a CMOS LCD controller and a 
driver designed to drive a split screen dot matrix LCD 
display of two lines by 24 characters into an 8×16 dot 
format. Port IO:24-33 of the CPLD (IC2) drives the data 
port of the LCD  D:0-7, while the Port IO:34-36 of the 
CPLD are used to provide the necessary handshakes. 
Fig. 2, IC2, shows a CPLD interfaced to the keypad 
rows/columns on one side. The keypad is a 16-button device 
arranged with 4 rows by 4 columns. The rows and columns 
are connected to a +5 V (logic 1) using pull-up resistors (R4 
to R11). The pull-up resistors provide a logic 1 when a key is 
released and a logic 0 when a key is pressed. The other ends 
of the row and column lines are connected to Port IO:37-48 
of the CPLD.  
Fig. 3 shows a flow diagram of the CPLD keypad driver. 
The state machine of the CPLD is shown in Fig. 4. The 
internal architecture of the CPLD keypad driver is based on 
the keypad driver shown in Fig. 4. Initially, the keypad 
driver is in the STATE_UP state. When a key is pressed, the 
state of machine changes to KEY_DEBOUNCE, which will 
execute KEY_SCAN_DLY milliseconds later (Fig. 3). After 
the delay, KEY_SCAN_TASK executes the code in the 
KEY_DEBOUNCE state, which again checks to see if the 
key is pressed. If the key is released, the state of the state 
machine changes to the STATE_UP state. 
If the key is still pressed, the scan code can be found by 
calling KEY_DECODE and is inserted in the circular buffer 
through KEY_BUF_IN_OUT (Fig. 3). It discards the scan 
code if the buffer is already full. The KEY_BUF_IN_OUT 
also signals the keypad flag, allowing the IC1 to obtain the 
scan code of the key through the GetKey() function. The 
state machine is then changed to the KEY_REPEAT state. 
If the key is still pressed, the scan code is inserted in the 
buffer and the state is changed to KEY_NEXT_REPEAT. 
The state machine then returns to the KEY_DEBOUNCE 
state to reduce bounce the released key (if the key is not 
pressed). 
As with the other states, the single task, 
KEY_SCAN_TASK, is responsible for scanning the keypad. 
It is created when the IC1 calls the KeyInit() function. Once 
created, KEY_SCAN_TASK executes every 
KEY_SCAN_DLY tasks within milliseconds . 
The output DAC unit, shown as IC3 in Fig. 2, is made of a 
single DAC. The AD7541 (Analog Devices Inc., DAC) is a 
12-bit, monolithic, multiplying D/A converter that operates 
with an external reference voltage (VREF) and op-amp 
(OPA2335, IC4). It requires only a single +15 V supply for 
operation. The reference voltage, VREF, is generated from 
LM336 (-2.5V regulator, D1) and from a resistive network 
(R2, R3). The reference voltage is applied to DAC while the 
digital input data is used to set the amplitude of the ECG 
signal produced. The data port of the DAC, D0-11, is 
connected to Port IO:8-22 of the CPLD, and the output 
voltage (ECGvo), is given in Eq. (2). 
The DAC accepts the 12-bit input word D0D1…D11 with a 
fractional binary value DIN. Bit D0 has the most significant 
bit (MSB), and bit D11 has the least significant bit (LSB). 
Fig. 2, IC3, depicts the voltage-output of the DAC, for 
which we obtain 
   11 0 )1(FSRINREFVO 2k kkDVDKVECG     (2)
where K is a scale factor; VREF is a reference voltage; Dk is 
either logic 1 or 0 with 11 ( 1)
IN 0
2 kkkD D
 
 ; VFSR = K VREF 
being the full-scale range. 
In this study, VREF is adjusted to -400 mV via resistor R3, 
with the value K of scale factor being 1. So we can obtain 
VFSR=-400 mV, 11 ( 1)VO 00.4 V 2 400 mV
k
kk
ECG D      when 
all bits (DIN) are 1, 12LSB 0.4 V 2 0.1 mV   when 
D0D1…D11 = 00…1. 
Thus, the amplitude of the ECG generator can be set from 
0.1 to 400 mV with a resolution of 1 LSB = 0.1 mV. 
Finally, the output voltage of the IC4 is passed through a 
second-order, low-pass filter with a cutoff-frequency of 300 
Hz. The filter is a Multiple-Feedback Filter that consists of 
op-amp (OPA2335, IC6), capacitors C16, C17 and resistors 
R12, R14 and R15. The output signal of filter (IC6) is passed 
through an inverting amplifier comprising of op-amp (IC5) 
and resistors (R13, R16) to generate a differential output 
signal. 
 (standard: 0.12 – 0.2 s). The T-wave is 0.1 s (standard: T-
wave > 0.05 s), and the Q-wave is about 1/5 height of the 
R-wave (standard: >= 1/5). On the oscilloscope, the 
TIME/DIV scale setting is 0.2 s/div, where one division of 
the screen represents 0.2 s. 
 
TABLE I. 
THE MODIFIED MODEL PARAMETERS FOR GENERATING SYNTHETIC 
NORMAL 
 P Q R S T 
θi -1.2 -0.4 0 0.4 1.9 
ai 10 -4 40 -7.5 15 
bi 0.25 0.1 0.1 0.1 0.4 
 
 
 
 
Fig. 8. The normal ECG waveforms with the heart rate at 70 BPM. 
 
REFERENCES  
 
[1] J. R. Chang Chien and C. C. Tai, “A handheld 
electrocardiogram measurement instrument using a new 
pqm algorithm built on a soc embedded system”, 
American Institute of Physics, Rev. of Sci. Instrum., 
Vol. 77, pp.095106(1-7), 2006. 
[2] J. R. Chang Chien and C. C. Tai, “A New Wireless-
Type Physiological Signal Measuring System Using a 
PDA and The Bluetooth Technology”, Biomedical 
Engineering – Applications, Basis, and Communication, 
Vol. 17, pp. 229-235, 2005.  
[3] P. E. McSharry, G. D. Clifford, L. Tarassenko, and L. 
A. Smith, “A dynamical model for generating synthetic 
electrocardiogram signals”, IEEE Transactions 
Biomedical Engineerin,  Vol. 50, pp.289-294, 2003. 
[4] C. C. Tai and J. R. Chang Chien, “An Improved Peak 
Quantification Algorithm for Automatic Heart Rate 
Measurements”, The 27th Annual International 
Conference of the IEEE Engineering in Medicine and 
Biology (IEEE EMBC05), Shanghai International 
Convention Center, Shanghai, China, Sept. 1-4, pp. 
6623-6626, 2005. 
 
 
 
 
計畫成果自評: 
 
本計畫研究內容與原計畫相符程度、且提
前達成預期目標情況、研究成果之學術或應用
價值詳列如下： 
 
A. 量測值與實際心跳值兩者之間的相關係數
可達 0.94。因此由實驗結果證明，新峰值
量化演算法是可行的且具有高度準確性。 
B. 心率可調範圍由 20 至 176 BPM 之間，且振
福在 0.1-mV 解析度下，可調整範圍由 0.1
至 400 mV 之間。經試驗後，其實驗結果證
明本文所提之系統是可行的。 
C. 本計畫之相關成果已有多個專利在申請之
中。論文發表方面，國內或國外研討會已
發表多篇。期刊論文則投稿審查中，其它
延伸技術及學術價值，預計 97 年底前開始
大量投稿。 
D. 本計畫之研究成果對國內外相關產業具有
重大應用價值，可以大幅降低儀器成本，
技術確實可靠，及自己掌握關鍵技術以免
受制於國外大廠等優點。 
出席國際學術會議心得報告 
                                                             
計畫編號 NSC 96-2218-E-327-004 
計畫名稱 採用新峰值量化演算法之嵌入式心電圖量測儀及其校正用 ECG 產生儀(I) 
出國人員姓名 
服務機關及職稱 
張簡嘉壬, 國立高雄第一科技大學電子工程系(所),助理教授 
會議時間地點 中國大陸(成都) 
會議名稱 ICIT 2008(IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY) 
發表論文題目 Design of a Home Care Instrument Based on Embedded System 
 
一、會議簡介 
本次會議是在中國大陸成都市舉辦的ICIT 2008(IEEE INTERNATIONAL CONFERENCE 
ON INDUSTRIAL TECHNOLOGY)國際研討會。本次會議的時間為2008 年4月21日至4月24 
日，內容包含五個大主題，分別如下： 
1. Industrial Informatics  
2. Computer and Control Systems  
3. Power Electronics and Energy Conversion 
4. Robotics and Mechatronics  
5. Power Systems 
 
本次國際會議提供了一個學術知識交流平台，與會的學者互相交換最新的研究成果，並
控制工業等相關科技在未來的研究方向與趨勢。整體而言，會議所涵蓋的範圍包含了工業電
子科技的應用、嵌入式系統的應用與開發、電力系統系統、生醫科技的應用，太陽能源等等，
參與的學者橫跨電力、電子、物理、化學、生醫、熱傳、流力、結構等領域之先進，大家齊
聚一堂共同討論工業等相關科技在各種不同領域的最新研究成果與應用，對於本人所在醫
學、電子、與工業的結合研究有相當大的助益。 
本次會議是日本、香港和大陸成都三所大學合辦，有美國、歐洲、澳洲和亞洲二十多所
大學專家學者出席此會議。在飛機上遇到一起飛往成都的兩位印度學者，跟他們聊天後，也
交換了名片，Aiyar 說：他們原本一共有5位老師及研究生要一起與會，但考量到路途及經費
問題，後來只有兩位。其實我到了會場後，這幾天的觀察，雖然是大型國際會議但顯少有外
國學者臉孔，跟其他與會人員討論的結果，認為主要的原因可能是與本次會議的地點有關，
