<profile>

<section name = "Vitis HLS Report for 'system_top'" level="0">
<item name = "Date">Tue Jul  9 11:01:13 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">PartitionAcceleratorHLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 12.120 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_p_shadowquilt_main_loop_make_verticle_strip_fu_283">p_shadowquilt_main_loop_make_verticle_strip, ?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3, 3, 2, 1, 1, 3, yes</column>
<column name="- Loop 2">3, 3, 2, 1, 1, 3, yes</column>
<column name="- Loop 3">3, 3, 2, 1, 1, 3, yes</column>
<column name="- Loop 4">3, 3, 1, 1, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 80, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">12, 34, 19028, 55166, -</column>
<column name="Memory">2, -, 899, 77, -</column>
<column name="Multiplexer">-, -, -, 388, -</column>
<column name="Register">-, -, 68, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">1, 1, 2, 12, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_p_shadowquilt_main_loop_make_verticle_strip_fu_283">p_shadowquilt_main_loop_make_verticle_strip, 12, 34, 19028, 55166, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="a_corner_0_U">a_corner_0, 0, 52, 2, 0, 3, 26, 1, 78</column>
<column name="b_corner_0_U">a_corner_0, 0, 52, 2, 0, 3, 26, 1, 78</column>
<column name="d_corner_0_U">a_corner_0, 0, 52, 2, 0, 3, 26, 1, 78</column>
<column name="a_corner_1_U">a_corner_1, 0, 64, 2, 0, 3, 32, 1, 96</column>
<column name="b_corner_1_U">a_corner_1, 0, 64, 2, 0, 3, 32, 1, 96</column>
<column name="c_corner_1_U">a_corner_1, 0, 64, 2, 0, 3, 32, 1, 96</column>
<column name="d_corner_1_U">a_corner_1, 0, 64, 2, 0, 3, 32, 1, 96</column>
<column name="c_corner_0_U">c_corner_0, 0, 52, 2, 0, 3, 26, 1, 78</column>
<column name="flatTop_U">flatTop, 0, 2, 1, 0, 3, 1, 1, 3</column>
<column name="pSlope_U">pSlope, 0, 64, 8, 0, 15, 32, 1, 480</column>
<column name="patch_buffer_U">patch_buffer, 2, 0, 0, 0, 240, 32, 1, 7680</column>
<column name="shadow_bottomL_jR_U">shadow_bottomL_jR, 0, 64, 8, 0, 15, 32, 1, 480</column>
<column name="shadow_bottomR_jR_U">shadow_bottomL_jR, 0, 64, 8, 0, 15, 32, 1, 480</column>
<column name="shadow_bottomL_jL_U">shadow_bottomL_jR, 0, 64, 8, 0, 15, 32, 1, 480</column>
<column name="shadow_bottomR_jL_U">shadow_bottomL_jR, 0, 64, 8, 0, 15, 32, 1, 480</column>
<column name="squareAcceptance_U">squareAcceptance, 0, 2, 1, 0, 3, 1, 1, 3</column>
<column name="flatBottom_U">squareAcceptance, 0, 2, 1, 0, 3, 1, 1, 3</column>
<column name="triangleAcceptance_U">squareAcceptance, 0, 2, 1, 0, 3, 1, 1, 3</column>
<column name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_U">system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance, 0, 1, 1, 0, 3, 1, 1, 3</column>
<column name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_U">system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance, 0, 1, 1, 0, 3, 1, 1, 3</column>
<column name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_U">system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance, 0, 1, 1, 0, 3, 1, 1, 3</column>
<column name="z1_min_U">z1_min, 0, 52, 7, 0, 15, 26, 1, 390</column>
<column name="z1_max_U">z1_min, 0, 52, 7, 0, 15, 26, 1, 390</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_56_fu_356_p2">+, 0, 0, 9, 2, 1</column>
<column name="empty_58_fu_373_p2">+, 0, 0, 9, 2, 1</column>
<column name="empty_61_fu_390_p2">+, 0, 0, 9, 2, 1</column>
<column name="empty_fu_339_p2">+, 0, 0, 9, 2, 1</column>
<column name="exitcond1_fu_396_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond812_fu_379_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond823_fu_362_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond834_fu_345_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp2_iter1">14, 3, 1, 3</column>
<column name="empty_60_reg_272">9, 2, 2, 4</column>
<column name="flatBottom_address0">14, 3, 2, 6</column>
<column name="flatBottom_ce0">14, 3, 1, 3</column>
<column name="flatBottom_d0">14, 3, 1, 3</column>
<column name="flatBottom_we0">14, 3, 1, 3</column>
<column name="flatTop_address0">14, 3, 2, 6</column>
<column name="flatTop_ce0">14, 3, 1, 3</column>
<column name="flatTop_d0">14, 3, 1, 3</column>
<column name="flatTop_we0">14, 3, 1, 3</column>
<column name="latest_patch_index_constprop">9, 2, 2, 4</column>
<column name="loop_index77_reg_250">9, 2, 2, 4</column>
<column name="loop_index80_reg_239">9, 2, 2, 4</column>
<column name="loop_index_reg_261">9, 2, 2, 4</column>
<column name="num_patches_constprop">9, 2, 32, 64</column>
<column name="patch_stream_V_write">9, 2, 1, 2</column>
<column name="squareAcceptance_address0">14, 3, 2, 6</column>
<column name="squareAcceptance_ce0">14, 3, 1, 3</column>
<column name="squareAcceptance_d0">14, 3, 1, 3</column>
<column name="squareAcceptance_we0">14, 3, 1, 3</column>
<column name="triangleAcceptance_address0">14, 3, 2, 6</column>
<column name="triangleAcceptance_ce0">14, 3, 1, 3</column>
<column name="triangleAcceptance_d0">14, 3, 1, 3</column>
<column name="triangleAcceptance_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="empty_60_reg_272">2, 0, 2, 0</column>
<column name="exitcond812_reg_450">1, 0, 1, 0</column>
<column name="exitcond823_reg_431">1, 0, 1, 0</column>
<column name="exitcond834_reg_412">1, 0, 1, 0</column>
<column name="grp_p_shadowquilt_main_loop_make_verticle_strip_fu_283_ap_start_reg">1, 0, 1, 0</column>
<column name="latest_patch_index_constprop">2, 0, 2, 0</column>
<column name="loop_index77_cast_reg_435">2, 0, 64, 62</column>
<column name="loop_index77_reg_250">2, 0, 2, 0</column>
<column name="loop_index80_cast_reg_416">2, 0, 64, 62</column>
<column name="loop_index80_reg_239">2, 0, 2, 0</column>
<column name="loop_index_cast_reg_454">2, 0, 64, 62</column>
<column name="loop_index_reg_261">2, 0, 2, 0</column>
<column name="num_patches_constprop">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, system_top, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, system_top, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, system_top, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, system_top, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, system_top, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, system_top, return value</column>
<column name="points_address0">out, 12, ap_memory, points, array</column>
<column name="points_ce0">out, 1, ap_memory, points, array</column>
<column name="points_q0">in, 128, ap_memory, points, array</column>
<column name="points_address1">out, 12, ap_memory, points, array</column>
<column name="points_ce1">out, 1, ap_memory, points, array</column>
<column name="points_q1">in, 128, ap_memory, points, array</column>
<column name="num_points_address0">out, 3, ap_memory, num_points, array</column>
<column name="num_points_ce0">out, 1, ap_memory, num_points, array</column>
<column name="num_points_q0">in, 32, ap_memory, num_points, array</column>
<column name="num_points_address1">out, 3, ap_memory, num_points, array</column>
<column name="num_points_ce1">out, 1, ap_memory, num_points, array</column>
<column name="num_points_q1">in, 32, ap_memory, num_points, array</column>
<column name="patch_stream_V_din">out, 96, ap_fifo, patch_stream_V, pointer</column>
<column name="patch_stream_V_full_n">in, 1, ap_fifo, patch_stream_V, pointer</column>
<column name="patch_stream_V_write">out, 1, ap_fifo, patch_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
