OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 32 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_encoder_4
Die area:                 ( 0 0 ) ( 102223 102223 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     387573
Number of terminals:      365
Number of snets:          2
Number of nets:           31059

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
[INFO DRT-0164] Number of unique instances = 230.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1320149.
[INFO DRT-0033] V1 shape region query size = 1065311.
[INFO DRT-0033] M2 shape region query size = 38167.
[INFO DRT-0033] V2 shape region query size = 9828.
[INFO DRT-0033] M3 shape region query size = 19656.
[INFO DRT-0033] V3 shape region query size = 6552.
[INFO DRT-0033] M4 shape region query size = 16726.
[INFO DRT-0033] V4 shape region query size = 6552.
[INFO DRT-0033] M5 shape region query size = 6751.
[INFO DRT-0033] V5 shape region query size = 324.
[INFO DRT-0033] M6 shape region query size = 180.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0078]   Complete 707 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 220 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0084]   Complete 30704 groups.
#scanned instances     = 387573
#unique  instances     = 226
#stdCellGenAp          = 8427
#stdCellValidPlanarAp  = 83
#stdCellValidViaAp     = 6662
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 93426
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:04:00, elapsed time = 00:00:33, memory = 914.75 (MB), peak = 914.75 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.

Number of guides:     333665

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 189 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 189 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 83472.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 70357.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 60455.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 39206.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 16533.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 7020.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 566.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 161026 vertical wires in 4 frboxes and 116583 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 13015 vertical wires in 4 frboxes and 7574 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:07, memory = 2048.92 (MB), peak = 2048.92 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2048.92 (MB), peak = 2048.92 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:12, memory = 4325.51 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:25, memory = 6101.86 (MB).
    Completing 30% with 1551 violations.
    elapsed time = 00:00:40, memory = 7525.88 (MB).
    Completing 40% with 1551 violations.
    elapsed time = 00:00:58, memory = 7532.91 (MB).
    Completing 50% with 1551 violations.
    elapsed time = 00:01:13, memory = 7277.39 (MB).
    Completing 60% with 2895 violations.
    elapsed time = 00:01:39, memory = 8285.20 (MB).
    Completing 70% with 2895 violations.
    elapsed time = 00:01:59, memory = 8418.63 (MB).
    Completing 80% with 3825 violations.
    elapsed time = 00:02:20, memory = 8643.75 (MB).
    Completing 90% with 3825 violations.
    elapsed time = 00:02:44, memory = 8717.02 (MB).
    Completing 100% with 4757 violations.
    elapsed time = 00:03:04, memory = 7712.05 (MB).
[INFO DRT-0199]   Number of violations = 18206.
[INFO DRT-0267] cpu time = 00:22:21, elapsed time = 00:03:06, memory = 8041.02 (MB), peak = 8982.42 (MB)
Total wire length = 142783 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 8564 um.
Total wire length on LAYER M3 = 40517 um.
Total wire length on LAYER M4 = 35247 um.
Total wire length on LAYER M5 = 34122 um.
Total wire length on LAYER M6 = 20108 um.
Total wire length on LAYER M7 = 4222 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276991.
Up-via summary (total 276991):.

-----------------
 Active         0
     M1     92884
     M2     96899
     M3     51117
     M4     22755
     M5     11636
     M6      1700
     M7         0
     M8         0
     M9         0
-----------------
           276991


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 18206 violations.
    elapsed time = 00:00:24, memory = 9557.00 (MB).
    Completing 20% with 18206 violations.
    elapsed time = 00:00:49, memory = 9753.35 (MB).
    Completing 30% with 12376 violations.
    elapsed time = 00:01:12, memory = 10010.60 (MB).
    Completing 40% with 12376 violations.
    elapsed time = 00:01:34, memory = 10086.02 (MB).
    Completing 50% with 12376 violations.
    elapsed time = 00:01:50, memory = 8864.41 (MB).
    Completing 60% with 7642 violations.
    elapsed time = 00:02:18, memory = 10135.52 (MB).
    Completing 70% with 7642 violations.
    elapsed time = 00:02:40, memory = 10166.77 (MB).
    Completing 80% with 3483 violations.
    elapsed time = 00:03:02, memory = 10460.61 (MB).
    Completing 90% with 3483 violations.
    elapsed time = 00:03:26, memory = 10520.88 (MB).
    Completing 100% with 563 violations.
    elapsed time = 00:03:45, memory = 9356.32 (MB).
[INFO DRT-0199]   Number of violations = 9706.
[INFO DRT-0267] cpu time = 00:27:04, elapsed time = 00:03:47, memory = 9413.04 (MB), peak = 10604.90 (MB)
Total wire length = 142049 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9016 um.
Total wire length on LAYER M3 = 40438 um.
Total wire length on LAYER M4 = 34783 um.
Total wire length on LAYER M5 = 33698 um.
Total wire length on LAYER M6 = 19910 um.
Total wire length on LAYER M7 = 4200 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 273779.
Up-via summary (total 273779):.

-----------------
 Active         0
     M1     92883
     M2     97416
     M3     48568
     M4     22245
     M5     11090
     M6      1577
     M7         0
     M8         0
     M9         0
-----------------
           273779


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9706 violations.
    elapsed time = 00:00:26, memory = 10779.05 (MB).
    Completing 20% with 9706 violations.
    elapsed time = 00:00:48, memory = 10794.93 (MB).
    Completing 30% with 7219 violations.
    elapsed time = 00:01:11, memory = 10921.60 (MB).
    Completing 40% with 7219 violations.
    elapsed time = 00:01:35, memory = 11020.42 (MB).
    Completing 50% with 7219 violations.
    elapsed time = 00:01:53, memory = 9829.42 (MB).
    Completing 60% with 4417 violations.
    elapsed time = 00:02:26, memory = 11180.75 (MB).
    Completing 70% with 4417 violations.
    elapsed time = 00:02:49, memory = 11268.17 (MB).
    Completing 80% with 3100 violations.
    elapsed time = 00:03:12, memory = 11559.38 (MB).
    Completing 90% with 3100 violations.
    elapsed time = 00:03:35, memory = 11697.38 (MB).
    Completing 100% with 1521 violations.
    elapsed time = 00:03:53, memory = 10504.95 (MB).
[INFO DRT-0199]   Number of violations = 9505.
[INFO DRT-0267] cpu time = 00:28:06, elapsed time = 00:03:55, memory = 10560.38 (MB), peak = 11760.95 (MB)
Total wire length = 141699 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9015 um.
Total wire length on LAYER M3 = 40294 um.
Total wire length on LAYER M4 = 34721 um.
Total wire length on LAYER M5 = 33624 um.
Total wire length on LAYER M6 = 19860 um.
Total wire length on LAYER M7 = 4182 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272773.
Up-via summary (total 272773):.

-----------------
 Active         0
     M1     92883
     M2     97090
     M3     48124
     M4     22171
     M5     11018
     M6      1487
     M7         0
     M8         0
     M9         0
-----------------
           272773


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9505 violations.
    elapsed time = 00:00:15, memory = 12138.64 (MB).
    Completing 20% with 9505 violations.
    elapsed time = 00:00:27, memory = 12244.00 (MB).
    Completing 30% with 6300 violations.
    elapsed time = 00:00:53, memory = 12449.45 (MB).
    Completing 40% with 6300 violations.
    elapsed time = 00:01:06, memory = 12505.51 (MB).
    Completing 50% with 6300 violations.
    elapsed time = 00:01:19, memory = 11711.40 (MB).
    Completing 60% with 4670 violations.
    elapsed time = 00:01:43, memory = 12665.39 (MB).
    Completing 70% with 4670 violations.
    elapsed time = 00:01:55, memory = 12753.20 (MB).
    Completing 80% with 1760 violations.
    elapsed time = 00:02:22, memory = 12800.87 (MB).
    Completing 90% with 1760 violations.
    elapsed time = 00:02:37, memory = 12866.57 (MB).
    Completing 100% with 88 violations.
    elapsed time = 00:03:04, memory = 11609.22 (MB).
[INFO DRT-0199]   Number of violations = 89.
[INFO DRT-0267] cpu time = 00:17:54, elapsed time = 00:03:05, memory = 11607.19 (MB), peak = 12922.00 (MB)
Total wire length = 141699 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9049 um.
Total wire length on LAYER M3 = 40336 um.
Total wire length on LAYER M4 = 34715 um.
Total wire length on LAYER M5 = 33584 um.
Total wire length on LAYER M6 = 19838 um.
Total wire length on LAYER M7 = 4175 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272597.
Up-via summary (total 272597):.

-----------------
 Active         0
     M1     92883
     M2     97101
     M3     48022
     M4     22123
     M5     10993
     M6      1475
     M7         0
     M8         0
     M9         0
-----------------
           272597


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 89 violations.
    elapsed time = 00:00:00, memory = 11607.19 (MB).
    Completing 20% with 89 violations.
    elapsed time = 00:00:00, memory = 11607.19 (MB).
    Completing 30% with 85 violations.
    elapsed time = 00:00:01, memory = 11607.19 (MB).
    Completing 40% with 85 violations.
    elapsed time = 00:00:01, memory = 11607.19 (MB).
    Completing 50% with 85 violations.
    elapsed time = 00:00:16, memory = 11607.19 (MB).
    Completing 60% with 76 violations.
    elapsed time = 00:00:16, memory = 11607.19 (MB).
    Completing 70% with 76 violations.
    elapsed time = 00:00:16, memory = 11607.19 (MB).
    Completing 80% with 70 violations.
    elapsed time = 00:00:29, memory = 11607.19 (MB).
    Completing 90% with 70 violations.
    elapsed time = 00:00:29, memory = 11607.19 (MB).
    Completing 100% with 54 violations.
    elapsed time = 00:00:48, memory = 11619.36 (MB).
[INFO DRT-0199]   Number of violations = 54.
[INFO DRT-0267] cpu time = 00:01:23, elapsed time = 00:00:49, memory = 11619.36 (MB), peak = 12922.00 (MB)
Total wire length = 141699 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9053 um.
Total wire length on LAYER M3 = 40348 um.
Total wire length on LAYER M4 = 34718 um.
Total wire length on LAYER M5 = 33569 um.
Total wire length on LAYER M6 = 19835 um.
Total wire length on LAYER M7 = 4173 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272565.
Up-via summary (total 272565):.

-----------------
 Active         0
     M1     92883
     M2     97101
     M3     48019
     M4     22103
     M5     10986
     M6      1473
     M7         0
     M8         0
     M9         0
-----------------
           272565


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 54 violations.
    elapsed time = 00:00:00, memory = 11619.36 (MB).
    Completing 20% with 54 violations.
    elapsed time = 00:00:00, memory = 11619.36 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:01, memory = 11640.50 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:01, memory = 11640.50 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:21, memory = 11647.92 (MB).
    Completing 60% with 43 violations.
    elapsed time = 00:00:21, memory = 11647.92 (MB).
    Completing 70% with 43 violations.
    elapsed time = 00:00:21, memory = 11647.92 (MB).
    Completing 80% with 43 violations.
    elapsed time = 00:00:31, memory = 11648.33 (MB).
    Completing 90% with 43 violations.
    elapsed time = 00:00:31, memory = 11648.33 (MB).
    Completing 100% with 37 violations.
    elapsed time = 00:01:00, memory = 11655.00 (MB).
[INFO DRT-0199]   Number of violations = 37.
[INFO DRT-0267] cpu time = 00:01:12, elapsed time = 00:01:00, memory = 11655.00 (MB), peak = 12922.00 (MB)
Total wire length = 141701 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9052 um.
Total wire length on LAYER M3 = 40354 um.
Total wire length on LAYER M4 = 34720 um.
Total wire length on LAYER M5 = 33565 um.
Total wire length on LAYER M6 = 19835 um.
Total wire length on LAYER M7 = 4172 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272571.
Up-via summary (total 272571):.

-----------------
 Active         0
     M1     92883
     M2     97095
     M3     48031
     M4     22105
     M5     10984
     M6      1473
     M7         0
     M8         0
     M9         0
-----------------
           272571


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 37 violations.
    elapsed time = 00:00:00, memory = 11655.00 (MB).
    Completing 20% with 37 violations.
    elapsed time = 00:00:00, memory = 11655.00 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:00, memory = 11655.00 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:00, memory = 11655.00 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:15, memory = 11655.00 (MB).
    Completing 60% with 37 violations.
    elapsed time = 00:00:15, memory = 11655.00 (MB).
    Completing 70% with 37 violations.
    elapsed time = 00:00:15, memory = 11655.00 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:30, memory = 11657.39 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:30, memory = 11657.39 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:48, memory = 11657.39 (MB).
[INFO DRT-0199]   Number of violations = 18.
[INFO DRT-0267] cpu time = 00:00:55, elapsed time = 00:00:49, memory = 11657.39 (MB), peak = 12922.00 (MB)
Total wire length = 141701 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9058 um.
Total wire length on LAYER M3 = 40355 um.
Total wire length on LAYER M4 = 34727 um.
Total wire length on LAYER M5 = 33565 um.
Total wire length on LAYER M6 = 19823 um.
Total wire length on LAYER M7 = 4171 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272533.
Up-via summary (total 272533):.

-----------------
 Active         0
     M1     92883
     M2     97091
     M3     48018
     M4     22100
     M5     10970
     M6      1471
     M7         0
     M8         0
     M9         0
-----------------
           272533


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 11657.39 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 11657.39 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 11657.39 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 11657.39 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:08, memory = 11657.39 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:08, memory = 11657.39 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:08, memory = 11657.39 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:30, memory = 11657.39 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:30, memory = 11657.39 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:32, memory = 11657.39 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:32, memory = 11657.39 (MB), peak = 12922.00 (MB)
Total wire length = 141692 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9059 um.
Total wire length on LAYER M3 = 40357 um.
Total wire length on LAYER M4 = 34723 um.
Total wire length on LAYER M5 = 33562 um.
Total wire length on LAYER M6 = 19818 um.
Total wire length on LAYER M7 = 4171 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272444.
Up-via summary (total 272444):.

-----------------
 Active         0
     M1     92883
     M2     97060
     M3     47984
     M4     22078
     M5     10966
     M6      1473
     M7         0
     M8         0
     M9         0
-----------------
           272444


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 11657.39 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 11657.39 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:03, memory = 11657.39 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:03, memory = 11657.39 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:14, memory = 11657.39 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:14, memory = 11657.39 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:14, memory = 11657.39 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:15, memory = 11657.39 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:15, memory = 11657.39 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:16, memory = 11657.39 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:16, memory = 11657.39 (MB), peak = 12922.00 (MB)
Total wire length = 141690 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9059 um.
Total wire length on LAYER M3 = 40355 um.
Total wire length on LAYER M4 = 34722 um.
Total wire length on LAYER M5 = 33562 um.
Total wire length on LAYER M6 = 19818 um.
Total wire length on LAYER M7 = 4170 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272437.
Up-via summary (total 272437):.

-----------------
 Active         0
     M1     92883
     M2     97055
     M3     47982
     M4     22076
     M5     10967
     M6      1474
     M7         0
     M8         0
     M9         0
-----------------
           272437


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 11657.39 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 11657.39 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:01, memory = 11657.39 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:01, memory = 11657.39 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:02, memory = 11657.39 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:02, memory = 11657.39 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:02, memory = 11657.39 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:09, memory = 11657.39 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:09, memory = 11657.39 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:10, memory = 11657.39 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:10, memory = 11657.39 (MB), peak = 12922.00 (MB)
Total wire length = 141690 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9059 um.
Total wire length on LAYER M3 = 40355 um.
Total wire length on LAYER M4 = 34722 um.
Total wire length on LAYER M5 = 33562 um.
Total wire length on LAYER M6 = 19818 um.
Total wire length on LAYER M7 = 4170 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272437.
Up-via summary (total 272437):.

-----------------
 Active         0
     M1     92883
     M2     97055
     M3     47982
     M4     22076
     M5     10967
     M6      1474
     M7         0
     M8         0
     M9         0
-----------------
           272437


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 11657.39 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 11657.39 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 11657.39 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 11657.39 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 11657.39 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 11657.39 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 11657.39 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 11657.39 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 11657.39 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 11657.39 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 11657.39 (MB), peak = 12922.00 (MB)
Total wire length = 141689 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9059 um.
Total wire length on LAYER M3 = 40355 um.
Total wire length on LAYER M4 = 34722 um.
Total wire length on LAYER M5 = 33562 um.
Total wire length on LAYER M6 = 19818 um.
Total wire length on LAYER M7 = 4170 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272440.
Up-via summary (total 272440):.

-----------------
 Active         0
     M1     92883
     M2     97064
     M3     47976
     M4     22076
     M5     10967
     M6      1474
     M7         0
     M8         0
     M9         0
-----------------
           272440


[INFO DRT-0198] Complete detail routing.
Total wire length = 141689 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9059 um.
Total wire length on LAYER M3 = 40355 um.
Total wire length on LAYER M4 = 34722 um.
Total wire length on LAYER M5 = 33562 um.
Total wire length on LAYER M6 = 19818 um.
Total wire length on LAYER M7 = 4170 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272440.
Up-via summary (total 272440):.

-----------------
 Active         0
     M1     92883
     M2     97064
     M3     47976
     M4     22076
     M5     10967
     M6      1474
     M7         0
     M8         0
     M9         0
-----------------
           272440


[INFO DRT-0267] cpu time = 01:40:15, elapsed time = 00:17:36, memory = 11657.39 (MB), peak = 12922.00 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 18:25.40[h:]min:sec. CPU time: user 6224.01 sys 64.08 (568%). Peak memory: 13232124KB.
