\hypertarget{group__PMU__17XX__40XX}{}\section{C\+H\+IP\+: L\+P\+C17xx\+\_\+40xx P\+MU driver}
\label{group__PMU__17XX__40XX}\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structLPC__PMU__T}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T}
\begin{DoxyCompactList}\small\item\em L\+P\+C17xx\+\_\+40xx Power Management Unit register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gaf798eacf7261001d57b70bf4c3b9b863}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+D\+R\+P\+M\+\_\+\+F\+L\+AG}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_ga542e24814279146e498ede308451d699}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+G\+D\+\_\+\+F\+L\+AG}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gad8a99ac828a3f50ca487efb9bab7cba1}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+R\+D\+\_\+\+F\+L\+AG}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_ga81cd6baf090cf4649f51538b59e2e4af}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+P\+D\+F\+L\+AG}~(1 $<$$<$ 11)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_ga35db160b23010e0f598641f1f40ebd15}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+S\+F\+L\+AG}~(1 $<$$<$ 9)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gabad3cddc54f9c1cdd8128ec65fc50691}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+D\+F\+L\+AG}~(1 $<$$<$ 10)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_ga68db97d4dfb92acf82b041ddbbfa692d}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M0\+\_\+\+F\+L\+AG}~(1 $<$$<$ 0)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gadd225d4b566562b24c0ccc3d8efa7372}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M1\+\_\+\+F\+L\+AG}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gabcad2ba661df07512a8facf72ad718a3}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+S\+M\+F\+L\+AG}~(1 $<$$<$ 8)
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group__PMU__17XX__40XX_gae5e1b53b190a2a25a80b4a6e93c55fa5}{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+ER} \hyperlink{group__PMU__17XX__40XX_ga724dd269fe2bbc43740331f35c3bf463}{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+E\+R\+\_\+T}
\begin{DoxyCompactList}\small\item\em L\+P\+C17xx\+\_\+40xx low power mode type definitions. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__PMU__17XX__40XX_gae5e1b53b190a2a25a80b4a6e93c55fa5}{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+ER} \{ \hyperlink{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a642a6452710738e476df4c9873f8d53c}{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+S\+L\+E\+EP} = 0, 
\hyperlink{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a520bf4cb3d4ae81e7fc2b6da77117089}{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+D\+E\+E\+P\+\_\+\+S\+L\+E\+EP}, 
\hyperlink{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5ae57e035fd3a4f9fa956fbc8668030f8d}{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+P\+O\+W\+E\+R\+\_\+\+D\+O\+WN}, 
\hyperlink{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a23fed3c82386a96e38fcf19bc6ec20a6}{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+D\+E\+E\+P\+\_\+\+P\+W\+R\+D\+O\+WN}
 \}\begin{DoxyCompactList}\small\item\em L\+P\+C17xx\+\_\+40xx low power mode type definitions. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__PMU__17XX__40XX_gad145abba9dc403d8db57c6b328f8d0c4}{Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Power\+Down\+State} (\hyperlink{structLPC__PMU__T}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$p\+P\+MU)
\begin{DoxyCompactList}\small\item\em Enter M\+CU Deep Power down mode. \end{DoxyCompactList}\item 
void \hyperlink{group__PMU__17XX__40XX_gaf45cdc5409ccf675212a077341e80506}{Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Sleep\+State} (\hyperlink{structLPC__PMU__T}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$p\+P\+MU)
\begin{DoxyCompactList}\small\item\em Enter M\+CU Deep Sleep mode. \end{DoxyCompactList}\item 
void \hyperlink{group__PMU__17XX__40XX_gaa99405714fbc2707643ea8dd36895a26}{Chip\+\_\+\+P\+M\+U\+\_\+\+Power\+Down\+State} (\hyperlink{structLPC__PMU__T}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$p\+P\+MU)
\begin{DoxyCompactList}\small\item\em Enter M\+CU Power down mode. \end{DoxyCompactList}\item 
void \hyperlink{group__PMU__17XX__40XX_gaca883204092fcbc6e4705a3461029220}{Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep} (\hyperlink{structLPC__PMU__T}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$p\+P\+MU, \hyperlink{group__PMU__17XX__40XX_ga724dd269fe2bbc43740331f35c3bf463}{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+E\+R\+\_\+T} Sleep\+Mode)
\begin{DoxyCompactList}\small\item\em Place the M\+CU in a low power state. \end{DoxyCompactList}\item 
void \hyperlink{group__PMU__17XX__40XX_ga8b2198dfa41da8da19c47a3b7d51283a}{Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep\+State} (\hyperlink{structLPC__PMU__T}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$p\+P\+MU)
\begin{DoxyCompactList}\small\item\em Enter M\+CU Sleep mode. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+D\+R\+P\+M\+\_\+\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+D\+R\+P\+M\+\_\+\+F\+L\+AG}}
\index{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+D\+R\+P\+M\+\_\+\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+D\+R\+P\+M\+\_\+\+F\+L\+AG}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+D\+R\+P\+M\+\_\+\+F\+L\+AG}{PMU_PCON_BODRPM_FLAG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+D\+R\+P\+M\+\_\+\+F\+L\+AG~(1 $<$$<$ 2)}\hypertarget{group__PMU__17XX__40XX_gaf798eacf7261001d57b70bf4c3b9b863}{}\label{group__PMU__17XX__40XX_gaf798eacf7261001d57b70bf4c3b9b863}


Definition at line 66 of file pmu\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+G\+D\+\_\+\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+G\+D\+\_\+\+F\+L\+AG}}
\index{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+G\+D\+\_\+\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+G\+D\+\_\+\+F\+L\+AG}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+G\+D\+\_\+\+F\+L\+AG}{PMU_PCON_BOGD_FLAG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+G\+D\+\_\+\+F\+L\+AG~(1 $<$$<$ 3)}\hypertarget{group__PMU__17XX__40XX_ga542e24814279146e498ede308451d699}{}\label{group__PMU__17XX__40XX_ga542e24814279146e498ede308451d699}


Definition at line 67 of file pmu\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+R\+D\+\_\+\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+R\+D\+\_\+\+F\+L\+AG}}
\index{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+R\+D\+\_\+\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+R\+D\+\_\+\+F\+L\+AG}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+R\+D\+\_\+\+F\+L\+AG}{PMU_PCON_BORD_FLAG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+R\+D\+\_\+\+F\+L\+AG~(1 $<$$<$ 4)}\hypertarget{group__PMU__17XX__40XX_gad8a99ac828a3f50ca487efb9bab7cba1}{}\label{group__PMU__17XX__40XX_gad8a99ac828a3f50ca487efb9bab7cba1}


Definition at line 68 of file pmu\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+P\+D\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+P\+D\+F\+L\+AG}}
\index{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+P\+D\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+P\+D\+F\+L\+AG}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+P\+D\+F\+L\+AG}{PMU_PCON_DPDFLAG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+P\+D\+F\+L\+AG~(1 $<$$<$ 11)}\hypertarget{group__PMU__17XX__40XX_ga81cd6baf090cf4649f51538b59e2e4af}{}\label{group__PMU__17XX__40XX_ga81cd6baf090cf4649f51538b59e2e4af}
Deep power-\/down flag 

Definition at line 72 of file pmu\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+S\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+S\+F\+L\+AG}}
\index{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+S\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+S\+F\+L\+AG}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+S\+F\+L\+AG}{PMU_PCON_DSFLAG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+S\+F\+L\+AG~(1 $<$$<$ 9)}\hypertarget{group__PMU__17XX__40XX_ga35db160b23010e0f598641f1f40ebd15}{}\label{group__PMU__17XX__40XX_ga35db160b23010e0f598641f1f40ebd15}
Deep Sleep mode flag 

Definition at line 70 of file pmu\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+D\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+D\+F\+L\+AG}}
\index{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+D\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+D\+F\+L\+AG}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+D\+F\+L\+AG}{PMU_PCON_PDFLAG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+D\+F\+L\+AG~(1 $<$$<$ 10)}\hypertarget{group__PMU__17XX__40XX_gabad3cddc54f9c1cdd8128ec65fc50691}{}\label{group__PMU__17XX__40XX_gabad3cddc54f9c1cdd8128ec65fc50691}
Power-\/down flag 

Definition at line 71 of file pmu\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M0\+\_\+\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M0\+\_\+\+F\+L\+AG}}
\index{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M0\+\_\+\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M0\+\_\+\+F\+L\+AG}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M0\+\_\+\+F\+L\+AG}{PMU_PCON_PM0_FLAG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M0\+\_\+\+F\+L\+AG~(1 $<$$<$ 0)}\hypertarget{group__PMU__17XX__40XX_ga68db97d4dfb92acf82b041ddbbfa692d}{}\label{group__PMU__17XX__40XX_ga68db97d4dfb92acf82b041ddbbfa692d}
P\+MU P\+C\+ON register bit fields \& masks 

Definition at line 64 of file pmu\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M1\+\_\+\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M1\+\_\+\+F\+L\+AG}}
\index{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M1\+\_\+\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M1\+\_\+\+F\+L\+AG}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M1\+\_\+\+F\+L\+AG}{PMU_PCON_PM1_FLAG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M1\+\_\+\+F\+L\+AG~(1 $<$$<$ 1)}\hypertarget{group__PMU__17XX__40XX_gadd225d4b566562b24c0ccc3d8efa7372}{}\label{group__PMU__17XX__40XX_gadd225d4b566562b24c0ccc3d8efa7372}


Definition at line 65 of file pmu\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+S\+M\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+S\+M\+F\+L\+AG}}
\index{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+S\+M\+F\+L\+AG@{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+S\+M\+F\+L\+AG}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+S\+M\+F\+L\+AG}{PMU_PCON_SMFLAG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+S\+M\+F\+L\+AG~(1 $<$$<$ 8)}\hypertarget{group__PMU__17XX__40XX_gabcad2ba661df07512a8facf72ad718a3}{}\label{group__PMU__17XX__40XX_gabcad2ba661df07512a8facf72ad718a3}
Sleep mode flag 

Definition at line 69 of file pmu\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Typedef Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+E\+R\+\_\+T@{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+E\+R\+\_\+T}}
\index{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+E\+R\+\_\+T@{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+E\+R\+\_\+T}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+E\+R\+\_\+T}{CHIP_PMU_MCUPOWER_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+ER}  {\bf C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+E\+R\+\_\+T}}\hypertarget{group__PMU__17XX__40XX_ga724dd269fe2bbc43740331f35c3bf463}{}\label{group__PMU__17XX__40XX_ga724dd269fe2bbc43740331f35c3bf463}


L\+P\+C17xx\+\_\+40xx low power mode type definitions. 



\subsection{Enumeration Type Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+ER@{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+ER}}
\index{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+ER@{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+ER}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+ER}{CHIP_PMU_MCUPOWER}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+ER}}\hypertarget{group__PMU__17XX__40XX_gae5e1b53b190a2a25a80b4a6e93c55fa5}{}\label{group__PMU__17XX__40XX_gae5e1b53b190a2a25a80b4a6e93c55fa5}


L\+P\+C17xx\+\_\+40xx low power mode type definitions. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+S\+L\+E\+EP@{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+S\+L\+E\+EP}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+S\+L\+E\+EP@{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+S\+L\+E\+EP}}\item[{\em 
P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+S\+L\+E\+EP\hypertarget{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a642a6452710738e476df4c9873f8d53c}{}\label{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a642a6452710738e476df4c9873f8d53c}
}]Sleep mode \index{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+D\+E\+E\+P\+\_\+\+S\+L\+E\+EP@{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+D\+E\+E\+P\+\_\+\+S\+L\+E\+EP}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+D\+E\+E\+P\+\_\+\+S\+L\+E\+EP@{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+D\+E\+E\+P\+\_\+\+S\+L\+E\+EP}}\item[{\em 
P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+D\+E\+E\+P\+\_\+\+S\+L\+E\+EP\hypertarget{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a520bf4cb3d4ae81e7fc2b6da77117089}{}\label{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a520bf4cb3d4ae81e7fc2b6da77117089}
}]Deep Sleep mode \index{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+P\+O\+W\+E\+R\+\_\+\+D\+O\+WN@{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+P\+O\+W\+E\+R\+\_\+\+D\+O\+WN}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+P\+O\+W\+E\+R\+\_\+\+D\+O\+WN@{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+P\+O\+W\+E\+R\+\_\+\+D\+O\+WN}}\item[{\em 
P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+P\+O\+W\+E\+R\+\_\+\+D\+O\+WN\hypertarget{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5ae57e035fd3a4f9fa956fbc8668030f8d}{}\label{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5ae57e035fd3a4f9fa956fbc8668030f8d}
}]Power down mode \index{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+D\+E\+E\+P\+\_\+\+P\+W\+R\+D\+O\+WN@{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+D\+E\+E\+P\+\_\+\+P\+W\+R\+D\+O\+WN}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+D\+E\+E\+P\+\_\+\+P\+W\+R\+D\+O\+WN@{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+D\+E\+E\+P\+\_\+\+P\+W\+R\+D\+O\+WN}}\item[{\em 
P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+D\+E\+E\+P\+\_\+\+P\+W\+R\+D\+O\+WN\hypertarget{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a23fed3c82386a96e38fcf19bc6ec20a6}{}\label{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a23fed3c82386a96e38fcf19bc6ec20a6}
}]Deep power down mode \end{description}
\end{Desc}


Definition at line 54 of file pmu\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Function Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Power\+Down\+State@{Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Power\+Down\+State}}
\index{Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Power\+Down\+State@{Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Power\+Down\+State}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Power\+Down\+State(\+L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+T $\ast$p\+P\+M\+U)}{Chip_PMU_DeepPowerDownState(LPC_PMU_T *pPMU)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Power\+Down\+State (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$}]{p\+P\+MU}
\end{DoxyParamCaption}
)}\hypertarget{group__PMU__17XX__40XX_gad145abba9dc403d8db57c6b328f8d0c4}{}\label{group__PMU__17XX__40XX_gad145abba9dc403d8db57c6b328f8d0c4}


Enter M\+CU Deep Power down mode. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+MU} & \+: Pointer to P\+MU register block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
For maximal power savings, the entire system is shut down except for the general purpose registers in the P\+MU and the self wake-\/up timer. Only the general purpose registers in the P\+MU maintain their internal states. The part can wake up on a pulse on the W\+A\+K\+E\+UP pin or when the self wake-\/up timer times out. On wake-\/up, the part reboots. 
\end{DoxyNote}


Definition at line 90 of file pmu\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 0


\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Sleep\+State@{Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Sleep\+State}}
\index{Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Sleep\+State@{Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Sleep\+State}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Sleep\+State(\+L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+T $\ast$p\+P\+M\+U)}{Chip_PMU_DeepSleepState(LPC_PMU_T *pPMU)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Sleep\+State (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$}]{p\+P\+MU}
\end{DoxyParamCaption}
)}\hypertarget{group__PMU__17XX__40XX_gaf45cdc5409ccf675212a077341e80506}{}\label{group__PMU__17XX__40XX_gaf45cdc5409ccf675212a077341e80506}


Enter M\+CU Deep Sleep mode. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+MU} & \+: Pointer to P\+MU register block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
In Deep-\/sleep mode, the peripherals receive no internal clocks. The flash is in stand-\/by mode. The S\+R\+AM memory and all peripheral registers as well as the processor maintain their internal states. The W\+W\+DT, W\+KT, and B\+OD can remain active to wake up the system on an interrupt. 
\end{DoxyNote}


Definition at line 64 of file pmu\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 1


\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!Chip\+\_\+\+P\+M\+U\+\_\+\+Power\+Down\+State@{Chip\+\_\+\+P\+M\+U\+\_\+\+Power\+Down\+State}}
\index{Chip\+\_\+\+P\+M\+U\+\_\+\+Power\+Down\+State@{Chip\+\_\+\+P\+M\+U\+\_\+\+Power\+Down\+State}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+P\+M\+U\+\_\+\+Power\+Down\+State(\+L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+T $\ast$p\+P\+M\+U)}{Chip_PMU_PowerDownState(LPC_PMU_T *pPMU)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+P\+M\+U\+\_\+\+Power\+Down\+State (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$}]{p\+P\+MU}
\end{DoxyParamCaption}
)}\hypertarget{group__PMU__17XX__40XX_gaa99405714fbc2707643ea8dd36895a26}{}\label{group__PMU__17XX__40XX_gaa99405714fbc2707643ea8dd36895a26}


Enter M\+CU Power down mode. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+MU} & \+: Pointer to P\+MU register block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
In Power-\/down mode, the peripherals receive no internal clocks. The internal S\+R\+AM memory and all peripheral registers as well as the processor maintain their internal states. The flash memory is powered down. The W\+W\+DT, W\+KT, and B\+OD can remain active to wake up the system on an interrupt. 
\end{DoxyNote}


Definition at line 77 of file pmu\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 2


\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep@{Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep}}
\index{Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep@{Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep(\+L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+T $\ast$p\+P\+M\+U, C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+E\+R\+\_\+\+T Sleep\+Mode)}{Chip_PMU_Sleep(LPC_PMU_T *pPMU, CHIP_PMU_MCUPOWER_T SleepMode)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$}]{p\+P\+MU, }
\item[{{\bf C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+E\+R\+\_\+T}}]{Sleep\+Mode}
\end{DoxyParamCaption}
)}\hypertarget{group__PMU__17XX__40XX_gaca883204092fcbc6e4705a3461029220}{}\label{group__PMU__17XX__40XX_gaca883204092fcbc6e4705a3461029220}


Place the M\+CU in a low power state. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+MU} & \+: Pointer to P\+MU register block \\
\hline
{\em Sleep\+Mode} & \+: Sleep mode \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 103 of file pmu\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 3


\index{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}!Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep\+State@{Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep\+State}}
\index{Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep\+State@{Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep\+State}!C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver@{C\+H\+I\+P\+: L\+P\+C17xx\+\_\+40xx P\+M\+U driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep\+State(\+L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+T $\ast$p\+P\+M\+U)}{Chip_PMU_SleepState(LPC_PMU_T *pPMU)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep\+State (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$}]{p\+P\+MU}
\end{DoxyParamCaption}
)}\hypertarget{group__PMU__17XX__40XX_ga8b2198dfa41da8da19c47a3b7d51283a}{}\label{group__PMU__17XX__40XX_ga8b2198dfa41da8da19c47a3b7d51283a}


Enter M\+CU Sleep mode. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+MU} & \+: Pointer to P\+MU register block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The sleep mode affects the A\+RM Cortex-\/\+M0+ core only. Peripherals and memories are active. 
\end{DoxyNote}


Definition at line 51 of file pmu\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 4


