

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9'
================================================================
* Date:           Thu May 15 15:31:30 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.205 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      516|  30.000 ns|  2.580 us|    6|  516|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_66_9  |        4|      514|         5|          2|          1|  1 ~ 256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      166|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       82|    -|
|Register             |        -|     -|      348|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      348|      248|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_27ns_27_4_1_U16  |mac_muladd_16s_16s_27ns_27_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln66_fu_198_p2   |         +|   0|  0|  71|          64|           1|
    |add_ln837_fu_174_p2  |         +|   0|  0|  19|          12|          12|
    |addr_cmp_fu_187_p2   |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln66_fu_165_p2  |      icmp|   0|  0|  29|          64|          64|
    |lhs_fu_211_p3        |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 166|         206|         159|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |accum_V_address0         |  14|          3|   12|         36|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |b_fu_66                  |   9|          2|   64|        128|
    |reuse_addr_reg_fu_58     |   9|          2|   64|        128|
    |reuse_reg_fu_62          |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  82|         18|  160|        333|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |accum_V_addr_reg_308                |  12|   0|   12|          0|
    |accum_V_addr_reg_308_pp0_iter2_reg  |  12|   0|   12|          0|
    |accum_V_load_reg_318                |  16|   0|   16|          0|
    |addr_cmp_reg_313                    |   1|   0|    1|          0|
    |ap_CS_fsm                           |   2|   0|    2|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |b_1_reg_284                         |  64|   0|   64|          0|
    |b_fu_66                             |  64|   0|   64|          0|
    |icmp_ln66_reg_289                   |   1|   0|    1|          0|
    |reuse_addr_reg_fu_58                |  64|   0|   64|          0|
    |reuse_reg_fu_62                     |  16|   0|   16|          0|
    |sext_ln1347_cast_reg_274            |  27|   0|   27|          0|
    |sext_ln66_1_cast_reg_279            |  64|   0|   64|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 348|   0|  348|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9|  return value|
|sext_ln66                     |   in|   32|     ap_none|                                            sext_ln66|        scalar|
|sext_ln66_1                   |   in|   32|     ap_none|                                          sext_ln66_1|        scalar|
|local_values_B_V_address0     |  out|   12|   ap_memory|                                     local_values_B_V|         array|
|local_values_B_V_ce0          |  out|    1|   ap_memory|                                     local_values_B_V|         array|
|local_values_B_V_q0           |   in|   16|   ap_memory|                                     local_values_B_V|         array|
|local_row_indices_B_address0  |  out|   12|   ap_memory|                                  local_row_indices_B|         array|
|local_row_indices_B_ce0       |  out|    1|   ap_memory|                                  local_row_indices_B|         array|
|local_row_indices_B_q0        |   in|   12|   ap_memory|                                  local_row_indices_B|         array|
|sext_ln1347                   |   in|   16|     ap_none|                                          sext_ln1347|        scalar|
|zext_ln837                    |   in|   12|     ap_none|                                           zext_ln837|        scalar|
|accum_V_address0              |  out|   12|   ap_memory|                                              accum_V|         array|
|accum_V_ce0                   |  out|    1|   ap_memory|                                              accum_V|         array|
|accum_V_we0                   |  out|    1|   ap_memory|                                              accum_V|         array|
|accum_V_d0                    |  out|   16|   ap_memory|                                              accum_V|         array|
|accum_V_q0                    |   in|   16|   ap_memory|                                              accum_V|         array|
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

