{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765272257115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765272257117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  9 14:54:16 2025 " "Processing started: Tue Dec  9 14:54:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765272257117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272257117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Serial_system_bus -c Serial_system_bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Serial_system_bus -c Serial_system_bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272257118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765272257370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765272257370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/core/uart.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR slave_port.v(56) " "Verilog HDL Declaration information at slave_port.v(56): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765272266784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA slave_port.v(57) " "Verilog HDL Declaration information at slave_port.v(57): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765272266784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA slave_port.v(55) " "Verilog HDL Declaration information at slave_port.v(55): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765272266784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sready SREADY slave_port.v(49) " "Verilog HDL Declaration information at slave_port.v(49): object \"sready\" differs only in case from object \"SREADY\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765272266784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rvalid RVALID slave_port.v(36) " "Verilog HDL Declaration information at slave_port.v(36): object \"rvalid\" differs only in case from object \"RVALID\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765272266784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory_bram " "Found entity 1: slave_memory_bram" {  } { { "../rtl/core/slave_memory_bram.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_memory_bram.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "../rtl/core/slave.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../rtl/core/mux3.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/mux3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../rtl/core/mux2.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/mux2.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(64) " "Verilog HDL Declaration information at master_port.v(64): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765272266788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(66) " "Verilog HDL Declaration information at master_port.v(66): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765272266788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(63) " "Verilog HDL Declaration information at master_port.v(63): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765272266788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_memory_bram " "Found entity 1: master_memory_bram" {  } { { "../rtl/core/master_memory_bram.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_memory_bram.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266789 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/core/master.v " "Can't analyze file -- file ../rtl/core/master.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1765272266790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/core/fifo.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "../rtl/core/dec3.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/dec3.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s3 " "Found entity 1: bus_m2_s3" {  } { { "../rtl/core/bus_m2_s3.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_slave " "Found entity 1: bus_bridge_slave" {  } { { "../rtl/core/bus_bridge_slave.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master " "Found entity 1: bus_bridge_master" {  } { { "../rtl/core/bus_bridge_master.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_master.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../rtl/core/arbiter.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/arbiter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../rtl/core/addr_decoder.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_decoder.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_convert " "Found entity 1: addr_convert" {  } { { "../rtl/core/addr_convert.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_convert.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_uart_bridge " "Found entity 1: demo_uart_bridge" {  } { { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272266801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272266801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_uart_bridge " "Elaborating entity \"demo_uart_bridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765272266882 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transaction_active demo_uart_bridge.v(298) " "Verilog HDL or VHDL warning at demo_uart_bridge.v(298): object \"transaction_active\" assigned a value but never read" {  } { { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765272266886 "|demo_uart_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port master_port:master1_port " "Elaborating entity \"master_port\" for hierarchy \"master_port:master1_port\"" {  } { { "../rtl/demo_uart_bridge.v" "master1_port" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(175) " "Verilog HDL assignment warning at master_port.v(175): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266888 "|demo_uart_bridge|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(181) " "Verilog HDL assignment warning at master_port.v(181): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266888 "|demo_uart_bridge|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(190) " "Verilog HDL assignment warning at master_port.v(190): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266888 "|demo_uart_bridge|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(205) " "Verilog HDL assignment warning at master_port.v(205): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266888 "|demo_uart_bridge|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(231) " "Verilog HDL assignment warning at master_port.v(231): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266888 "|demo_uart_bridge|master_port:master1_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_master bus_bridge_master:master2_bridge " "Elaborating entity \"bus_bridge_master\" for hierarchy \"bus_bridge_master:master2_bridge\"" {  } { { "../rtl/demo_uart_bridge.v" "master2_bridge" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo bus_bridge_master:master2_bridge\|fifo:fifo_queue " "Elaborating entity \"fifo\" for hierarchy \"bus_bridge_master:master2_bridge\|fifo:fifo_queue\"" {  } { { "../rtl/core/bus_bridge_master.v" "fifo_queue" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_master.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(32) " "Verilog HDL assignment warning at fifo.v(32): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/fifo.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266894 "|demo_uart_bridge|bus_bridge_master:master2_bridge|fifo:fifo_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(36) " "Verilog HDL assignment warning at fifo.v(36): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/fifo.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266894 "|demo_uart_bridge|bus_bridge_master:master2_bridge|fifo:fifo_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart bus_bridge_master:master2_bridge\|uart:uart_module " "Elaborating entity \"uart\" for hierarchy \"bus_bridge_master:master2_bridge\|uart:uart_module\"" {  } { { "../rtl/core/bus_bridge_master.v" "uart_module" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_master.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx bus_bridge_master:master2_bridge\|uart:uart_module\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"bus_bridge_master:master2_bridge\|uart:uart_module\|uart_tx:transmitter\"" {  } { { "../rtl/core/uart.v" "transmitter" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(56) " "Verilog HDL assignment warning at uart_tx.v(56): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266897 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(66) " "Verilog HDL assignment warning at uart_tx.v(66): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266897 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(71) " "Verilog HDL assignment warning at uart_tx.v(71): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266897 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(81) " "Verilog HDL assignment warning at uart_tx.v(81): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266897 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx bus_bridge_master:master2_bridge\|uart:uart_module\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"bus_bridge_master:master2_bridge\|uart:uart_module\|uart_rx:receiver\"" {  } { { "../rtl/core/uart.v" "receiver" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(55) " "Verilog HDL assignment warning at uart_rx.v(55): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266899 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(64) " "Verilog HDL assignment warning at uart_rx.v(64): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266899 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(65) " "Verilog HDL assignment warning at uart_rx.v(65): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266899 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(74) " "Verilog HDL assignment warning at uart_rx.v(74): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266899 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_convert bus_bridge_master:master2_bridge\|addr_convert:addr_convert_module " "Elaborating entity \"addr_convert\" for hierarchy \"bus_bridge_master:master2_bridge\|addr_convert:addr_convert_module\"" {  } { { "../rtl/core/bus_bridge_master.v" "addr_convert_module" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_master.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_memory_bram bus_bridge_master:master2_bridge\|master_memory_bram:local_mem " "Elaborating entity \"master_memory_bram\" for hierarchy \"bus_bridge_master:master2_bridge\|master_memory_bram:local_mem\"" {  } { { "../rtl/core/bus_bridge_master.v" "local_mem" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_master.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_m2_s3 bus_m2_s3:bus_inst " "Elaborating entity \"bus_m2_s3\" for hierarchy \"bus_m2_s3:bus_inst\"" {  } { { "../rtl/demo_uart_bridge.v" "bus_inst" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter bus_m2_s3:bus_inst\|arbiter:bus_arbiter " "Elaborating entity \"arbiter\" for hierarchy \"bus_m2_s3:bus_inst\|arbiter:bus_arbiter\"" {  } { { "../rtl/core/bus_m2_s3.v" "bus_arbiter" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266904 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter.v(133) " "Verilog HDL Case Statement information at arbiter.v(133): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/arbiter.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/arbiter.v" 133 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765272266905 "|demo_uart_bridge|bus_m2_s3:bus_inst|arbiter:bus_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder bus_m2_s3:bus_inst\|addr_decoder:decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"bus_m2_s3:bus_inst\|addr_decoder:decoder\"" {  } { { "../rtl/core/bus_m2_s3.v" "decoder" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_decoder.v(144) " "Verilog HDL assignment warning at addr_decoder.v(144): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/addr_decoder.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_decoder.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266906 "|demo_uart_bridge|bus_m2_s3:bus_inst|addr_decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3 bus_m2_s3:bus_inst\|addr_decoder:decoder\|dec3:mvalid_decoder " "Elaborating entity \"dec3\" for hierarchy \"bus_m2_s3:bus_inst\|addr_decoder:decoder\|dec3:mvalid_decoder\"" {  } { { "../rtl/core/addr_decoder.v" "mvalid_decoder" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_decoder.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bus_m2_s3:bus_inst\|mux2:wdata_mux " "Elaborating entity \"mux2\" for hierarchy \"bus_m2_s3:bus_inst\|mux2:wdata_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "wdata_mux" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bus_m2_s3:bus_inst\|mux2:mctrl_mux " "Elaborating entity \"mux2\" for hierarchy \"bus_m2_s3:bus_inst\|mux2:mctrl_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "mctrl_mux" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 bus_m2_s3:bus_inst\|mux3:rdata_mux " "Elaborating entity \"mux3\" for hierarchy \"bus_m2_s3:bus_inst\|mux3:rdata_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "rdata_mux" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave1_inst " "Elaborating entity \"slave\" for hierarchy \"slave:slave1_inst\"" {  } { { "../rtl/demo_uart_bridge.v" "slave1_inst" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave:slave1_inst\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave:slave1_inst\|slave_port:sp\"" {  } { { "../rtl/core/slave.v" "sp" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266916 "|demo_uart_bridge|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266917 "|demo_uart_bridge|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266917 "|demo_uart_bridge|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266917 "|demo_uart_bridge|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(261) " "Verilog HDL assignment warning at slave_port.v(261): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266917 "|demo_uart_bridge|slave:slave1_inst|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram slave:slave1_inst\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"slave:slave1_inst\|slave_memory_bram:sm\"" {  } { { "../rtl/core/slave.v" "sm" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave2_inst " "Elaborating entity \"slave\" for hierarchy \"slave:slave2_inst\"" {  } { { "../rtl/demo_uart_bridge.v" "slave2_inst" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave:slave2_inst\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave:slave2_inst\|slave_port:sp\"" {  } { { "../rtl/core/slave.v" "sp" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266922 "|demo_uart_bridge|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266922 "|demo_uart_bridge|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266922 "|demo_uart_bridge|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266922 "|demo_uart_bridge|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(261) " "Verilog HDL assignment warning at slave_port.v(261): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266922 "|demo_uart_bridge|slave:slave2_inst|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram slave:slave2_inst\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"slave:slave2_inst\|slave_memory_bram:sm\"" {  } { { "../rtl/core/slave.v" "sm" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_slave bus_bridge_slave:slave3_bridge " "Elaborating entity \"bus_bridge_slave\" for hierarchy \"bus_bridge_slave:slave3_bridge\"" {  } { { "../rtl/demo_uart_bridge.v" "slave3_bridge" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266925 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_bridge_access bus_bridge_slave.v(115) " "Verilog HDL or VHDL warning at bus_bridge_slave.v(115): object \"is_bridge_access\" assigned a value but never read" {  } { { "../rtl/core/bus_bridge_slave.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765272266928 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_bridge_access_now bus_bridge_slave.v(121) " "Verilog HDL or VHDL warning at bus_bridge_slave.v(121): object \"is_bridge_access_now\" assigned a value but never read" {  } { { "../rtl/core/bus_bridge_slave.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765272266928 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bridge_rvalid bus_bridge_slave.v(448) " "Verilog HDL or VHDL warning at bus_bridge_slave.v(448): object \"bridge_rvalid\" assigned a value but never read" {  } { { "../rtl/core/bus_bridge_slave.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765272266928 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bus_bridge_slave.v(121) " "Verilog HDL assignment warning at bus_bridge_slave.v(121): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/core/bus_bridge_slave.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266929 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bus_bridge_slave.v(124) " "Verilog HDL assignment warning at bus_bridge_slave.v(124): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/core/bus_bridge_slave.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266929 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port bus_bridge_slave:slave3_bridge\|slave_port:slave " "Elaborating entity \"slave_port\" for hierarchy \"bus_bridge_slave:slave3_bridge\|slave_port:slave\"" {  } { { "../rtl/core/bus_bridge_slave.v" "slave" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266949 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266949 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266950 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266950 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(261) " "Verilog HDL assignment warning at slave_port.v(261): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266950 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart bus_bridge_slave:slave3_bridge\|uart:uart_module " "Elaborating entity \"uart\" for hierarchy \"bus_bridge_slave:slave3_bridge\|uart:uart_module\"" {  } { { "../rtl/core/bus_bridge_slave.v" "uart_module" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_tx:transmitter\"" {  } { { "../rtl/core/uart.v" "transmitter" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(56) " "Verilog HDL assignment warning at uart_tx.v(56): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266954 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(66) " "Verilog HDL assignment warning at uart_tx.v(66): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266954 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(71) " "Verilog HDL assignment warning at uart_tx.v(71): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266954 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(81) " "Verilog HDL assignment warning at uart_tx.v(81): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266954 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_rx:receiver\"" {  } { { "../rtl/core/uart.v" "receiver" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272266954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(55) " "Verilog HDL assignment warning at uart_rx.v(55): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266955 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(64) " "Verilog HDL assignment warning at uart_rx.v(64): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266955 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(65) " "Verilog HDL assignment warning at uart_rx.v(65): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266955 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(74) " "Verilog HDL assignment warning at uart_rx.v(74): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765272266956 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred RAM node \"slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765272267497 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred RAM node \"slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765272267533 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "bus_bridge_slave:slave3_bridge\|slave_memory_bram:local_mem\|memory_rtl_0 " "Inferred RAM node \"bus_bridge_slave:slave3_bridge\|slave_memory_bram:local_mem\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765272267554 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bus_bridge_master:master2_bridge\|fifo:fifo_queue\|queue " "RAM logic \"bus_bridge_master:master2_bridge\|fifo:fifo_queue\|queue\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/core/fifo.v" "queue" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765272267564 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765272267564 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Serial_system_bus.ram0_slave_memory_bram_b1862b5f.hdl.mif " "Parameter INIT_FILE set to db/Serial_system_bus.ram0_slave_memory_bram_b1862b5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Serial_system_bus.ram0_slave_memory_bram_8f0a6464.hdl.mif " "Parameter INIT_FILE set to db/Serial_system_bus.ram0_slave_memory_bram_8f0a6464.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bus_bridge_slave:slave3_bridge\|slave_memory_bram:local_mem\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bus_bridge_slave:slave3_bridge\|slave_memory_bram:local_mem\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Serial_system_bus.ram0_slave_memory_bram_b1862b5f.hdl.mif " "Parameter INIT_FILE set to db/Serial_system_bus.ram0_slave_memory_bram_b1862b5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765272268134 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765272268134 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765272268134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272268201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Serial_system_bus.ram0_slave_memory_bram_b1862b5f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Serial_system_bus.ram0_slave_memory_bram_b1862b5f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268201 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765272268201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d9p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d9p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d9p1 " "Found entity 1: altsyncram_d9p1" {  } { { "db/altsyncram_d9p1.tdf" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/db/altsyncram_d9p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272268259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272268259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272268269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Serial_system_bus.ram0_slave_memory_bram_8f0a6464.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Serial_system_bus.ram0_slave_memory_bram_8f0a6464.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765272268270 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765272268270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8p1 " "Found entity 1: altsyncram_c8p1" {  } { { "db/altsyncram_c8p1.tdf" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/db/altsyncram_c8p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765272268331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272268331 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765272268711 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 12 -1 0 } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 140 -1 0 } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 141 -1 0 } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 143 -1 0 } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 142 -1 0 } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 208 -1 0 } } { "../rtl/core/slave_memory_bram.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_memory_bram.v" 41 -1 0 } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 326 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765272268751 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765272268751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765272269802 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 " "84 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765272272035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/output_files/Serial_system_bus.map.smsg " "Generated suppressed messages file /home/akitha/Desktop/ads/Serial-System-Bus/Quartus/output_files/Serial_system_bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272272124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765272272301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765272272301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1824 " "Implemented 1824 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765272272493 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765272272493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1781 " "Implemented 1781 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765272272493 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765272272493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765272272493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765272272515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  9 14:54:32 2025 " "Processing ended: Tue Dec  9 14:54:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765272272515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765272272515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765272272515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765272272515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1765272274014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765272274015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  9 14:54:33 2025 " "Processing started: Tue Dec  9 14:54:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765272274015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1765272274015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Serial_system_bus -c Serial_system_bus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Serial_system_bus -c Serial_system_bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1765272274015 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1765272274050 ""}
{ "Info" "0" "" "Project  = Serial_system_bus" {  } {  } 0 0 "Project  = Serial_system_bus" 0 0 "Fitter" 0 0 1765272274051 ""}
{ "Info" "0" "" "Revision = Serial_system_bus" {  } {  } 0 0 "Revision = Serial_system_bus" 0 0 "Fitter" 0 0 1765272274051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1765272274138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1765272274138 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Serial_system_bus EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Serial_system_bus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765272274154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765272274244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765272274244 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765272274433 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765272274438 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765272274511 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765272274511 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765272274511 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765272274511 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/akitha/altera_lite/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akitha/altera_lite/25.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/" { { 0 { 0 ""} 0 3760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765272274521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/akitha/altera_lite/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akitha/altera_lite/25.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/" { { 0 { 0 ""} 0 3762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765272274521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/akitha/altera_lite/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akitha/altera_lite/25.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/" { { 0 { 0 ""} 0 3764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765272274521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/akitha/altera_lite/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akitha/altera_lite/25.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/" { { 0 { 0 ""} 0 3766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765272274521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/akitha/altera_lite/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akitha/altera_lite/25.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/" { { 0 { 0 ""} 0 3768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765272274521 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1765272274521 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1765272274525 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1765272274638 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints.sdc " "Reading SDC File: 'constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765272275463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1765272275472 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1765272275489 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1765272275489 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765272275490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765272275490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765272275490 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1765272275490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765272275826 ""}  } { { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/" { { 0 { 0 ""} 0 3747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765272275826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_sync\[2\]  " "Automatically promoted node reset_sync\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765272275826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_rx:receiver\|rx_sync " "Destination node bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_rx:receiver\|rx_sync" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765272275826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_master:master2_bridge\|fifo:fifo_queue\|queue~166 " "Destination node bus_bridge_master:master2_bridge\|fifo:fifo_queue\|queue~166" {  } { { "../rtl/core/fifo.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/" { { 0 { 0 ""} 0 2383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765272275826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_master:master2_bridge\|fifo:fifo_queue\|queue~168 " "Destination node bus_bridge_master:master2_bridge\|fifo:fifo_queue\|queue~168" {  } { { "../rtl/core/fifo.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/" { { 0 { 0 ""} 0 2387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765272275826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_master:master2_bridge\|fifo:fifo_queue\|queue~172 " "Destination node bus_bridge_master:master2_bridge\|fifo:fifo_queue\|queue~172" {  } { { "../rtl/core/fifo.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/" { { 0 { 0 ""} 0 2393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765272275826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_master:master2_bridge\|uart:uart_module\|uart_rx:receiver\|rx_sync " "Destination node bus_bridge_master:master2_bridge\|uart:uart_module\|uart_rx:receiver\|rx_sync" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765272275826 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1765272275826 ""}  } { { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765272275826 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765272276243 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765272276247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765272276247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765272276255 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765272276265 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765272276277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765272276277 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765272276281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765272276410 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1765272276415 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765272276415 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765272276598 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1765272276607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765272277520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765272278029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765272278072 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765272278873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765272278874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765272279524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1765272281647 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765272281647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1765272281844 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1765272281844 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765272281844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765272281846 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1765272282067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765272282094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765272282496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765272282497 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765272283024 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765272283870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1112 " "Peak virtual memory: 1112 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765272285300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  9 14:54:45 2025 " "Processing ended: Tue Dec  9 14:54:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765272285300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765272285300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765272285300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765272285300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1765272287025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765272287026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  9 14:54:46 2025 " "Processing started: Tue Dec  9 14:54:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765272287026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1765272287026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Serial_system_bus -c Serial_system_bus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Serial_system_bus -c Serial_system_bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1765272287026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1765272287309 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1765272288229 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1765272288263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765272288505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  9 14:54:48 2025 " "Processing ended: Tue Dec  9 14:54:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765272288505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765272288505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765272288505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1765272288505 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1765272289205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1765272290220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765272290221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  9 14:54:49 2025 " "Processing started: Tue Dec  9 14:54:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765272290221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1765272290221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Serial_system_bus -c Serial_system_bus " "Command: quartus_sta Serial_system_bus -c Serial_system_bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1765272290221 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1765272290284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1765272290438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1765272290439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272290530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272290530 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints.sdc " "Reading SDC File: 'constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1765272290983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1765272290992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765272291004 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1765272291006 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1765272291016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.131 " "Worst-case setup slack is 14.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.131               0.000 CLOCK_50  " "   14.131               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272291064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.308 " "Worst-case hold slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 CLOCK_50  " "    0.308               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272291072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.957 " "Worst-case recovery slack is 15.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.957               0.000 CLOCK_50  " "   15.957               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272291078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.498 " "Worst-case removal slack is 3.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.498               0.000 CLOCK_50  " "    3.498               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272291082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.574 " "Worst-case minimum pulse width slack is 9.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574               0.000 CLOCK_50  " "    9.574               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272291085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272291085 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272291153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272291153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272291153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272291153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.017 ns " "Worst Case Available Settling Time: 36.017 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272291153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272291153 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765272291153 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765272291159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1765272291196 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1765272291839 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765272291999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.785 " "Worst-case setup slack is 14.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.785               0.000 CLOCK_50  " "   14.785               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272292033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 CLOCK_50  " "    0.304               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272292047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.367 " "Worst-case recovery slack is 16.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.367               0.000 CLOCK_50  " "   16.367               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272292053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.142 " "Worst-case removal slack is 3.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.142               0.000 CLOCK_50  " "    3.142               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272292060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.594 " "Worst-case minimum pulse width slack is 9.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 CLOCK_50  " "    9.594               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272292064 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272292136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272292136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272292136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272292136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.392 ns " "Worst Case Available Settling Time: 36.392 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272292136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272292136 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765272292136 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765272292142 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765272292304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.538 " "Worst-case setup slack is 16.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.538               0.000 CLOCK_50  " "   16.538               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272292317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 CLOCK_50  " "    0.149               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272292331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.565 " "Worst-case recovery slack is 17.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.565               0.000 CLOCK_50  " "   17.565               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272292337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.006 " "Worst-case removal slack is 2.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.006               0.000 CLOCK_50  " "    2.006               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272292345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.380 " "Worst-case minimum pulse width slack is 9.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.380               0.000 CLOCK_50  " "    9.380               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765272292350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765272292350 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272292427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272292427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272292427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272292427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.797 ns " "Worst Case Available Settling Time: 37.797 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272292427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765272292427 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765272292427 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765272292913 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765272292913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765272293012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  9 14:54:53 2025 " "Processing ended: Tue Dec  9 14:54:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765272293012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765272293012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765272293012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765272293012 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus Prime Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765272293909 ""}
