# RISC-V Assembler
### CS204 Project
#### Team members-  Achal khanna(2021MEB1263),   Ujjawal kumar(2021MEB1331),  Ujjwal Rai(2021MEB1332)

### Objective:
To build an assembler that converts 32 bit RISC-V assembly code to machine code using C++.

### Supported Instructions
#### The assembler supports the RISC-V 32-bit ISA with the following instructions:
#### R Format- add, and, or, sll, slt, sra, srl, sub, xor, mul, div, rem
#### I Format- addi, andi, ori, lb, ld, lh, lw, jalr
#### S Format- sb, sw, sd, sh
#### SB Format- beq, bne, bge, blt
#### U Format- auipc, lui
#### UJ Format- jal

### Assembler Directives
#### The assembler supports the following assembler directives:
#### .text .data .byte .half .word .dword .asciz

### Note:  pseudo instruction and floating point operations are not supported


### How to execute:
#### 





