m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2021.3 2021.07, Jul 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/simulation
Ealignment_fifo
Z1 w1703237729
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 9435
Z5 dC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/simulation
Z6 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Alignment_Fifo.vhd
Z7 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Alignment_Fifo.vhd
l0
L6 1
VBz5jeL=Z5afhM<JFPDaP?2
!s100 zZm94e3e>]@kGWCm_d7fD3
Z8 OW;C;2021.3;73
33
Z9 !s110 1704398926
!i10b 1
Z10 !s108 1704398926.000000
Z11 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Alignment_Fifo.vhd|
Z12 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Alignment_Fifo.vhd|
!i113 1
Z13 o-2008 -explicit -work presynth -O0
Z14 tCvgOpt 0
Artl
R2
R3
R4
DEx4 work 14 alignment_fifo 0 22 Bz5jeL=Z5afhM<JFPDaP?2
!i122 9435
l118
L50 335
V=V<NC9:>B4Zj<1T=oQ<<j1
!s100 3]Z:XzkZSI=iiT_9F<G2L3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ealignmentlane_fifo
Z15 w1711012454
R2
R3
R4
!i122 12723
R5
Z16 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AlignmentLane_Fifo.vhd
Z17 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AlignmentLane_Fifo.vhd
l0
L6 1
V?nGBKKGOoES?`K<o@G[_11
!s100 ;e@>]n:=EEVz>l00d2omI0
R8
33
Z18 !s110 1711204250
!i10b 1
Z19 !s108 1711204249.000000
Z20 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AlignmentLane_Fifo.vhd|
Z21 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AlignmentLane_Fifo.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 18 alignmentlane_fifo 0 22 ?nGBKKGOoES?`K<o@G[_11
!i122 12723
l116
L48 336
V>JjG^D<l9CFK4dC2?:GML1
!s100 Z_19OmCZOCzlAXTKzZk4A0
R8
33
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Eanalyzincirc_controler
Z22 w1710786204
R2
R3
R4
!i122 12614
R5
Z23 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_Controler.vhd
Z24 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_Controler.vhd
l0
L6 1
V]kJ=GhomjaM_:3^QRZ6f>1
!s100 T40YI>B9DFfGGSO2JNljZ2
R8
33
Z25 !s110 1711203261
!i10b 1
Z26 !s108 1711203260.000000
Z27 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_Controler.vhd|
Z28 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_Controler.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 22 analyzincirc_controler 0 22 ]kJ=GhomjaM_:3^QRZ6f>1
!i122 12614
l104
L39 427
VRaN@i:IHiU:9Ocm<Y8Q?00
!s100 5O>Vn<<ebLGh3@<nV>jkN3
R8
33
R25
!i10b 1
R26
R27
R28
!i113 1
R13
R14
Eanalyzincirc_fifo
Z29 w1710760023
R2
R3
R4
!i122 12615
R5
Z30 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_FIFO.vhd
Z31 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_FIFO.vhd
l0
L5 1
VUYTYG;=nQg1dXRlA7fOD11
!s100 X1M^ka]@V8icQcZO7>;Mc2
R8
33
Z32 !s110 1711203262
!i10b 1
Z33 !s108 1711203261.000000
Z34 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_FIFO.vhd|
Z35 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_FIFO.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 17 analyzincirc_fifo 0 22 UYTYG;=nQg1dXRlA7fOD11
!i122 12615
l45
L32 105
Vb7JT9oT8Y=DI26HQI:[250
!s100 h>3e140e:N1QYJUI^>DkS2
R8
33
R32
!i10b 1
R33
R34
R35
!i113 1
R13
R14
Eanalyzincirc_top
Z36 w1710768279
R2
R3
R4
!i122 12616
R5
Z37 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_Top.vhd
Z38 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_Top.vhd
l0
L6 1
Vl>8@C>=Eg3ld:OWVd?=i40
!s100 b06:aeCGf2l5?@nIbDcZ@3
R8
33
Z39 !s110 1711203263
!i10b 1
Z40 !s108 1711203263.000000
Z41 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_Top.vhd|
Z42 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_Top.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 16 analyzincirc_top 0 22 l>8@C>=Eg3ld:OWVd?=i40
!i122 12616
l128
L33 207
V;XW28eO]N4W0i;WjRe7<G2
!s100 lOdTz8z>zZhm^hVCQLRW^1
R8
33
R39
!i10b 1
R40
R41
R42
!i113 1
R13
R14
Eclock_controller
Z43 w1715707545
R2
R3
R4
!i122 15498
R5
Z44 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Clock_Controller.vhd
Z45 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Clock_Controller.vhd
l0
L6 1
V0cnInOokO4H0<a[SmRHmc1
!s100 <^N>lREJc;z4GYi??6=5Q1
R8
33
Z46 !s110 1715763772
!i10b 1
Z47 !s108 1715763772.000000
Z48 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Clock_Controller.vhd|
Z49 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Clock_Controller.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 16 clock_controller 0 22 0cnInOokO4H0<a[SmRHmc1
!i122 15498
l79
L38 242
VLEMblc`9US?Zh`]XLjYZU1
!s100 @i?f0K<^DdO?n3MZOhb_h1
R8
33
R46
!i10b 1
R47
R48
R49
!i113 1
R13
R14
vClock_Reset
Z50 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z51 !s110 1715763774
!i10b 1
!s100 m:EUnVS3oV6]V@f5k6FQW1
I]3ae2VE?KC[@mgjW=;?`E0
S1
R5
w1715763043
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Clock_Reset/Clock_Reset.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Clock_Reset/Clock_Reset.v
!i122 15517
L0 9 318
Z52 VDg1SIo80bB@j0V0VzS_@n1
Z53 OW;L;2021.3;73
r1
!s85 0
31
Z54 !s108 1715763774.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Clock_Reset/Clock_Reset.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Clock_Reset/Clock_Reset.v|
!s101 -O0
!i113 1
Z55 o-sv -work presynth -O0
R14
n@clock_@reset
Eclock_switch
Z56 w1715763744
R2
R3
R4
!i122 15500
R5
Z57 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Clock_Switch.vhd
Z58 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Clock_Switch.vhd
l0
L6 1
VSK^3[MQ>g[OJbcoM7[cXB1
!s100 @k[LBTjGY4VmVaa0kSSKn1
R8
33
R46
!i10b 1
R47
Z59 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Clock_Switch.vhd|
Z60 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Clock_Switch.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 12 clock_switch 0 22 SK^3[MQ>g[OJbcoM7[cXB1
!i122 15500
l69
L33 246
VIGhoS9EEbIOb]VWN3E42`0
!s100 C35L6iS=>:hHOOZ?RnZz=1
R8
33
R46
!i10b 1
R47
R59
R60
!i113 1
R13
R14
Pcmd_table
R3
R4
!i122 15518
w1715692469
R5
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd
l0
L4 1
V0;Le0W7gPeK7][;jjIj]F3
!s100 ==R2@nRDEVABI[6=^CM5Z3
R8
33
R51
!i10b 1
R54
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd|
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd|
!i113 1
R13
R14
Pcmd_table_trigger
R3
R4
!i122 15519
Z61 w1715681171
R5
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd
l0
L4 1
VHaTY^;=i_Sd3zDcR95Bi92
!s100 jCA?fg<z_>iFPnG:0G=TC3
R8
33
R51
!i10b 1
R54
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd|
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd|
!i113 1
R13
R14
Ecommunication_builder
Z62 w1714210485
Z63 DPx4 work 9 cmd_table 0 22 ;G5d@<`51H4LBPUoT6?@]2
R2
R3
R4
!i122 15347
R5
Z64 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd
Z65 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd
l0
L8 1
VMfSXFWVRT6nZ>Toe;zZ_[1
!s100 cVhJUEi__dl6P[MNZ31Fg3
R8
33
Z66 !s110 1715344174
!i10b 1
Z67 !s108 1715344173.000000
Z68 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd|
Z69 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd|
!i113 1
R13
R14
Artl
R63
R2
R3
R4
DEx4 work 21 communication_builder 0 22 MfSXFWVRT6nZ>Toe;zZ_[1
!i122 15347
l145
L45 986
VDa>Pdf414ZDPNCeTe99k40
!s100 M_oV^4o`ERkBFR6i<F=c[0
R8
33
R66
!i10b 1
R67
R68
R69
!i113 1
R13
R14
Ecommunication_tx_arbiter2
Z70 w1695189206
R2
R3
R4
!i122 15334
R5
Z71 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd
Z72 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd
l0
L6 1
V9I]D;[n8kAMQRgibiB?GH3
!s100 H7gMYmGnf5;coW`=FEO8<1
R8
33
Z73 !s110 1715344171
!i10b 1
Z74 !s108 1715344170.000000
Z75 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd|
Z76 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 25 communication_tx_arbiter2 0 22 9I]D;[n8kAMQRgibiB?GH3
!i122 15334
l37
L31 150
V9NZc6U`ZRGA`O`MafmB4`1
!s100 E_76^EN[k52a6LI6KA>DE2
R8
33
R73
!i10b 1
R74
R75
R76
!i113 1
R13
R14
vCOREFIFO_C0
R50
Z77 !s110 1675888287
!i10b 1
!s100 k:b2nj`n;E81CbXPjlTU;3
I@]@ZNDX;MKRziMo5o7aGW2
S1
R0
Z78 w1675878073
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v
!i122 121
Z79 L0 49 129
R52
R53
r1
!s85 0
31
Z80 !s108 1675888287.000000
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c0
vCOREFIFO_C0_COREFIFO_C0_0_COREFIFO
R50
R77
!i10b 1
!s100 >T>Zz]IeA3KaVbNQzPa>V3
I_h@7gaMC?U<J7dJBW^ii:1
S1
R0
R78
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
!i122 120
Z81 L0 29 1457
R52
R53
r1
!s85 0
31
R80
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_async
R50
R77
!i10b 1
!s100 dSlzkJD?n5SAOVg0iOmAe2
Iimi9in_H;G>Q`ok_A=LAL3
S1
R0
R78
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
!i122 114
Z82 L0 28 1306
R52
R53
r1
!s85 0
31
R80
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_async
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_fwft
R50
R77
!i10b 1
!s100 n3BT:DC6a:j2giV==^Tab1
IIf^0TWjgW3XE=]86W;FRC3
S1
R0
R78
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
!i122 116
Z83 L0 28 348
R52
R53
r1
!s85 0
31
R80
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_fwft
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv
R50
R77
!i10b 1
!s100 3h]fiz91chdJSWFl[URTH3
I<ZM14Yke>1Gm:@C6H[@143
S1
R0
R78
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 113
Z84 L0 29 51
R52
R53
r1
!s85 0
31
Z85 !s108 1675888286.000000
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_gray@to@bin@conv
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync
R50
!s110 1675888286
!i10b 1
!s100 8bKVcX4X>F`CMaL1hdUIT0
Ig^gh4Gcz0f?``;[=597Kk1
S1
R0
R78
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 112
Z86 L0 29 69
R52
R53
r1
!s85 0
31
R85
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_@nstages@sync
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_sync
R50
R77
!i10b 1
!s100 iJaR4m8VZZ]dCWNR4FVO@3
IMI981D^0mI^7zZWhTaJei3
S1
R0
R78
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
!i122 115
Z87 L0 28 837
R52
R53
r1
!s85 0
31
R80
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_sync
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr
R50
R77
!i10b 1
!s100 l^Jz]Jimj[:mTPJmT?jeO2
IO`:VPC<=M8XTj]gLFo44H0
S1
R0
R78
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 117
Z88 L0 28 633
R52
R53
r1
!s85 0
31
R80
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_sync_scntr
vCOREFIFO_C0_COREFIFO_C0_0_LSRAM_top
R50
R77
!i10b 1
!s100 fYJ`VWEoeZ[PihLU0S[J91
IZ<iO=QmMY=lAZoGE>l<4g2
S1
R0
R78
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v
!i122 118
Z89 L0 5 83
R52
R53
r1
!s85 0
31
R80
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_@l@s@r@a@m_top
vCOREFIFO_C0_COREFIFO_C0_0_ram_wrapper
R50
R77
!i10b 1
!s100 aSV6J_bYK7o4Y`6f>EI^:3
I0;Qz5WfzlN[Kjl7A?83Y`1
S1
R0
R78
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v
!i122 119
Z90 L0 4 61
R52
R53
r1
!s85 0
31
R80
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_ram_wrapper
vCOREFIFO_C10
R50
Z91 !s110 1715344173
!i10b 1
!s100 i8;ojH;MeWAbcC=g7DU;z3
Io<MS?m>eQ0g=0;43ifbR92
S1
R5
Z92 w1707917262
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v
!i122 15346
Z93 L0 49 141
R52
R53
r1
!s85 0
31
R67
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c10
vCOREFIFO_C10_COREFIFO_C10_0_COREFIFO
R50
R91
!i10b 1
!s100 `blRZM@2`:JMCY=R1UN5E1
IEP?]CFYMoNNlLVZM6?I9[3
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v
!i122 15345
R81
R52
R53
r1
!s85 0
31
R67
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_async
R50
Z94 !s110 1715344172
!i10b 1
!s100 F2EmFMR@e?mDQE@FHFJQg3
IEf99IPB^7aGla6WJ1n=^B1
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v
!i122 15342
R82
R52
R53
r1
!s85 0
31
Z95 !s108 1715344172.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_async
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_fwft
R50
R73
!i10b 1
!s100 5:HA:TZ9YUIGBleZB=CQ`3
IIZSA4FcIDgBMGdJK[fXa]2
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v
!i122 15337
R83
R52
R53
r1
!s85 0
31
Z96 !s108 1715344171.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_fwft
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv
R50
R94
!i10b 1
!s100 V9Hc1_;2LWSGcYFcB:V780
I^hX61T@3fgcb7@b_P>gci2
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 15341
R84
R52
R53
r1
!s85 0
31
R95
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_gray@to@bin@conv
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync
R50
R94
!i10b 1
!s100 <;24lDn:Y2kzhL9>CbhW03
IJIm>5Y4a@CLCMGb5<_9=21
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 15340
R86
R52
R53
r1
!s85 0
31
R95
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_@nstages@sync
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_sync
R50
R94
!i10b 1
!s100 dWS3O6]NTJhc<ZAUCEK8V0
IBR>2>BilhO2O>g7g@hjfA0
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v
!i122 15339
R87
R52
R53
r1
!s85 0
31
R95
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_sync
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_sync_scntr
R50
R94
!i10b 1
!s100 >^T<cC_g:GiQiOeYfjB7`3
IG?mXY9W?l7j56kmKSdCaD0
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 15338
R88
R52
R53
r1
!s85 0
31
R96
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_sync_scntr
vCOREFIFO_C10_COREFIFO_C10_0_LSRAM_top
R50
R91
!i10b 1
!s100 2GO7T5CGigOUnTWa645o[2
IhH89<P9_d=o7:7`gPn]9n3
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v
!i122 15343
R89
R52
R53
r1
!s85 0
31
R95
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_@l@s@r@a@m_top
vCOREFIFO_C10_COREFIFO_C10_0_ram_wrapper
R50
R91
!i10b 1
!s100 4gIe:z[n`g3mXABh4zaFm2
Ih:E21z:li7L7B=^1_o<;73
S1
R5
w1707917261
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v
!i122 15344
Z97 L0 4 62
R52
R53
r1
!s85 0
31
R67
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_ram_wrapper
vCOREFIFO_C11
R50
Z98 !s110 1694693667
!i10b 1
!s100 R@5Fi6^LMIjcUio51=ORH2
I3Un]7?UAoGDzQ<3mKcVgH3
S1
R5
Z99 w1692603264
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v
!i122 7526
R79
R52
R53
r1
!s85 0
31
Z100 !s108 1694693667.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c11
vCOREFIFO_C11_COREFIFO_C11_0_COREFIFO
R50
R98
!i10b 1
!s100 ;alzkL_Hlf8gCJQhEC3W<1
I`S3En:3z_W=_]^I;=SF0z3
S1
R5
R99
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v
!i122 7525
R81
R52
R53
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_async
R50
R98
!i10b 1
!s100 j1EWkn7nn8Q@GiGlT3W4H2
IBZ:]d8zjiPMgUF_ngIPaF3
S1
R5
R99
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v
!i122 7519
R82
R52
R53
r1
!s85 0
31
Z101 !s108 1694693666.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_async
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_fwft
R50
R98
!i10b 1
!s100 fDUO=oAa3Bbi3z4ZAIQ7U0
I1UN7HILlG]6R_7BY^AK?F2
S1
R5
R99
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v
!i122 7521
R83
R52
R53
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_fwft
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_grayToBinConv
R50
Z102 !s110 1694693666
!i10b 1
!s100 Zj]]7@^GMnj2WQWk@WJRS3
IOfZPPi<<C?;a06c<JI7nU0
S1
R5
R99
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7518
R84
R52
R53
r1
!s85 0
31
R101
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_gray@to@bin@conv
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_NstagesSync
R50
R102
!i10b 1
!s100 C56bR?IIzQ>1KWC6[1W8N2
IlNZNYCb0]33jnogmRncXL1
S1
R5
R99
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7517
R86
R52
R53
r1
!s85 0
31
R101
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_@nstages@sync
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_sync
R50
R98
!i10b 1
!s100 R^6bUOG]f<c46NKfKn`NE3
IPJ9cj[1TU>QT_=60nJSD13
S1
R5
R99
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v
!i122 7520
R87
R52
R53
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_sync
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr
R50
R98
!i10b 1
!s100 :UT]K5K?EN8V=k16JiHCK3
I0XVz]Ei4mh?;5CeGgP=zR3
S1
R5
R99
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7522
R88
R52
R53
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_sync_scntr
vCOREFIFO_C11_COREFIFO_C11_0_LSRAM_top
R50
R98
!i10b 1
!s100 _EPe^2]Je8=`Tn:7J<XGU0
IS`a`Sz>2CnOH=Pf_l:ee40
S1
R5
R99
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v
!i122 7523
R89
R52
R53
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_@l@s@r@a@m_top
vCOREFIFO_C11_COREFIFO_C11_0_ram_wrapper
R50
R98
!i10b 1
!s100 JzP;67zNdONJZUH_I@4zJ2
IfiWYVEcN:3?]]Kd`188Z>3
S1
R5
w1692603263
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v
!i122 7524
R90
R52
R53
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_ram_wrapper
vCOREFIFO_C12
R50
!s110 1711204212
!i10b 1
!s100 6K0i>AWH;Ua40dhckA;DF1
I<1N3bB?hjYUh^3GUm?VUI3
S1
R5
w1707505367
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v
!i122 12691
Z103 L0 49 135
R52
R53
r1
!s85 0
31
!s108 1711204211.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v|
!s101 -O0
!i113 1
R55
Z104 !s92 +incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core -sv -work presynth -O0
R14
n@c@o@r@e@f@i@f@o_@c12
vCOREFIFO_C12_COREFIFO_C12_0_COREFIFO
R50
!s110 1711204211
!i10b 1
!s100 2Dk7bPo5m<dJSe<PUlO482
I5FZQIY1]3TD00bZPIYF0e2
S1
R5
Z105 w1707505366
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v
!i122 12690
R81
R52
R53
r1
!s85 0
31
!s108 1711204210.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_async
R50
!s110 1711204207
!i10b 1
!s100 <JSLZCA;X]i1njfFMEGOb2
IPZ@bP:7CeW?lSe^hb^J3S1
S1
R5
R105
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v
!i122 12686
R82
R52
R53
r1
!s85 0
31
!s108 1711204206.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_async
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_fwft
R50
!s110 1711204208
!i10b 1
!s100 XZR_GmJk=bM^eQDfQWHdK1
IM1;h2dD<<[c5Z22`G=f[l2
S1
R5
R105
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v
!i122 12687
R83
R52
R53
r1
!s85 0
31
!s108 1711204207.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_fwft
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv
R50
!s110 1711204206
!i10b 1
!s100 I;WjUd<ZL]ISoL35K6Kdi0
InBBl9i2QiD8kGChGYO:Ye1
S1
R5
R105
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 12685
R84
R52
R53
r1
!s85 0
31
!s108 1711204205.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_gray@to@bin@conv
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync
R50
!s110 1711204205
!i10b 1
!s100 0:HZn35UYV@J`EU9<OL]C2
I6LY816O[MY6PdUE5M:J7X0
S1
R5
R105
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 12684
R86
R52
R53
r1
!s85 0
31
!s108 1711204204.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_@nstages@sync
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_sync
R50
!s110 1711204204
!i10b 1
!s100 GTX:Dfc:QZC]TmTA84=IK1
I0PPA;mokL`Unldg@SdH^b2
S1
R5
R105
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v
!i122 12683
R87
R52
R53
r1
!s85 0
31
!s108 1711204203.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_sync
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_sync_scntr
R50
!s110 1711204202
!i10b 1
!s100 6VO:3i5z>:1We2]PRZWDe3
IS24R=R9A3Dcb^Q;KKke5[2
S1
R5
R105
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 12682
R88
R52
R53
r1
!s85 0
31
!s108 1711204202.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_sync_scntr
vCOREFIFO_C12_COREFIFO_C12_0_LSRAM_top
R50
!s110 1711204209
!i10b 1
!s100 CdGP3nj>P`?88jnBTmOZ^0
IX]@4nXj?]RIHA26QUU^eh1
S1
R5
R105
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v
!i122 12688
L0 5 90
R52
R53
r1
!s85 0
31
!s108 1711204208.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_@l@s@r@a@m_top
vCOREFIFO_C12_COREFIFO_C12_0_ram_wrapper
R50
!s110 1711204210
!i10b 1
!s100 FW2LL11K151JU`B=M5lFz1
I:7NC6MFNcmhSh:XNHTfbH0
S1
R5
R105
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v
!i122 12689
R97
R52
R53
r1
!s85 0
31
!s108 1711204209.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_ram_wrapper
vCOREFIFO_C13
R50
!s110 1711204224
!i10b 1
!s100 >`onbb0JhPfjXYVXbBh0Y1
IlGhNCC6K0Y85J2IEk4H[53
S1
R5
Z106 w1707505413
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v
!i122 12701
R103
R52
R53
r1
!s85 0
31
!s108 1711204223.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c13
vCOREFIFO_C13_COREFIFO_C13_0_COREFIFO
R50
!s110 1711204223
!i10b 1
!s100 j`=6Y6ZTZaLI16Pb84z4;0
InLoB4kU4WUQ_DTAGj`_j81
S1
R5
R106
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v
!i122 12700
R81
R52
R53
r1
!s85 0
31
!s108 1711204222.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_async
R50
!s110 1711204219
!i10b 1
!s100 ClIEG8;:zj>eB1ZONfd<Q3
Il`4UWlPA<aYaa?7_QkLHk0
S1
R5
R106
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v
!i122 12696
R82
R52
R53
r1
!s85 0
31
!s108 1711204218.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_async
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_fwft
R50
!s110 1711204220
!i10b 1
!s100 Zf6EBBzhB4:o=i:N2Y[3`0
IhPbdD`9]CRO=kS2Ah;Z873
S1
R5
R106
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v
!i122 12697
R83
R52
R53
r1
!s85 0
31
!s108 1711204219.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_fwft
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv
R50
!s110 1711204218
!i10b 1
!s100 =d9CAW2L7^9nTJMXo6kIn3
IQaHdjm;c3S1>YAPaXRSJX3
S1
R5
R106
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 12695
R84
R52
R53
r1
!s85 0
31
!s108 1711204217.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_gray@to@bin@conv
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync
R50
!s110 1711204217
!i10b 1
!s100 kCa3?ED@kJA`6lTk>4CS21
I6o=I;mi0UjS4RIHK3WfNR3
S1
R5
R106
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 12694
R86
R52
R53
r1
!s85 0
31
!s108 1711204215.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_@nstages@sync
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_sync
R50
!s110 1711204215
!i10b 1
!s100 Fz`X[PdDdP^=6UBdia?8g2
Ib0MX3RA>VFPkiM8j4LKCH0
S1
R5
R106
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v
!i122 12693
R87
R52
R53
r1
!s85 0
31
!s108 1711204214.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_sync
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_sync_scntr
R50
!s110 1711204213
!i10b 1
!s100 B29bKNKd^E_zm3?<39^Zd0
I^aBOC^bK;l9_TD?Li42VB3
S1
R5
R106
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 12692
R88
R52
R53
r1
!s85 0
31
!s108 1711204213.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_sync_scntr
vCOREFIFO_C13_COREFIFO_C13_0_LSRAM_top
R50
!s110 1711204221
!i10b 1
!s100 cZzJPXYU^8aDj0SfILQd62
IU:=RYA2NYlGkSNcg90`lh3
S1
R5
R106
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v
!i122 12698
L0 5 54
R52
R53
r1
!s85 0
31
!s108 1711204220.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_@l@s@r@a@m_top
vCOREFIFO_C13_COREFIFO_C13_0_ram_wrapper
R50
!s110 1711204222
!i10b 1
!s100 [9PlVNVGCcj@REA7NnQKP2
IYXk0f_8c;5Y@GcKMg;0L[2
S1
R5
R106
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v
!i122 12699
R97
R52
R53
r1
!s85 0
31
!s108 1711204221.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_ram_wrapper
vCOREFIFO_C4
R50
Z107 !s110 1715344178
!i10b 1
!s100 6QBb9`;PY37BAcDf<H?8]0
I1:n50LQ=LVeKeQAbD;BH@0
S1
R5
Z108 w1708082059
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v
!i122 15366
R103
R52
R53
r1
!s85 0
31
Z109 !s108 1715344178.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c4
vCOREFIFO_C4_COREFIFO_C4_0_COREFIFO
R50
R107
!i10b 1
!s100 6Vk:nAT92NneC`Al^@Z6F2
IiHFM4iTCZT6AG[KK[LYLC0
S1
R5
Z110 w1708081055
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v
!i122 15365
R81
R52
R53
r1
!s85 0
31
Z111 !s108 1715344177.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_async
R50
Z112 !s110 1715344176
!i10b 1
!s100 :9A7HZBM@?9>Pd4n_1EDF1
Ij<N[C[^hXE_QHFH7THBW[2
S1
R5
R110
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v
!i122 15359
R82
R52
R53
r1
!s85 0
31
Z113 !s108 1715344176.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_async
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_fwft
R50
Z114 !s110 1715344177
!i10b 1
!s100 ZOkY5R[8^_TH>NFUSa:O[1
If8N:<k?:h6^GjE^YNj;4z1
S1
R5
R110
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v
!i122 15361
R83
R52
R53
r1
!s85 0
31
R111
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_fwft
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_grayToBinConv
R50
R112
!i10b 1
!s100 A<z@;Y<CA0FVC2VnYScgK3
I;S[Hc8GhnP1T?H0jCK`hV3
S1
R5
R110
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 15358
R84
R52
R53
r1
!s85 0
31
R113
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_gray@to@bin@conv
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_NstagesSync
R50
R112
!i10b 1
!s100 FC?l0D8QZJjeSh`oHGRUD0
I:QS[nMhZH5=lT1IW`1Qf50
S1
R5
R110
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 15357
R86
R52
R53
r1
!s85 0
31
R113
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_@nstages@sync
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_sync
R50
R112
!i10b 1
!s100 9ZKzZ<8DBkB0XXmDlng9R3
Ijj=k5eTk8Ab`:AX`eji_81
S1
R5
R110
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v
!i122 15360
R87
R52
R53
r1
!s85 0
31
R113
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_sync
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr
R50
R114
!i10b 1
!s100 V32Rz;zIhE1X]c_SZ@3a53
IOd8>hji0UaUciOe@f4^kH3
S1
R5
R110
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 15362
R88
R52
R53
r1
!s85 0
31
R111
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_sync_scntr
vCOREFIFO_C4_COREFIFO_C4_0_LSRAM_top
R50
R114
!i10b 1
!s100 9gMCM>Pb]od3M83nAfAZa0
Ido2ZE1k@MHFdled249oO63
S1
R5
R108
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v
!i122 15363
L0 5 433
R52
R53
r1
!s85 0
31
R111
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_@l@s@r@a@m_top
vCOREFIFO_C4_COREFIFO_C4_0_ram_wrapper
R50
R114
!i10b 1
!s100 _`D?RefX;`;A4df;>Oei53
ITKZlfCk3Ne82NSc>F__Kk2
S1
R5
w1708081054
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v
!i122 15364
R90
R52
R53
r1
!s85 0
31
R111
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_ram_wrapper
vCOREFIFO_C5
R50
Z115 !s110 1715344182
!i10b 1
!s100 KP:3AclJ94HN@;gh7O3<K3
I^5@5N>K6^^zWj2E7n_Z^W2
S1
R5
Z116 w1713349559
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v
!i122 15383
R93
R52
R53
r1
!s85 0
31
Z117 !s108 1715344182.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c5
vCOREFIFO_C5_COREFIFO_C5_0_COREFIFO
R50
R115
!i10b 1
!s100 QUh`UXHk8A^MC@?B4e?KA1
Idi_X0C?Ibl2lPHVLc]8[83
S1
R5
R116
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v
!i122 15382
R81
R52
R53
r1
!s85 0
31
Z118 !s108 1715344181.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_async
R50
Z119 !s110 1715344180
!i10b 1
!s100 m?O>eVSa8c7HQ@dQ`c@AE3
I6]>9h>VRR]HCheG<P3cOn2
S1
R5
R116
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v
!i122 15376
R82
R52
R53
r1
!s85 0
31
Z120 !s108 1715344180.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_async
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_fwft
R50
Z121 !s110 1715344181
!i10b 1
!s100 ;Io15WNWYI:g9OQim=O@l2
I=L=Cz=iGeELOG96d@iVeV1
S1
R5
R116
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v
!i122 15378
R83
R52
R53
r1
!s85 0
31
R118
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_fwft
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_grayToBinConv
R50
R119
!i10b 1
!s100 93KPzYaf@iBM_bdLTb9BN2
I743A;kfV>W8:oOFmY:_1:1
S1
R5
R116
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 15375
R84
R52
R53
r1
!s85 0
31
R120
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_gray@to@bin@conv
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_NstagesSync
R50
R119
!i10b 1
!s100 B[cR0eR]hZg1EK<jzKO0A1
I=nTiJ>>jZgW`9lz==>YLJ0
S1
R5
R116
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 15374
R86
R52
R53
r1
!s85 0
31
R120
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_@nstages@sync
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_sync
R50
R121
!i10b 1
!s100 15b?KbIHnT5aFjP1X3DPd0
I1I5V19RcRWQn;JA3@F?`K2
S1
R5
R116
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v
!i122 15377
R87
R52
R53
r1
!s85 0
31
R120
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_sync
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr
R50
R121
!i10b 1
!s100 Jg_]T4eBIkOSb>0[5_d2G0
I>PGMBhoedMb9Ka::Q4kc00
S1
R5
R116
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 15379
R88
R52
R53
r1
!s85 0
31
R118
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_sync_scntr
vCOREFIFO_C5_COREFIFO_C5_0_LSRAM_top
R50
R121
!i10b 1
!s100 zf6Ea0F:cWf55<PNA]K<@3
Ig0F=d5K<QhP8VlCX>L`<=0
S1
R5
R116
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v
!i122 15380
L0 5 485
R52
R53
r1
!s85 0
31
R118
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_@l@s@r@a@m_top
vCOREFIFO_C5_COREFIFO_C5_0_ram_wrapper
R50
R121
!i10b 1
!s100 DjX_l:Ck<=z35OB[42Bi63
IR<jcSWi8?JKiX@68hI<R22
S1
R5
R116
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v
!i122 15381
R90
R52
R53
r1
!s85 0
31
R118
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_ram_wrapper
vCOREFIFO_C7
R50
Z122 !s110 1694693668
!i10b 1
!s100 Ckd8kbVZ;1S^:7<9Mzn>:3
II]__iJI@iNf1UPom@>QNa1
S1
R5
Z123 w1692180494
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v
!i122 7536
R93
R52
R53
r1
!s85 0
31
Z124 !s108 1694693668.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c7
vCOREFIFO_C7_COREFIFO_C7_0_COREFIFO
R50
R122
!i10b 1
!s100 Y7zkzPEQVPH;Zc]LP6<nk2
I0DFS6HiGFZB49K>zLii3Z1
S1
R5
R123
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v
!i122 7535
R81
R52
R53
r1
!s85 0
31
R124
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_async
R50
R122
!i10b 1
!s100 Ik3OAXf>>596JL5UbOYAc2
IOGRUH>noWa^Xj77CeIMCe1
S1
R5
R123
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v
!i122 7531
R82
R52
R53
r1
!s85 0
31
R124
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_async
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_fwft
R50
R122
!i10b 1
!s100 3CPZTlOlk1b4gCNK^UkcG2
I1?1Y;0f9i75a27PZHL2B73
S1
R5
R123
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v
!i122 7532
R83
R52
R53
r1
!s85 0
31
R124
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_fwft
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv
R50
R122
!i10b 1
!s100 31mRe<QoMaY9XkPPbGRh>0
IX2XgHA_8^5E3X8YfNQ7Z]1
S1
R5
R123
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7530
R84
R52
R53
r1
!s85 0
31
R124
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_gray@to@bin@conv
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync
R50
R122
!i10b 1
!s100 EVfk=8CBB5ANbnBMmkXQT2
IQf9d3RUL72oHO]QRYlVEC0
S1
R5
R123
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7529
R86
R52
R53
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_@nstages@sync
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_sync
R50
R98
!i10b 1
!s100 ^:Vm:;=55AM>Zf^KNJD`03
IVT`Z72VJVCND[jjF;k[9c3
S1
R5
R123
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v
!i122 7528
R87
R52
R53
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_sync
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_sync_scntr
R50
R98
!i10b 1
!s100 45Z:ZBjMT2C_nZ=EbO:<Z3
I?dmKXN1^1VjHEL9[LnkG`0
S1
R5
R123
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7527
R88
R52
R53
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_sync_scntr
vCOREFIFO_C7_COREFIFO_C7_0_LSRAM_top
R50
R122
!i10b 1
!s100 V;Gz@zZM[eTTaB26UezKS1
I9GXD]V<[aOch^GRN]PJN31
S1
R5
R123
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v
!i122 7533
L0 5 85
R52
R53
r1
!s85 0
31
R124
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_@l@s@r@a@m_top
vCOREFIFO_C7_COREFIFO_C7_0_ram_wrapper
R50
R122
!i10b 1
!s100 dhLZNM^GPRP?LT[2d2gd_1
Imo6SNPKNBb8?1Bf3fCb4C0
S1
R5
w1692180493
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v
!i122 7534
R97
R52
R53
r1
!s85 0
31
R124
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_ram_wrapper
vCOREFIFO_C8
R50
Z125 !s110 1694693669
!i10b 1
!s100 ?mM9P[alb9VjMeZfke8>L1
I3WllY^8iab]_W8>ATE29g2
S1
R5
Z126 w1692944646
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v
!i122 7546
L0 49 147
R52
R53
r1
!s85 0
31
Z127 !s108 1694693669.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c8
vCOREFIFO_C8_COREFIFO_C8_0_COREFIFO
R50
R125
!i10b 1
!s100 z=Gc9h?3ZbjKcR<2I?G]P1
IIKVa?1M^?];H8UfUL@YSH1
S1
R5
R126
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v
!i122 7545
R81
R52
R53
r1
!s85 0
31
R127
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_async
R50
R125
!i10b 1
!s100 JCEc`c?AOX4gW4m`QeG2V0
IM>nPRZBb1?4eFLf93ghR;1
S1
R5
R126
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v
!i122 7542
R82
R52
R53
r1
!s85 0
31
R127
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_async
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_fwft
R50
R122
!i10b 1
!s100 zEez3XTnYEFPMo<cn[4=n3
IoMmJhh_T71k6<l36DIJ6^2
S1
R5
R126
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v
!i122 7537
R83
R52
R53
r1
!s85 0
31
R124
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_fwft
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv
R50
R125
!i10b 1
!s100 8Ogz;HW0Nm2VnK9chj8bz1
I1BG7IQmV=oYQARKgli;8N3
S1
R5
R126
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7541
R84
R52
R53
r1
!s85 0
31
R127
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_gray@to@bin@conv
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync
R50
R125
!i10b 1
!s100 eKUWomINCR;GN>5D]l@2I3
IRA92SGDBmS@X4SCSQEUD<2
S1
R5
R126
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7540
R86
R52
R53
r1
!s85 0
31
R127
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_@nstages@sync
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_sync
R50
R122
!i10b 1
!s100 cMk1O`1Mc7h9m6N_FE>O]0
I2n_j^4gXZNkdF=i8SEd=X0
S1
R5
R126
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v
!i122 7539
R87
R52
R53
r1
!s85 0
31
R124
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_sync
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_sync_scntr
R50
R122
!i10b 1
!s100 IHh8ifaK0f9hkbCe2N<?l0
In=[OB4^H@GFTASeX?S4lF3
S1
R5
R126
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7538
R88
R52
R53
r1
!s85 0
31
R124
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_sync_scntr
vCOREFIFO_C8_COREFIFO_C8_0_LSRAM_top
R50
R125
!i10b 1
!s100 FAHH^l[OHQYhz4=<PGUdi1
IfjX3`5JO9<W@R8TOn:GAP3
S1
R5
R126
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v
!i122 7543
L0 5 538
R52
R53
r1
!s85 0
31
R127
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_@l@s@r@a@m_top
vCOREFIFO_C8_COREFIFO_C8_0_ram_wrapper
R50
R125
!i10b 1
!s100 <Dn29R3V4lAg2Bjf;5Yk`2
I<UH?`B0>NQdm[^K=32d^J2
S1
R5
R126
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v
!i122 7544
R97
R52
R53
r1
!s85 0
31
R127
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_ram_wrapper
vCOREFIFO_Ctest
R50
Z128 !s110 1694693671
!i10b 1
!s100 CmX_Veh_Cc:FDdzg3KU4_1
IMYILUj<T_G=[PRQa?KHD90
S1
R5
Z129 w1692779268
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v
!i122 7561
R103
R52
R53
r1
!s85 0
31
Z130 !s108 1694693671.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@ctest
vCOREFIFO_Ctest_COREFIFO_Ctest_0_COREFIFO
R50
R128
!i10b 1
!s100 >zCmN7EBL?H;;<ohZ7FCD2
I?M2DGOo^Z@AHVLXYSZkk70
S1
R5
R129
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v
!i122 7560
R81
R52
R53
r1
!s85 0
31
Z131 !s108 1694693670.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_@c@o@r@e@f@i@f@o
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_async
R50
Z132 !s110 1694693670
!i10b 1
!s100 cfGmKcL@mQjQKV3_Cg2k]3
I`>mBW>ma2E8c_aS;Q1bGX3
S1
R5
R129
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v
!i122 7557
R82
R52
R53
r1
!s85 0
31
R131
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_async
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_fwft
R50
R132
!i10b 1
!s100 :ScFjPRPDTilezR[kTobX2
I65YXmn?jDXZJR4I`>mMTB2
S1
R5
R129
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v
!i122 7552
R83
R52
R53
r1
!s85 0
31
R131
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_fwft
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_grayToBinConv
R50
R132
!i10b 1
!s100 dneidYRDP7_CbB=^:;dzB2
IF_R?9oWL99C6HBAzjeM=h1
S1
R5
R129
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7556
R84
R52
R53
r1
!s85 0
31
R131
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_gray@to@bin@conv
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_NstagesSync
R50
R132
!i10b 1
!s100 3<md910;W1IWzDJPnei:53
IBAe=WizbE^;9BZ@[DIWF61
S1
R5
R129
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7555
R86
R52
R53
r1
!s85 0
31
R131
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_@nstages@sync
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_sync
R50
R132
!i10b 1
!s100 4X2Ig;:Sf_zB`=A6;0E?j1
IgOD0mSkhk@^OnJ6l@HUk@1
S1
R5
R129
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v
!i122 7554
R87
R52
R53
r1
!s85 0
31
R131
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_sync
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_sync_scntr
R50
R132
!i10b 1
!s100 m3BT8AS>]UOLzc`@eKd`D1
Ie8zBS?m];NfbA;]A8=FSY1
S1
R5
R129
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7553
R88
R52
R53
r1
!s85 0
31
R131
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_sync_scntr
vCOREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top
R50
R132
!i10b 1
!s100 YKWKl9JElXLKBYNBjGKD>0
I4OBi0no:OeIY89dXNdE:=2
S1
R5
R129
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v
!i122 7558
L0 5 60
R52
R53
r1
!s85 0
31
R131
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_@l@s@r@a@m_top
vCOREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper
R50
R132
!i10b 1
!s100 E[B<=70=R33;i:aU?MNcT0
IZ4cIBEW:OMJLO_fa`?bMd2
S1
R5
w1692779267
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v
!i122 7559
R97
R52
R53
r1
!s85 0
31
R131
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_ram_wrapper
vCORELANEMSTR
R50
!s110 1711204246
!i10b 1
!s100 _6@jI0Y>RnebS75gX;VT]0
I<C8j2m]i:>G@CYd_?<:kQ1
S1
R5
Z133 w1690191645
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTR.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTR.v
!i122 12719
L0 62 169
R52
R53
r1
!s85 0
31
!s108 1711204245.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTR.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTR.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@l@a@n@e@m@s@t@r
vCORELANEMSTRmode0
R50
!s110 1711204238
!i10b 1
!s100 ?:e<NGRWgjD4dEj4iofbI0
IoVT24h]_U@jkPH8zB]?Ld3
S1
R5
R133
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode0.v
Z134 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/request_code.v
!i122 12716
L0 59 297
R52
R53
r1
!s85 0
31
Z135 !s108 1711204237.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/request_code.v|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode0.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode0.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@l@a@n@e@m@s@t@rmode0
vCORELANEMSTRmode1
R50
!s110 1711204240
!i10b 1
!s100 hkWMO^75iejX1mM4IDh`a3
IAMMz`C>:]NUz;lHUc`o?h3
S1
R5
R133
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode1.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode1.v
R134
!i122 12717
L0 66 495
R52
R53
r1
!s85 0
31
!s108 1711204238.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/request_code.v|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode1.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode1.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@l@a@n@e@m@s@t@rmode1
vCORELANEMSTRmode2
R50
!s110 1711204245
!i10b 1
!s100 Da[c3nOSTOYR`b8dYI>8Z1
I[HIIM5<]`Cd]TDU_OL:Dk3
S1
R5
R133
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode2.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode2.v
R134
!i122 12718
L0 38 232
R52
R53
r1
!s85 0
31
!s108 1711204241.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/request_code.v|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode2.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode2.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@l@a@n@e@m@s@t@rmode2
vCORELCKMGT
R50
!s110 1711204227
!i10b 1
!s100 B884DIEe7WM`<7o=MTdWc3
IeWoOLfX4Chl=G:[KBo:8P1
S1
R5
R133
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELCKMGT/2.0.100/rtl/vlog/core/CORELCKMGT.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELCKMGT/2.0.100/rtl/vlog/core/CORELCKMGT.v
!i122 12704
L0 33 243
R52
R53
r1
!s85 0
31
!s108 1711204226.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELCKMGT/2.0.100/rtl/vlog/core/CORELCKMGT.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELCKMGT/2.0.100/rtl/vlog/core/CORELCKMGT.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@l@c@k@m@g@t
vCORERESET_PF_C0
R50
R46
!i10b 1
!s100 n[D4B@CFL>HTMi8MDc;UQ1
I6=Gn>WFmFC81VEzIoZSGd3
S1
R5
Z136 w1715681170
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0.v
!i122 15497
Z137 L0 21 78
R52
R53
r1
!s85 0
31
R47
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@r@e@s@e@t_@p@f_@c0
vCORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF
R50
!s110 1715763771
!i10b 1
!s100 [6R5[69?<caaoVNV[M8N?2
IoPA1>?CzdWR4AFm34m^@A0
S1
R5
R136
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0_0/core/corereset_pf.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0_0/core/corereset_pf.v
!i122 15496
Z138 L0 21 83
R52
R53
r1
!s85 0
31
!s108 1715763771.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0_0/core/corereset_pf.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0_0/core/corereset_pf.v|
!s101 -O0
!i113 1
R55
R14
n@c@o@r@e@r@e@s@e@t_@p@f_@c0_@c@o@r@e@r@e@s@e@t_@p@f_@c0_0_@c@o@r@e@r@e@s@e@t_@p@f
vCORERESET_PF_C2
R50
Z139 !s110 1703712279
!i10b 1
!s100 mWfSO6LjVDkB:85b9<W5H1
IlcLmbHe?boKIcO?V@]EkE3
S1
R5
Z140 w1693212663
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2.v
!i122 7981
R137
R52
R53
r1
!s85 0
31
Z141 !s108 1703712279.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@r@e@s@e@t_@p@f_@c2
vCORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF
R50
R139
!i10b 1
!s100 `Hb]BMK785z`M];ADMSeC1
I5lYCM5UzJZ2c`[YojJT6P1
S1
R5
R140
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2_0/core/corereset_pf.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2_0/core/corereset_pf.v
!i122 7980
R138
R52
R53
r1
!s85 0
31
R141
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2_0/core/corereset_pf.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2_0/core/corereset_pf.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@r@e@s@e@t_@p@f_@c2_@c@o@r@e@r@e@s@e@t_@p@f_@c2_0_@c@o@r@e@r@e@s@e@t_@p@f
vCORERFD
R50
Z142 !s110 1711204236
!i10b 1
!s100 Z>?c3z<iHj>HmALYN^Ti91
IP_=5K2JBfkZ4zE_A5gB:S1
S1
R5
Z143 w1690191646
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFD.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFD.v
!i122 12714
L0 30 162
R52
R53
r1
!s85 0
31
!s108 1711204236.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFD.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFD.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@r@f@d
vCORERFDbincnt
R50
!s110 1711204229
!i10b 1
!s100 S>IiA2YLJIgCA7kb919lU2
IVdEAMkLZ1innnAb1k[03:2
S1
R5
R143
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDbincnt.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDbincnt.v
!i122 12706
L0 26 57
R52
R53
r1
!s85 0
31
Z144 !s108 1711204228.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDbincnt.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDbincnt.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@r@f@dbincnt
vCORERFDfrqerrarb
R50
!s110 1711204231
!i10b 1
!s100 2S[ez07SddfJ@A=GDCBK91
IKR2LGjMm?0ggb>zDEMF7k0
S1
R5
R143
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDfrqerrarb.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDfrqerrarb.v
!i122 12708
L0 26 74
R52
R53
r1
!s85 0
31
!s108 1711204230.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDfrqerrarb.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDfrqerrarb.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@r@f@dfrqerrarb
vCORERFDgrycnt
R50
!s110 1711204228
!i10b 1
!s100 N3oFIe9aCWkIl?o1SldS61
IKDVRmZ3d2=]bcX5]k];j;3
S1
R5
R143
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDgrycnt.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDgrycnt.v
!i122 12705
L0 27 45
R52
R53
r1
!s85 0
31
R144
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDgrycnt.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDgrycnt.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@r@f@dgrycnt
vCORERFDplsgen
R50
!s110 1711204232
!i10b 1
!s100 B0Q7oXF5mn[HKizY>m8<R0
IUCXZD^Sj=RNB6gB;K?4>E1
S1
R5
R143
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDplsgen.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDplsgen.v
!i122 12709
L0 26 39
R52
R53
r1
!s85 0
31
!s108 1711204231.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDplsgen.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDplsgen.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@r@f@dplsgen
vCORERFDshcnt
R50
!s110 1711204233
!i10b 1
!s100 dI4;OLfXKFJEiDO03mCKK0
IQU_NaXbcjX:aATgXGFd6m1
S1
R5
R143
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDshcnt.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDshcnt.v
!i122 12710
L0 26 83
R52
R53
r1
!s85 0
31
!s108 1711204232.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDshcnt.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDshcnt.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@r@f@dshcnt
vCORERFDsicr
R50
R142
!i10b 1
!s100 SI4^fAMEKi;e[iV<cEF5P3
ILeHC@naK2VHXA5:Z[DJd62
S1
R5
R143
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsicr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsicr.v
!i122 12713
L0 23 131
R52
R53
r1
!s85 0
31
!s108 1711204235.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsicr.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsicr.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@r@f@dsicr
vCORERFDsmplcnt
R50
!s110 1711204230
!i10b 1
!s100 kJhh9__RMIAVD_WdgND<E1
I>cY4az7IF?ZP_c^;nM<e91
S1
R5
R143
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsmplcnt.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsmplcnt.v
!i122 12707
L0 26 37
R52
R53
r1
!s85 0
31
!s108 1711204229.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsmplcnt.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsmplcnt.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@r@f@dsmplcnt
vCORERFDsync
R50
!s110 1711204235
!i10b 1
!s100 >VlVV>eIaISOZ0mP_WfRn1
Ih_a@3AzzO5^L>1E4HDh781
S1
R5
R143
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsync.v
!i122 12712
L0 8 29
R52
R53
r1
!s85 0
31
!s108 1711204234.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsync.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@r@f@dsync
vCORERFDsyncen
R50
!s110 1711204234
!i10b 1
!s100 <WVj?N^GL=V?VSnbbCH;C0
I:N]j0nF6EX77<n64<eZ2H0
S1
R5
R143
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsyncen.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsyncen.v
!i122 12711
L0 20 31
R52
R53
r1
!s85 0
31
!s108 1711204233.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsyncen.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsyncen.v|
!s101 -O0
!i113 1
R55
R104
R14
n@c@o@r@e@r@f@dsyncen
Ectrlbus_handshake
Z145 w1715344075
R2
R3
R4
!i122 15349
R5
Z146 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/CtrlBus_HandShake.vhd
Z147 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/CtrlBus_HandShake.vhd
l0
L6 1
Vhef77;O12UUBDhjQ?@QG51
!s100 EzX<1Bf0BZDkW0^IA;eZi0
R8
33
R66
!i10b 1
Z148 !s108 1715344174.000000
Z149 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/CtrlBus_HandShake.vhd|
Z150 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/CtrlBus_HandShake.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 17 ctrlbus_handshake 0 22 hef77;O12UUBDhjQ?@QG51
!i122 15349
l75
L38 224
VQ0Qj>:EDkMWSL@0H5<m_42
!s100 IYAh?]EBXX6T1FBm_CI?L0
R8
33
R66
!i10b 1
R148
R149
R150
!i113 1
R13
R14
vData_Block
R50
Z151 !s110 1715344183
!i10b 1
!s100 YM_>8el[=FZ5OceHVKU^P3
IVCIn7^D5db1i9I:]`EHZT3
S1
R5
w1715343338
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v
!i122 15388
L0 9 448
R52
R53
r1
!s85 0
31
Z152 !s108 1715344183.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v|
!s101 -O0
!i113 1
R55
R14
n@data_@block
Edatarammanage
Z153 w1713895760
R2
R3
R4
!i122 15350
R5
Z154 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/DataRamManage.vhd
Z155 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/DataRamManage.vhd
l0
L5 1
VR0AQ3H1>4g5S>B@3B^Q>M0
!s100 V2jzWCb2UCRMY5TT=CK5G0
R8
33
R66
!i10b 1
R148
Z156 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/DataRamManage.vhd|
Z157 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/DataRamManage.vhd|
!i113 1
R13
R14
Aarch
R2
R3
R4
DEx4 work 13 datarammanage 0 22 R0AQ3H1>4g5S>B@3B^Q>M0
!i122 15350
l38
L23 141
V_ggOK=3KQU8MYcM<Jh4;S3
!s100 ]HlV4Ne4fLYnGlz>XYO`W1
R8
33
R66
!i10b 1
R148
R156
R157
!i113 1
R13
R14
vDataSource_Transcievers
R50
!s110 1704398944
!i10b 1
!s100 K_JiEbkLS_j6RU3OB`8zI3
IMQijQz5VlSf20A9oa>5D=3
S1
R5
w1704398795
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/DataSource_Transcievers/DataSource_Transcievers.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/DataSource_Transcievers/DataSource_Transcievers.v
!i122 9488
L0 9 476
R52
R53
r1
!s85 0
31
!s108 1704398944.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/DataSource_Transcievers/DataSource_Transcievers.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/DataSource_Transcievers/DataSource_Transcievers.v|
!s101 -O0
!i113 1
R55
R104
R14
n@data@source_@transcievers
vEvent_Info_RAM_Block
R50
Z158 !s110 1715344175
!i10b 1
!s100 1k]I>];jNRo6^W0Y6iQef3
IhRO6?cVZ?2g0:emciCk<S1
S1
R5
w1683628312
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v
!i122 15355
L0 9 165
R52
R53
r1
!s85 0
31
Z159 !s108 1715344175.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v|
!s101 -O0
!i113 1
R55
R14
n@event_@info_@r@a@m_@block
Eeventfifofreelogic
Z160 w1713348401
R2
R3
R4
!i122 15386
R5
Z161 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/EventFifoFreeLogic.vhd
Z162 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/EventFifoFreeLogic.vhd
l0
L5 1
V1A_AGG7Hhb5;IR[nJKNm`2
!s100 MNT;aGB06JACdLo@TgO_;1
R8
33
R151
!i10b 1
R117
Z163 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/EventFifoFreeLogic.vhd|
Z164 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/EventFifoFreeLogic.vhd|
!i113 1
R13
R14
Aarch
R2
R3
R4
DEx4 work 18 eventfifofreelogic 0 22 1A_AGG7Hhb5;IR[nJKNm`2
!i122 15386
l27
L22 35
Vf@:YK2j9?0kMVRA0?b9]T2
!s100 VHXj[;Kh`?ECba7D8O=?N2
R8
33
R151
!i10b 1
R117
R163
R164
!i113 1
R13
R14
vfifo_for_test
R50
R128
!i10b 1
!s100 QS[961N3Q[Ac6>_VBG80A1
IfNB>k@25EJZ=f]IhDcSN53
S1
R5
w1692778760
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v
!i122 7562
L0 9 77
R52
R53
r1
!s85 0
31
R130
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v|
!s101 -O0
!i113 1
R55
R14
Efifos_reader
Z165 w1713971360
R2
R3
R4
!i122 15356
R5
Z166 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd
Z167 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd
l0
L6 1
VJlmJ0@G3JCJV]><95lhaT1
!s100 gOeQF`:]gRM;Y@6;ZniR30
R8
33
R112
!i10b 1
R159
Z168 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd|
Z169 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 12 fifos_reader 0 22 JlmJ0@G3JCJV]><95lhaT1
!i122 15356
l118
L56 625
V@BMAd8@^kd<MaBL1N6e4e1
!s100 JMZJ^eEffB3dMR70]ZljT0
R8
33
R112
!i10b 1
R159
R168
R169
!i113 1
R13
R14
Eft601_fifo_interface
Z170 w1694693501
R2
R3
R4
!i122 7549
R5
Z171 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd
Z172 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd
l0
L8 1
Vnn]V?25L<2nCBjWLQU6<m0
!s100 Rzm[=g=KnObT1F<d[=Fn]0
R8
33
R132
!i10b 1
R127
Z173 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd|
Z174 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd|
!i113 1
R13
R14
Artl_ft601_fifo_interface
R2
R3
R4
DEx4 work 20 ft601_fifo_interface 0 22 nn]V?25L<2nCBjWLQU6<m0
!i122 7549
l46
L34 265
V;QV=VoYOfVne2UPjcbLU00
!s100 WBEiP`<fQ4?>U_`H?ZjhU2
R8
33
R132
!i10b 1
R127
R173
R174
!i113 1
R13
R14
Eftdi_to_fifo_interface
Z175 w1690914504
R2
R3
R4
!i122 7550
R5
Z176 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd
Z177 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd
l0
L6 1
V3bL3271>DH]Y`jnH9jo_62
!s100 ^dhfeY6gVXF6D<5]T[4B]1
R8
33
R132
!i10b 1
R131
Z178 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd|
Z179 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 22 ftdi_to_fifo_interface 0 22 3bL3271>DH]Y`jnH9jo_62
!i122 7550
l24
L22 10
V7]M9mM9gjKE?=15GU]ZHA3
!s100 ]iUJlV<O:HaD9H;`4fOzf3
R8
33
R132
!i10b 1
R131
R178
R179
!i113 1
R13
R14
vInput_Data_Part
R50
R107
!i10b 1
!s100 d0iCnVg4G4gKP=VgfWaGz1
I>aehT4kVl@<Hm?=IFdz7D3
S1
R5
w1707766467
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v
!i122 15368
Z180 L0 9 231
R52
R53
r1
!s85 0
31
R109
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v|
!s101 -O0
!i113 1
R55
R14
n@input_@data_@part
Elaneoutextender
Z181 w1703269550
R2
R3
R4
!i122 9120
R5
Z182 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/LaneOutExtender.vhd
Z183 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/LaneOutExtender.vhd
l0
L6 1
V3Ez`dDP0F:HNl5`Uc:SnI0
!s100 9n2jl`mD<4=TWDoz89G_60
R8
33
Z184 !s110 1704309016
!i10b 1
Z185 !s108 1704309016.000000
Z186 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/LaneOutExtender.vhd|
Z187 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/LaneOutExtender.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 15 laneoutextender 0 22 3Ez`dDP0F:HNl5`Uc:SnI0
!i122 9120
l37
L25 28
Vm1l?3S?S8704hPLgDCNO]0
!s100 B]W<C:W>bNFNJ0EZ]^<X=3
R8
33
R184
!i10b 1
R185
R186
R187
!i113 1
R13
R14
vOneLane_NoTRV_test
R50
!s110 1704398928
!i10b 1
!s100 cjSJ]OjLgE_;OX@@4mVI22
INUF>XUW?8YVUoiB`d6aee1
S1
R5
w1704394859
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_NoTRV_test/OneLane_NoTRV_test.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_NoTRV_test/OneLane_NoTRV_test.v
!i122 9439
L0 9 214
R52
R53
r1
!s85 0
31
!s108 1704398927.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_NoTRV_test/OneLane_NoTRV_test.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_NoTRV_test/OneLane_NoTRV_test.v|
!s101 -O0
!i113 1
R55
R104
R14
n@one@lane_@no@t@r@v_test
vOneLane_Transciever
R50
!s110 1704398942
!i10b 1
!s100 c5=TlE^:M7f?V0EzSNFi<3
IUVHh1iJQ[FTnH2LoAG>@N2
S1
R5
w1704394949
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_Transciever/OneLane_Transciever.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_Transciever/OneLane_Transciever.v
!i122 9481
L0 9 456
R52
R53
r1
!s85 0
31
!s108 1704398941.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_Transciever/OneLane_Transciever.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_Transciever/OneLane_Transciever.v|
!s101 -O0
!i113 1
R55
R104
R14
n@one@lane_@transciever
vPF_CCC_C0
R50
R46
!i10b 1
!s100 <GM<ack762AUZPW>WMbIN2
I]gg^QjznfA?FFY2`>l?bU3
S1
R5
R136
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0.v
!i122 15502
L0 263 77
R52
R53
r1
!s85 0
31
R47
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@c@c@c_@c0
vPF_CCC_C0_PF_CCC_C0_0_PF_CCC
R50
R46
!i10b 1
!s100 6CRz:We8kTO77GD3cfzo11
I7_l>Y75;_]FS:PzBGW9WM2
S1
R5
R136
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0_0/PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0_0/PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v
!i122 15501
L0 5 67
R52
R53
r1
!s85 0
31
R47
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0_0/PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0_0/PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@c@c@c_@c0_@p@f_@c@c@c_@c0_0_@p@f_@c@c@c
vPF_CCC_C2
R50
Z188 !s110 1703712280
!i10b 1
!s100 U;BGCOb`Cz4mB[zY3Ua1]1
IJD`KI1^Dc9D>In]z^kKN?3
S1
R5
Z189 w1703711918
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2.v
!i122 7983
Z190 L0 263 70
R52
R53
r1
!s85 0
31
Z191 !s108 1703712280.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@c@c@c_@c2
vPF_CCC_C2_PF_CCC_C2_0_PF_CCC
R50
R188
!i10b 1
!s100 5WonTJ9KDPWU[7S1A42ST0
I;8o01hk;<EU5NmH1LmkcT0
S1
R5
R189
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2_0/PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2_0/PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v
!i122 7982
Z192 L0 5 64
R52
R53
r1
!s85 0
31
R141
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2_0/PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2_0/PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@c@c@c_@c2_@p@f_@c@c@c_@c2_0_@p@f_@c@c@c
vPF_CCC_C3
R50
R46
!i10b 1
!s100 >^PJURJ760A6:b7aI7GW?3
IC3NBR>>Kjgof;_J0dXTN@0
S1
R5
R136
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C3/PF_CCC_C3.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C3/PF_CCC_C3.v
!i122 15504
R190
R52
R53
r1
!s85 0
31
R47
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C3/PF_CCC_C3.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C3/PF_CCC_C3.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@c@c@c_@c3
vPF_CCC_C3_PF_CCC_C3_0_PF_CCC
R50
R46
!i10b 1
!s100 C;WEGR:?:aM4l:lT1GC^<0
IWZ4PC;c[nnHT[mZQ^hk@;2
S1
R5
R136
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C3/PF_CCC_C3_0/PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C3/PF_CCC_C3_0/PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v
!i122 15503
R192
R52
R53
r1
!s85 0
31
R47
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C3/PF_CCC_C3_0/PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C3/PF_CCC_C3_0/PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@c@c@c_@c3_@p@f_@c@c@c_@c3_0_@p@f_@c@c@c
vPF_CCC_C5
R50
!s110 1711204196
!i10b 1
!s100 Se8m[f3a9?=_T1>lho^k33
IKzoB8n?DYMc9P8d:TG50H1
S1
R5
Z193 w1707655041
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5.v
!i122 12677
R190
R52
R53
r1
!s85 0
31
!s108 1711204195.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@c@c@c_@c5
vPF_CCC_C5_PF_CCC_C5_0_PF_CCC
R50
!s110 1711204195
!i10b 1
!s100 APgH43^bhY=GcTAoYK@GV1
IhVLX2g]=>9JhDX>19>@@_1
S1
R5
R193
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5_0/PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5_0/PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v
!i122 12676
R192
R52
R53
r1
!s85 0
31
!s108 1711204193.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5_0/PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5_0/PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@c@c@c_@c5_@p@f_@c@c@c_@c5_0_@p@f_@c@c@c
vPF_CCC_C6
R50
!s110 1703718410
!i10b 1
!s100 4ooaEKnb_CChnYDeH3b9j2
I]<3jX_AX=d2:?h9QW<]zn2
S1
R5
Z194 w1703717641
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6.v
!i122 8181
R190
R52
R53
r1
!s85 0
31
Z195 !s108 1703718409.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@c@c@c_@c6
vPF_CCC_C6_PF_CCC_C6_0_PF_CCC
R50
!s110 1703718409
!i10b 1
!s100 iN_`ld9V08]Gh:Sm]EYR[1
Ihj`zI8KOV>VU7heV5oJML1
S1
R5
R194
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6_0/PF_CCC_C6_PF_CCC_C6_0_PF_CCC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6_0/PF_CCC_C6_PF_CCC_C6_0_PF_CCC.v
!i122 8180
R192
R52
R53
r1
!s85 0
31
R195
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6_0/PF_CCC_C6_PF_CCC_C6_0_PF_CCC.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6_0/PF_CCC_C6_PF_CCC_C6_0_PF_CCC.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@c@c@c_@c6_@p@f_@c@c@c_@c6_0_@p@f_@c@c@c
vPF_CCC_C7
R50
Z196 !s110 1715763773
!i10b 1
!s100 1EheGmUPN^J3B^NXG]G4Q1
I^2E?N<Dmm0PH97]9iI@3A0
S1
R5
Z197 w1715688917
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C7/PF_CCC_C7.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C7/PF_CCC_C7.v
!i122 15506
R190
R52
R53
r1
!s85 0
31
R47
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C7/PF_CCC_C7.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C7/PF_CCC_C7.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@c@c@c_@c7
vPF_CCC_C7_PF_CCC_C7_0_PF_CCC
R50
R46
!i10b 1
!s100 6MH>EiAZRD?lbZc=<^OGX3
Ib4jX`0OkK@cE4`e8JDNFL2
S1
R5
R197
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C7/PF_CCC_C7_0/PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C7/PF_CCC_C7_0/PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v
!i122 15505
R192
R52
R53
r1
!s85 0
31
R47
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C7/PF_CCC_C7_0/PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C7/PF_CCC_C7_0/PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@c@c@c_@c7_@p@f_@c@c@c_@c7_0_@p@f_@c@c@c
vPF_CCC_C8
R50
R196
!i10b 1
!s100 7XGmLGiQ<9PS_Le_?jC8E0
IS2akIK0d[RKDHi_BX^Tl`0
S1
R5
Z198 w1715689046
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C8/PF_CCC_C8.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C8/PF_CCC_C8.v
!i122 15508
R190
R52
R53
r1
!s85 0
31
Z199 !s108 1715763773.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C8/PF_CCC_C8.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C8/PF_CCC_C8.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@c@c@c_@c8
vPF_CCC_C8_PF_CCC_C8_0_PF_CCC
R50
R196
!i10b 1
!s100 X@IhBi?UkRTGJYU<T`hzb3
I2_K2R][`f4Z_Fdi;1<LM:1
S1
R5
R198
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C8/PF_CCC_C8_0/PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C8/PF_CCC_C8_0/PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v
!i122 15507
R192
R52
R53
r1
!s85 0
31
R199
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C8/PF_CCC_C8_0/PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C8/PF_CCC_C8_0/PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@c@c@c_@c8_@p@f_@c@c@c_@c8_0_@p@f_@c@c@c
vPF_CLK_DIV_C0
R50
Z200 !s110 1703712281
!i10b 1
!s100 8I[[18bPl?KY7J=ZR`HeO1
I0`FKzJZhkECVbC5b8cOg@2
S1
R5
Z201 w1693212718
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0.v
!i122 7985
Z202 L0 24 47
R52
R53
r1
!s85 0
31
R191
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@c@l@k_@d@i@v_@c0
vPF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV
R50
R188
!i10b 1
!s100 gj@5A93a7DH5[cVBdlck01
ILSBa;6<Tnc^D?fPEndZb@2
S1
R5
R201
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0_0/PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0_0/PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v
!i122 7984
Z203 L0 5 15
R52
R53
r1
!s85 0
31
R191
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0_0/PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0_0/PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@c@l@k_@d@i@v_@c0_@p@f_@c@l@k_@d@i@v_@c0_0_@p@f_@c@l@k_@d@i@v
vPF_CLK_DIV_C1
R50
Z204 !s110 1704199520
!i10b 1
!s100 ;lV8g9[nDzgzciR^W=::d3
IECiLUZMSBUhZ:Tem<2DRL2
S1
R5
Z205 w1703718702
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1.v
!i122 8594
R202
R52
R53
r1
!s85 0
31
Z206 !s108 1704199520.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@c@l@k_@d@i@v_@c1
vPF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV
R50
R204
!i10b 1
!s100 NbGR1zgmdY?o`YSe66_:f3
I9bAizXXhDOEW>gfzBjM2<0
S1
R5
R205
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1_0/PF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1_0/PF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV.v
!i122 8593
R203
R52
R53
r1
!s85 0
31
R206
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1_0/PF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1_0/PF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@c@l@k_@d@i@v_@c1_@p@f_@c@l@k_@d@i@v_@c1_0_@p@f_@c@l@k_@d@i@v
vPF_CLK_DIV_C2
R50
R196
!i10b 1
!s100 T_<eI_h_G7obSlVY8HIVB3
Ih=m[c0L21]hUK9R[XPjmO3
S1
R5
w1715687239
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C2/PF_CLK_DIV_C2.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C2/PF_CLK_DIV_C2.v
!i122 15510
R202
R52
R53
r1
!s85 0
31
R199
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C2/PF_CLK_DIV_C2.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C2/PF_CLK_DIV_C2.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@c@l@k_@d@i@v_@c2
vPF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV
R50
R196
!i10b 1
!s100 ONOk9AY?_LELC7@XDQ_gZ1
I=KF@QIHaI=24>6XL0CXJK0
S1
R5
R136
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C2/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C2/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV.v
!i122 15509
R203
R52
R53
r1
!s85 0
31
R199
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C2/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C2/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@c@l@k_@d@i@v_@c2_@p@f_@c@l@k_@d@i@v_@c2_0_@p@f_@c@l@k_@d@i@v
vPF_CLK_DIV_C3
R50
R196
!i10b 1
!s100 <:iB3z_cm010NNY4HlUGk0
IIk3czPc<;PYXC[VHhMIh@3
S1
R5
Z207 w1715689449
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C3/PF_CLK_DIV_C3.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C3/PF_CLK_DIV_C3.v
!i122 15512
R202
R52
R53
r1
!s85 0
31
R199
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C3/PF_CLK_DIV_C3.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C3/PF_CLK_DIV_C3.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@c@l@k_@d@i@v_@c3
vPF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV
R50
R196
!i10b 1
!s100 ?la0z>QDQR5Z3X`nozQNO0
IlgU2FQji2n56:XY;T=YoS1
S1
R5
R207
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C3/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C3/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV.v
!i122 15511
R203
R52
R53
r1
!s85 0
31
R199
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C3/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C3/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@c@l@k_@d@i@v_@c3_@p@f_@c@l@k_@d@i@v_@c3_0_@p@f_@c@l@k_@d@i@v
vPF_DPSRAM_C2
R50
Z208 !s110 1681818529
!i10b 1
!s100 N=bl@eb@XIUJaBA0@:`i;1
IcP;c`I`>3dCUVf?LnK?G>2
S1
Z209 dC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/simulation
Z210 w1681817382
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v
!i122 385
Z211 L0 75 86
R52
R53
r1
!s85 0
31
Z212 !s108 1681818528.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@d@p@s@r@a@m_@c2
vPF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM
R50
!s110 1681818528
!i10b 1
!s100 >do=WLXllG3B3^diLETEz1
IU@=bA^2PV;G?O`ATKdHM?1
S1
R209
R210
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v
!i122 384
L0 5 196
R52
R53
r1
!s85 0
31
R212
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@d@p@s@r@a@m_@c2_@p@f_@d@p@s@r@a@m_@c2_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C5
R50
Z213 !s110 1715344179
!i10b 1
!s100 QNl5AZU:XWG]KokEgD4J_0
I`P;AP6lJ97WmIXOYLXi]73
S1
R5
Z214 w1683632152
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v
!i122 15370
R211
R52
R53
r1
!s85 0
31
Z215 !s108 1715344179.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@d@p@s@r@a@m_@c5
vPF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM
R50
R213
!i10b 1
!s100 Q4eMGNV3W=_P^TQ<CEFCE0
Im1g>1]mF8U6`^R;jYRP;^3
S1
R5
R214
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v
!i122 15369
L0 5 7622
R52
R53
r1
!s85 0
31
R109
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@d@p@s@r@a@m_@c5_@p@f_@d@p@s@r@a@m_@c5_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C7
R50
R158
!i10b 1
!s100 [4o_;_Sea<3G>?BD]<bJa0
ITa=a7NP`>ECTOTmET4J0C2
S1
R5
Z216 w1683628298
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v
!i122 15352
Z217 L0 75 78
R52
R53
r1
!s85 0
31
R159
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@d@p@s@r@a@m_@c7
vPF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM
R50
R158
!i10b 1
!s100 :Y]^NE^JLALGOVXW;:aG03
IKjJF[Pdg;OMLTY1EQ<h6K0
S1
R5
R216
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v
!i122 15351
L0 5 65
R52
R53
r1
!s85 0
31
R148
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@d@p@s@r@a@m_@c7_@p@f_@d@p@s@r@a@m_@c7_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C8_Event_Status
R50
R158
!i10b 1
!s100 McchIzS@T8hC[zaS;@9ZS2
Ijc`9`_[EWTnIE6]aDcFP@1
S1
R5
Z218 w1683628097
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v
!i122 15354
R217
R52
R53
r1
!s85 0
31
R159
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@d@p@s@r@a@m_@c8_@event_@status
vPF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM
R50
R158
!i10b 1
!s100 5CLUV=Z8;SeTb0YjzfRCX3
I@K=JnMY=m;l;E00XY?RcA2
S1
R5
R218
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v
!i122 15353
L0 5 61
R52
R53
r1
!s85 0
31
R159
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@d@p@s@r@a@m_@c8_@event_@status_@p@f_@d@p@s@r@a@m_@c8_@event_@status_0_@p@f_@d@p@s@r@a@m
vPF_INIT_MONITOR_C0
R50
R196
!i10b 1
!s100 0?_@T5gLIF=YID5?`DO]U0
IO?CzAEF`J1z4iV59fABkJ1
S1
R5
R136
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0.v
!i122 15514
Z219 L0 83 122
R52
R53
r1
!s85 0
31
R199
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@i@n@i@t_@m@o@n@i@t@o@r_@c0
vPF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR
R50
R196
!i10b 1
!s100 Ve;zUK671m6DG>3EhUMRo1
I;WkRdeD8E;iJ46nZSQ8md3
S1
R5
R136
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v
!i122 15513
Z220 L0 5 46
R52
R53
r1
!s85 0
31
R199
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@i@n@i@t_@m@o@n@i@t@o@r_@c0_@p@f_@i@n@i@t_@m@o@n@i@t@o@r_@c0_0_@p@f_@i@n@i@t_@m@o@n@i@t@o@r
vPF_INIT_MONITOR_C1
R50
R200
!i10b 1
!s100 nhA]8NOeK]^AIK9b:OI`o3
Ilao_b>d198SUU3Jl8Rfhh1
S1
R5
Z221 w1693212640
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1.v
!i122 7987
R219
R52
R53
r1
!s85 0
31
Z222 !s108 1703712281.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@i@n@i@t_@m@o@n@i@t@o@r_@c1
vPF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR
R50
R200
!i10b 1
!s100 0XM64oQ;F42:VHojEgG=H1
IRYdSP1?4NaLb;nVd4Q>XW3
S1
R5
R221
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1_0/PF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1_0/PF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR.v
!i122 7986
R220
R52
R53
r1
!s85 0
31
R222
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1_0/PF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1_0/PF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@i@n@i@t_@m@o@n@i@t@o@r_@c1_@p@f_@i@n@i@t_@m@o@n@i@t@o@r_@c1_0_@p@f_@i@n@i@t_@m@o@n@i@t@o@r
vPF_OSC_C0
R50
R196
!i10b 1
!s100 Tn:ESegDV4Z=WoMN2?C3j0
I=2[>]JmfRZ<WJDH44X@5A0
S1
R5
R136
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v
!i122 15516
L0 27 30
R52
R53
r1
!s85 0
31
R199
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@o@s@c_@c0
vPF_OSC_C0_PF_OSC_C0_0_PF_OSC
R50
R196
!i10b 1
!s100 ]FVZP;QmRoYH[gI[Y1O_k3
INNMa>icL0C3a?e<OHAAdi1
S1
R5
R136
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v
!i122 15515
L0 5 14
R52
R53
r1
!s85 0
31
R199
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v|
!s101 -O0
!i113 1
R55
R14
n@p@f_@o@s@c_@c0_@p@f_@o@s@c_@c0_0_@p@f_@o@s@c
vPF_TX_PLL_C0
R50
!s110 1703712283
!i10b 1
!s100 LdKOdjg7@J1b1fCEA3=0I1
I_JM?4`R9hl@68H_DafE[M0
S1
R5
Z223 w1703712091
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0.v
!i122 7991
Z224 L0 50 72
R52
R53
r1
!s85 0
31
Z225 !s108 1703712282.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@t@x_@p@l@l_@c0
vPF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL
R50
!s110 1703712282
!i10b 1
!s100 j]`F2lG_0EHDSRS^`O1lJ3
ICY6Vlneh0Hc9B@6VDRhoE2
S1
R5
R223
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0_0/PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0_0/PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v
!i122 7990
Z226 L0 5 43
R52
R53
r1
!s85 0
31
R225
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0_0/PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0_0/PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@t@x_@p@l@l_@c0_@p@f_@t@x_@p@l@l_@c0_0_@p@f_@t@x_@p@l@l
vPF_TX_PLL_C1
R50
!s110 1711204226
!i10b 1
!s100 fQ6X4cPWef^MZbKRCPTY[1
IkbZcYeHVmTD>;^ZBi1Tej1
S1
R5
Z227 w1707654934
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1.v
!i122 12703
R224
R52
R53
r1
!s85 0
31
!s108 1711204225.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@t@x_@p@l@l_@c1
vPF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL
R50
!s110 1711204225
!i10b 1
!s100 LV3^a968hnJTZeU07zS;Z1
Ij8kGffoQS[K=22iJeDA3D1
S1
R5
R227
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v
!i122 12702
R226
R52
R53
r1
!s85 0
31
!s108 1711204224.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@t@x_@p@l@l_@c1_@p@f_@t@x_@p@l@l_@c1_0_@p@f_@t@x_@p@l@l
vPF_XCVR_APBLINK_V
R50
!s110 1711204237
!i10b 1
!s100 X?jh@Y?hM^[0k58z6S]IM2
I>=bkX3a3lo2:613n]Yc420
S1
R5
w1690191644
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_XCVR_APBLINK_V/1.1.104/hdl/PF_XCVR_APBLINK_V.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_XCVR_APBLINK_V/1.1.104/hdl/PF_XCVR_APBLINK_V.v
!i122 12715
L0 21 54
R52
R53
r1
!s85 0
31
R135
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_XCVR_APBLINK_V/1.1.104/hdl/PF_XCVR_APBLINK_V.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_XCVR_APBLINK_V/1.1.104/hdl/PF_XCVR_APBLINK_V.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@x@c@v@r_@a@p@b@l@i@n@k_@v
vPF_XCVR_ERM_C5
R50
Z228 !s110 1703712288
!i10b 1
!s100 kQ9IgS=P?GWm0YDib:M4l0
IbHRjZCHSoM:GUUn]kM`CC0
S1
R5
Z229 w1693248651
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/PF_XCVR_ERM_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/PF_XCVR_ERM_C5.v
!i122 8009
L0 70 788
R52
R53
r1
!s85 0
31
Z230 !s108 1703712288.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/PF_XCVR_ERM_C5.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/PF_XCVR_ERM_C5.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@x@c@v@r_@e@r@m_@c5
vPF_XCVR_ERM_C5_I_XCVR_PF_XCVR
R50
R228
!i10b 1
!s100 3]aO?l5CRXe1j^B;a=iWV0
ICi41O;[?eEVJNhDmF`cXX3
S1
R5
R229
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/I_XCVR/PF_XCVR_ERM_C5_I_XCVR_PF_XCVR_sim.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/I_XCVR/PF_XCVR_ERM_C5_I_XCVR_PF_XCVR_sim.v
!i122 8008
L0 5 838
R52
R53
r1
!s85 0
31
R230
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/I_XCVR/PF_XCVR_ERM_C5_I_XCVR_PF_XCVR_sim.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/I_XCVR/PF_XCVR_ERM_C5_I_XCVR_PF_XCVR_sim.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@x@c@v@r_@e@r@m_@c5_@i_@x@c@v@r_@p@f_@x@c@v@r
vPF_XCVR_ERM_C8
R50
!s110 1711204248
!i10b 1
!s100 li82f7fQZhB7C=gBB0TEC1
IQFiK4g4@PMj`R=Jj[=VVQ0
S1
R5
Z231 w1708683921
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/PF_XCVR_ERM_C8.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/PF_XCVR_ERM_C8.v
!i122 12721
L0 70 469
R52
R53
r1
!s85 0
31
!s108 1711204247.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/PF_XCVR_ERM_C8.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/PF_XCVR_ERM_C8.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@x@c@v@r_@e@r@m_@c8
vPF_XCVR_ERM_C8_I_XCVR_PF_XCVR
R50
!s110 1711204247
!i10b 1
!s100 hUN7HPEOkj]Q3`5D^l@nn1
IWz34e`mI:TCRHebHW]9`L2
S1
R5
R231
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/I_XCVR/PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_sim.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/I_XCVR/PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_sim.v
!i122 12720
L0 5 418
R52
R53
r1
!s85 0
31
!s108 1711204246.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/I_XCVR/PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_sim.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/I_XCVR/PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_sim.v|
!s101 -O0
!i113 1
R55
R104
R14
n@p@f_@x@c@v@r_@e@r@m_@c8_@i_@x@c@v@r_@p@f_@x@c@v@r
Erxlanecontrol
Z232 w1710972317
R2
R3
R4
!i122 12724
R5
Z233 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd
Z234 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd
l0
L6 1
VVB_C4icie:IFhdL;4GeIC0
!s100 Y[4@E[7>KS:j5iF^;_]Ad3
R8
33
Z235 !s110 1711204251
!i10b 1
Z236 !s108 1711204250.000000
Z237 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd|
Z238 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 13 rxlanecontrol 0 22 VB_C4icie:IFhdL;4GeIC0
!i122 12724
l131
L39 547
V9W<kQnT?FY2>:G1UKS@kU3
!s100 eC0PW:PbUC7YYkW?9GdkQ1
R8
33
R235
!i10b 1
R236
R237
R238
!i113 1
R13
R14
Erxmainlinkcontroller
Z239 w1710967481
R2
R3
R4
!i122 12727
R5
Z240 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd
Z241 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd
l0
L6 1
VBnb`EKI:_?Ni=i76VPGc?3
!s100 RH5A5>N7c;@W8RXiAj_h[0
R8
33
Z242 !s110 1711204253
!i10b 1
Z243 !s108 1711204253.000000
Z244 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd|
Z245 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 20 rxmainlinkcontroller 0 22 Bnb`EKI:_?Ni=i76VPGc?3
!i122 12727
l61
L33 188
V2@[e<F759I>ojVo]0lhCF0
!s100 dGTL1:hR8XOGAXZB@eOgL1
R8
33
R242
!i10b 1
R243
R244
R245
!i113 1
R13
R14
vSample_RAM_Block
R50
R119
!i10b 1
!s100 PQ_W]>dD@I:ZzfU[Za2_[0
IUD;6VR5mkbM;m1nibP>RA1
S1
R5
w1684395600
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v
!i122 15373
R180
R52
R53
r1
!s85 0
31
R215
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v|
!s101 -O0
!i113 1
R55
R14
n@sample_@r@a@m_@block
Esample_ram_block_decoder
Z246 w1683633429
R2
R3
R4
!i122 15371
R5
Z247 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd
Z248 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd
l0
L6 1
VC:VV1TbCV<a]1onBcNO;Z2
!s100 Rm]`Q>QN^[gM0La<g4ZTP3
R8
33
R213
!i10b 1
R215
Z249 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd|
Z250 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 24 sample_ram_block_decoder 0 22 C:VV1TbCV<a]1onBcNO;Z2
!i122 15371
l26
L17 68
V>5Xi[zm8HPNo2>H[8LLEj2
!s100 0E_OAF`bHJYfl]U=FGjza1
R8
33
R213
!i10b 1
R215
R249
R250
!i113 1
R13
R14
Esample_ram_block_mux
Z251 w1683635492
R2
R3
R4
!i122 15372
R5
Z252 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd
Z253 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd
l0
L6 1
V5C;M7FPN`jm<AJKIMY<5;2
!s100 g_eSY=]ozUCF8iODj_]J?0
R8
33
R213
!i10b 1
R215
Z254 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd|
Z255 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 20 sample_ram_block_mux 0 22 5C;M7FPN`jm<AJKIMY<5;2
!i122 15372
l43
L34 68
V0jCA[Y;C>KR1_PZ3e@oL22
!s100 cFeMB<4JKd9N4O<UH@:7>3
R8
33
R213
!i10b 1
R215
R254
R255
!i113 1
R13
R14
Esamplecompose
Z256 w1707653929
R2
R3
R4
!i122 12678
R5
Z257 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleCompose.vhd
Z258 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleCompose.vhd
l0
L6 1
V_DLhm;;UHBQAzM1KGNTL<0
!s100 oDmP]je;7;X0DOO=T^k=P2
R8
33
Z259 !s110 1711204198
!i10b 1
Z260 !s108 1711204196.000000
Z261 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleCompose.vhd|
Z262 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleCompose.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 13 samplecompose 0 22 _DLhm;;UHBQAzM1KGNTL<0
!i122 12678
l39
L24 51
VldEjYecB^_DFl`:^8j=zC3
!s100 =X1X>C@<G<13fbOT;73E[1
R8
33
R259
!i10b 1
R260
R261
R262
!i113 1
R13
R14
Esampletxdecompose
Z263 w1707653960
R2
R3
R4
!i122 12679
R5
Z264 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleTxDeCompose.vhd
Z265 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleTxDeCompose.vhd
l0
L6 1
V@=IH[@O42@@m80CeIjfOF3
!s100 7N8XGeokf1=A@Qhi1gMAB2
R8
33
Z266 !s110 1711204199
!i10b 1
Z267 !s108 1711204198.000000
Z268 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleTxDeCompose.vhd|
Z269 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleTxDeCompose.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 17 sampletxdecompose 0 22 @=IH[@O42@@m80CeIjfOF3
!i122 12679
l36
L22 30
V;DVUaE_VXoHGg8Xf:balG0
!s100 M?YWX`XnYSC]foD_?GX9V2
R8
33
R266
!i10b 1
R267
R268
R269
!i113 1
R13
R14
vSRAM
R50
R208
!i10b 1
!s100 Lc2hh=LM=2^?`2Yn^c_>H1
I[;6zhc[[Q:TVdkFfKn<zQ3
S1
R209
w1681817622
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v
!i122 386
L0 9 78
R52
R53
r1
!s85 0
31
Z270 !s108 1681818529.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v|
!s101 -O0
!i113 1
R55
R14
n@s@r@a@m
Esram_test
Z271 w1681818502
R3
R4
!i122 389
R209
Z272 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd
Z273 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd
l0
Z274 L23 1
VojeC9C8;:KhY5cRkj6HlC0
!s100 `i[W4R>>a55^GFUGFH<mc2
R8
33
R208
!i10b 1
R270
Z275 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd|
Z276 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 9 sram_test 0 22 ojeC9C8;:KhY5cRkj6HlC0
!i122 389
l77
L26 159
Vz9I7<k9A<BDm39bk5mQC>2
!s100 OHQ1iGDX=H5a6@>59Sa_F1
R8
33
R208
!i10b 1
R270
R275
R276
!i113 1
R13
R14
Esynchronizer
R61
R3
R4
!i122 15499
R5
Z277 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd
Z278 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd
l0
L4 1
VG>T8d6@N^^USZ8Ac50]0Z1
!s100 7>8g2A;Xn??L=40Yz3^I23
R8
33
R46
!i10b 1
R47
Z279 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd|
Z280 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd|
!i113 1
R13
R14
Aarch
R3
R4
DEx4 work 12 synchronizer 0 22 G>T8d6@N^^USZ8Ac50]0Z1
!i122 15499
l23
L19 21
V<ESh;;562;oh=`2T0Le_=2
!s100 Vh6aRY]20Xco8Z^6KGN^71
R8
33
R46
!i10b 1
R47
R279
R280
!i113 1
R13
R14
Esyncinb_handler
Z281 w1693244714
R2
R3
R4
!i122 8010
R5
Z282 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SYNCinb_Handler.vhd
Z283 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SYNCinb_Handler.vhd
l0
L6 1
V]K:B_YD3HRnazX6?kXzL60
!s100 omK13OfOGFZ;EAAI:PEIE0
R8
33
Z284 !s110 1703712289
!i10b 1
R230
Z285 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SYNCinb_Handler.vhd|
Z286 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SYNCinb_Handler.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 15 syncinb_handler 0 22 ]K:B_YD3HRnazX6?kXzL60
!i122 8010
l49
L26 180
VD=>8WeROShaoN<g0acVI=2
!s100 OOV<f`043_ioJkFkTeeQ]0
R8
33
R284
!i10b 1
R230
R285
R286
!i113 1
R13
R14
Etb_clockreset
Z287 w1715763677
R3
R4
!i122 15520
R5
Z288 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_ClockReset.vhd
Z289 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_ClockReset.vhd
l0
R274
VRKZHAk`iT8DlaRSHE614i1
!s100 P1LK:diO>lz_5om@ZTMZl0
R8
33
R51
!i10b 1
R54
Z290 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_ClockReset.vhd|
Z291 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_ClockReset.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
Z292 DEx4 work 13 tb_clockreset 0 22 RKZHAk`iT8DlaRSHE614i1
!i122 15520
l139
Z293 L26 219
V4:9GVjlB`KKh]43JX7kff2
!s100 8UmnW]Im_Jh4YGU=mf4ka0
R8
33
R51
!i10b 1
R54
R290
R291
!i113 1
R13
R14
Etb_data_block
Z294 w1715343429
Z295 DPx4 work 17 cmd_table_trigger 0 22 HaTY^;=i_Sd3zDcR95Bi92
Z296 DPx4 ieee 16 std_logic_textio 0 22 8]8<fKiYoHe;_IDO3kmNH2
R2
R3
R4
!i122 15390
R5
Z297 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd
Z298 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd
l0
L29 1
Vl;9FPzfHAD`Hj>4Ln9>WB1
!s100 SAzbP:VE5P59_DVUllKI80
R8
33
R151
!i10b 1
R152
Z299 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd|
Z300 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd|
!i113 1
R13
R14
Abehavioral
R295
R296
R2
R3
R4
DEx4 work 13 tb_data_block 0 22 l;9FPzfHAD`Hj>4Ln9>WB1
!i122 15390
l234
L32 530
V8nX6SCMi`LmFlNKeGXejS1
!s100 W`iNA?I6j76>0[XIZI;2b1
R8
33
R151
!i10b 1
R152
R299
R300
!i113 1
R13
R14
Etb_datablockwithfifo
Z301 w1692454408
R296
R2
R3
R4
!i122 4322
R5
Z302 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd
Z303 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd
l0
Z304 L26 1
V1FEznPJ6Uc]Fl<JT08Ykl1
!s100 4]9;`[]5iRGJlSUzi][bB3
R8
33
Z305 !s110 1692454536
!i10b 1
Z306 !s108 1692454536.000000
Z307 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd|
Z308 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd|
!i113 1
R13
R14
Abehavioral
R296
R2
R3
R4
DEx4 work 20 tb_datablockwithfifo 0 22 1FEznPJ6Uc]Fl<JT08Ykl1
!i122 4322
l131
L29 379
VeQ_n:g[YDF9O_WeYo5=V42
!s100 K;ScnGQC<DJRkKOGgYB2:3
R8
33
R305
!i10b 1
R306
R307
R308
!i113 1
R13
R14
Etb_datablockwithfifo_txarbiter
Z309 w1692598047
R296
R2
R3
R4
!i122 4799
R5
Z310 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd
Z311 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd
l0
R304
V6MZznc_kEBVL]zUKnIM5f0
!s100 LcZf=R6Ulgm>nPECD]C<C3
R8
33
Z312 !s110 1692598092
!i10b 1
Z313 !s108 1692598092.000000
Z314 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd|
Z315 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd|
!i113 1
R13
R14
Abehavioral
R296
R2
R3
R4
DEx4 work 30 tb_datablockwithfifo_txarbiter 0 22 6MZznc_kEBVL]zUKnIM5f0
!i122 4799
l192
L29 419
VX4o5XlJDWWJniG3XQQVoF3
!s100 aAEIn@i8>1?Y]B^kN8BI50
R8
33
R312
!i10b 1
R313
R314
R315
!i113 1
R13
R14
Etb_datablockwithfifo_usb_3_0
Z316 w1694673254
R296
R2
R3
R4
!i122 7563
R5
Z317 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd
Z318 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd
l0
R304
V^63V[^C]FmoibbETWX[M30
!s100 LJ4cia:l`H7J75[]8a9dV2
R8
33
R128
!i10b 1
R130
Z319 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd|
Z320 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd|
!i113 1
R13
R14
Abehavioral
R296
R2
R3
R4
DEx4 work 28 tb_datablockwithfifo_usb_3_0 0 22 ^63V[^C]FmoibbETWX[M30
!i122 7563
l246
L29 586
VcX@V8`j3_:XmndU1CQ>593
!s100 =Y7?P>b9Fh26Y0=9R9Wh`2
R8
33
R128
!i10b 1
R130
R319
R320
!i113 1
R13
R14
Etb_datasource_transciever
Z321 w1704395940
R3
R4
!i122 9491
R5
Z322 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataSource_Transciever.vhd
Z323 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataSource_Transciever.vhd
l0
R274
VW0ZLC:o:A4Yf=VH7g4oVE0
!s100 ALM58A=8CZjA5VTW<YzeR1
R8
33
Z324 !s110 1704398945
!i10b 1
Z325 !s108 1704398945.000000
Z326 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataSource_Transciever.vhd|
Z327 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataSource_Transciever.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 25 tb_datasource_transciever 0 22 W0ZLC:o:A4Yf=VH7g4oVE0
!i122 9491
l98
L26 133
VKYVAeX1j0a?=h3?TOS?m<1
!s100 >PLHL2li`jcVilZZN^ReR1
R8
33
R324
!i10b 1
R325
R326
R327
!i113 1
R13
R14
Etb_transceiver
Z328 w1693216951
R3
R4
!i122 6568
R5
Z329 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver.vhd
Z330 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver.vhd
l0
R274
VKHbniM`?6QBVUTIJe`BO70
!s100 DYL1?OU63T5e^@G5KT:[L1
R8
33
Z331 !s110 1693244302
!i10b 1
Z332 !s108 1693244302.000000
Z333 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver.vhd|
Z334 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 14 tb_transceiver 0 22 KHbniM`?6QBVUTIJe`BO70
!i122 6568
l83
L26 108
V:cO3@l>PFoaloOVPe_XE80
!s100 gH403W@CMoLPg:fiooC>R1
R8
33
R331
!i10b 1
R332
R333
R334
!i113 1
R13
R14
Etb_transceiver_2
Z335 w1693247243
R3
R4
!i122 6712
R5
Z336 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_2.vhd
Z337 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_2.vhd
l0
R274
Vd^lAfcDZLB?0jW:Ofd;@J3
!s100 <7MoD<kzdAEU^6ai[;6n`3
R8
33
Z338 !s110 1693248852
!i10b 1
Z339 !s108 1693248852.000000
Z340 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_2.vhd|
Z341 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_2.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 16 tb_transceiver_2 0 22 d^lAfcDZLB?0jW:Ofd;@J3
!i122 6712
l72
L26 91
V0G6HZ^d=od1FZE?FGgZ2J0
!s100 UT0Ez:]Gh8UfK@N8Kc2HI0
R8
33
R338
!i10b 1
R339
R340
R341
!i113 1
R13
R14
Etb_transceiver_4
Z342 w1693326039
R3
R4
!i122 8015
R5
Z343 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_4.vhd
Z344 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_4.vhd
l0
R274
VgzJH^FlKNGNMD2R3_agi<2
!s100 ;F0SNl^IMAShiJQWnlQnG0
R8
33
Z345 !s110 1703712290
!i10b 1
Z346 !s108 1703712290.000000
Z347 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_4.vhd|
Z348 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_4.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 16 tb_transceiver_4 0 22 gzJH^FlKNGNMD2R3_agi<2
!i122 8015
l95
L26 129
VA8G7UzfDBk0TZ0=1g@CTA2
!s100 zJj`YHkKX=DQzZLbG5KF`3
R8
33
R345
!i10b 1
R346
R347
R348
!i113 1
R13
R14
Etb_transceiver_main
Z349 w1711204063
R3
R4
!i122 12734
R5
Z350 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_Main.vhd
Z351 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_Main.vhd
l0
R274
V6lHcX?g0>W8<oGPg6InJF1
!s100 hndj@@=:HHY`9Z8c@FeXb0
R8
33
Z352 !s110 1711204260
!i10b 1
Z353 !s108 1711204259.000000
Z354 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_Main.vhd|
Z355 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_Main.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 19 tb_transceiver_main 0 22 6lHcX?g0>W8<oGPg6InJF1
!i122 12734
l192
L26 298
VY9O2Z_STaFWeM:IYfQQD63
!s100 6]c^^:`@BhJLe0E7DB4NM0
R8
33
R352
!i10b 1
R353
R354
R355
!i113 1
R13
R14
Etb_uart_protocol
Z356 w1675888168
R3
R4
!i122 125
R0
Z357 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd
Z358 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd
l0
R274
Vc2BVcVG:lz[`6>K_7b[U<1
!s100 cnJ9K?fe;?BJHIgmzGjZU2
R8
33
Z359 !s110 1675888288
!i10b 1
Z360 !s108 1675888288.000000
Z361 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd|
Z362 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 16 tb_uart_protocol 0 22 c2BVcVG:lz[`6>K_7b[U<1
!i122 125
l118
L26 171
V;LhM3igF:iUkTP1Dm4]zU0
!s100 4AK<0:155c;Qn^Boa3jRN2
R8
33
R359
!i10b 1
R360
R361
R362
!i113 1
R13
R14
Etest_generator
Z363 w1681221647
R2
R3
R4
!i122 7501
R5
Z364 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd
Z365 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd
l0
L6 1
VG40dTT5UPGdEk?SL7cAk>3
!s100 Cbk8hEFTLKi]59I6kdo0m1
R8
33
Z366 !s110 1694693665
!i10b 1
Z367 !s108 1694693665.000000
Z368 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd|
Z369 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 14 test_generator 0 22 G40dTT5UPGdEk?SL7cAk>3
!i122 7501
l43
Z370 L31 70
VaXFl8=IA^lfcU:@1EYUMU3
!s100 >5?7Wn]Qe;aRPPNWLo0[N3
R8
33
R366
!i10b 1
R367
R368
R369
!i113 1
R13
R14
Etest_generator_for_lanes
Z371 w1704316889
R2
R3
R4
!i122 15389
R5
Z372 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd
Z373 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd
l0
L6 1
VQ>aX<3zFRhM@Gn_193PeU0
!s100 >?B9V5R4C[@4Um2W4ViX31
R8
33
R151
!i10b 1
R152
Z374 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd|
Z375 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 24 test_generator_for_lanes 0 22 Q>aX<3zFRhM@Gn_193PeU0
!i122 15389
l43
R370
V717UK^gJ<k9873jJ5gRj73
!s100 1EN=3mLK_MMRI1n]jS5M_3
R8
33
R151
!i10b 1
R152
R374
R375
!i113 1
R13
R14
Etest_generator_xcvr
Z376 w1702025968
R2
R3
R4
!i122 8011
R5
Z377 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_XCVR.vhd
Z378 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_XCVR.vhd
l0
L6 1
VLcYRNZ`J52V[Z^`Y]3@RL0
!s100 7bSC?D0SkabdZblknM0GI2
R8
33
R284
!i10b 1
Z379 !s108 1703712289.000000
Z380 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_XCVR.vhd|
Z381 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_XCVR.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 19 test_generator_xcvr 0 22 LcYRNZ`J52V[Z^`Y]3@RL0
!i122 8011
l46
L20 224
VW<lN?k36H8LEi]]=dc6X`2
!s100 LQ>n?D[DM;LjFSUML<A_41
R8
33
R284
!i10b 1
R379
R380
R381
!i113 1
R13
R14
vTransceiver
R50
R284
!i10b 1
!s100 `U3Oal1F8n_51IP9OhiC01
IWbc<J`M0E@6jiLEFa38gR2
S1
R5
w1703712140
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver/Transceiver.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver/Transceiver.v
!i122 8012
L0 9 576
R52
R53
r1
!s85 0
31
R379
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver/Transceiver.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver/Transceiver.v|
!s101 -O0
!i113 1
R55
R104
R14
n@transceiver
Etransceiver_controller
Z382 w1710965044
R2
R3
R4
!i122 12730
R5
Z383 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_Controller.vhd
Z384 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_Controller.vhd
l0
L6 1
Vg7gYL_3k@10kWPMVKnXh00
!s100 DEO`gTOEl2ODQHYG4XLz00
R8
33
Z385 !s110 1711204256
!i10b 1
Z386 !s108 1711204255.000000
Z387 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_Controller.vhd|
Z388 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_Controller.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 22 transceiver_controller 0 22 g7gYL_3k@10kWPMVKnXh00
!i122 12730
l111
L34 393
VB;^^P1AkfV>=>FT2=B`>m2
!s100 X8X@YCzO`9bSoWA@2^]NI3
R8
33
R385
!i10b 1
R386
R387
R388
!i113 1
R13
R14
Etransceiver_lanesconnection
Z389 w1711203108
R2
R3
R4
!i122 12729
R5
Z390 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LanesConnection.vhd
Z391 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LanesConnection.vhd
l0
L6 1
VIDea`UPE;Gd?E>8Im`;7m0
!s100 ze?bK3kk]S0iVz8=j4=o[0
R8
33
Z392 !s110 1711204255
!i10b 1
Z393 !s108 1711204254.000000
Z394 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LanesConnection.vhd|
Z395 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LanesConnection.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 27 transceiver_lanesconnection 0 22 IDea`UPE;Gd?E>8Im`;7m0
!i122 12729
l197
L52 353
V=dBHKf9Moj@RbWjGBalX32
!s100 GYD4oj>6ic[_3ejRJmGHk3
R8
33
R392
!i10b 1
R393
R394
R395
!i113 1
R13
R14
Etransceiver_lanestatus
Z396 w1709151139
R2
R3
R4
!i122 12722
R5
Z397 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LaneStatus.vhd
Z398 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LaneStatus.vhd
l0
L6 1
V7:eemRFfg>?YBe[8a:bDc2
!s100 _D6:@@mS9U5GDGoeiiZiC3
R8
33
Z399 !s110 1711204249
!i10b 1
Z400 !s108 1711204248.000000
Z401 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LaneStatus.vhd|
Z402 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LaneStatus.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 22 transceiver_lanestatus 0 22 7:eemRFfg>?YBe[8a:bDc2
!i122 12722
l44
L30 57
VCj3W@N[F9<ek2HJj9FY5b2
!s100 ;g036=DWXJPHd`:hgOG520
R8
33
R399
!i10b 1
R400
R401
R402
!i113 1
R13
R14
vTransceiver_Main
R50
!s110 1711204257
!i10b 1
!s100 2azO_Tjg@2km9i@@UfLo80
IQMBFhUQkgKioO;;iFLk?40
S1
R5
w1711044673
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver_Main/Transceiver_Main.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver_Main/Transceiver_Main.v
!i122 12731
L0 9 503
R52
R53
r1
!s85 0
31
!s108 1711204256.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver_Main/Transceiver_Main.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver_Main/Transceiver_Main.v|
!s101 -O0
!i113 1
R55
R104
R14
n@transceiver_@main
vTransciever_OneLane
R50
!s110 1711204252
!i10b 1
!s100 HK`dSiODDLC4:hi=_]UY13
IGLbRck=HmGd[TW70kbNGn0
S1
R5
w1711044677
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transciever_OneLane/Transciever_OneLane.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transciever_OneLane/Transciever_OneLane.v
!i122 12726
L0 9 550
R52
R53
r1
!s85 0
31
!s108 1711204252.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transciever_OneLane/Transciever_OneLane.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transciever_OneLane/Transciever_OneLane.v|
!s101 -O0
!i113 1
R55
R104
R14
n@transciever_@one@lane
Etrigger_control
Z403 w1713536042
R295
R2
R3
R4
!i122 15384
R5
Z404 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd
Z405 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd
l0
L9 1
Vjg6CDgHbON<T?N<@:Ym291
!s100 9GX7nS<:KR8Rd1ZAc;hjz3
R8
33
R115
!i10b 1
R117
Z406 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd|
Z407 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd|
!i113 1
R13
R14
Artl
R295
R2
R3
R4
DEx4 work 15 trigger_control 0 22 jg6CDgHbON<T?N<@:Ym291
!i122 15384
l97
L47 447
Vbe]k]<3ioF;dnNh@5:mO60
!s100 R1NQ10UfNbFEa;LhHjS=g3
R8
33
R115
!i10b 1
R117
R406
R407
!i113 1
R13
R14
Etrigger_main
Z408 w1714764401
R2
R3
R4
!i122 15385
R5
Z409 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd
Z410 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd
l0
L6 1
Vne>7AbKDa1oGNE<Ngd4T?2
!s100 2VDzMV0d1_nARMeDm:S233
R8
33
R115
!i10b 1
R117
Z411 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd|
Z412 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 12 trigger_main 0 22 ne>7AbKDa1oGNE<Ngd4T?2
!i122 15385
l90
L42 324
V6boj4MzHPBYC;3OgP2<150
!s100 fY3b5lQ^VVV^NUa1L?LhL1
R8
33
R115
!i10b 1
R117
R411
R412
!i113 1
R13
R14
vTrigger_Top_Part
R50
R151
!i10b 1
!s100 L1;G6kfPE]>GhLBX][V`L3
I4@V7>2H5G[U6TjOm;ojb60
S1
R5
w1714749102
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v
!i122 15387
L0 9 180
R52
R53
r1
!s85 0
31
R152
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v|
!s101 -O0
!i113 1
R55
R14
n@trigger_@top_@part
Etrigger_unit
Z413 w1707766256
R2
R3
R4
!i122 15367
R5
Z414 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd
Z415 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd
l0
L6 1
V<8@9Xhe4URBBR_79n2DH50
!s100 d7n>8L8bzeAWAI>Bfae[T1
R8
33
R107
!i10b 1
R109
Z416 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd|
Z417 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 12 trigger_unit 0 22 <8@9Xhe4URBBR_79n2DH50
!i122 15367
l56
L31 83
V?BQU31WKli18WJ=XmBcRb1
!s100 MMIKQFKH_X@Ai]c?TY^Q12
R8
33
R107
!i10b 1
R109
R416
R417
!i113 1
R13
R14
Etxlanecontrol
Z418 w1707672361
R2
R3
R4
!i122 12725
R5
Z419 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd
Z420 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd
l0
L6 1
Vk44He=gk1Pl;`Ofco`aAi0
!s100 nmGU7:nLN^kTV9??lR46Z1
R8
33
R235
!i10b 1
Z421 !s108 1711204251.000000
Z422 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd|
Z423 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 13 txlanecontrol 0 22 k44He=gk1Pl;`Ofco`aAi0
!i122 12725
l78
L29 413
V8<k2oICnlC@5U2oU6;R5P1
!s100 ]JX@?LP5k:oBbGMfU;RMi2
R8
33
R235
!i10b 1
R421
R422
R423
!i113 1
R13
R14
Etxmainlinkcontroller
Z424 w1704395212
R2
R3
R4
!i122 12728
R5
Z425 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd
Z426 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd
l0
L6 1
V;943V4:>3MYBJYm]5>TUd1
!s100 I@><`GIB:F:1WeO<cEzVW3
R8
33
Z427 !s110 1711204254
!i10b 1
R243
Z428 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd|
Z429 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 20 txmainlinkcontroller 0 22 ;943V4:>3MYBJYm]5>TUd1
!i122 12728
l49
L25 140
ViIL4a:6e`Gk4Cb^6zzkce0
!s100 AZKheHeXAc_INSg`VQ62a2
R8
33
R427
!i10b 1
R243
R428
R429
!i113 1
R13
R14
vUART_Protocol
R50
R359
!i10b 1
!s100 g^BPhDA@Y:Z;KU1E`@KDW1
I0U`C>QD[NJHogmY1;8H9<2
S1
R0
w1675883786
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v
!i122 124
L0 9 126
R52
R53
r1
!s85 0
31
R360
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v|
!s101 -O0
!i113 1
R55
R14
n@u@a@r@t_@protocol
Euart_rx_protocol
Z430 w1675886887
R2
R3
R4
!i122 122
R0
Z431 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd
Z432 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd
l0
L6 1
ViIZ]aUh9z=1H4a6NM8TKX1
!s100 9C024ThSM^H6C6g8<BQfa3
R8
33
R77
!i10b 1
R80
Z433 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd|
Z434 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 16 uart_rx_protocol 0 22 iIZ]aUh9z=1H4a6NM8TKX1
!i122 122
l51
L26 344
V975JUTnN=RaULE0PL4ziF0
!s100 A:^n87SYZDnG<K?;ka5lg1
R8
33
R77
!i10b 1
R80
R433
R434
!i113 1
R13
R14
Euart_tx_protocol
Z435 w1675886362
R2
R3
R4
!i122 123
R0
Z436 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd
Z437 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd
l0
L7 1
V[;6GzYA5^Bh?kk]7_CoR00
!s100 CY:2l1AeL4^b16DUllEYj0
R8
33
R359
!i10b 1
R80
Z438 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd|
Z439 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 16 uart_tx_protocol 0 22 [;6GzYA5^Bh?kk]7_CoR00
!i122 123
l43
L27 298
V0<XJ2RH;PK8Hg5h2KGSCT0
!s100 1<^7PCBU>f96I_l2:;HiA2
R8
33
R359
!i10b 1
R80
R438
R439
!i113 1
R13
R14
vUSB_3_Protocol
R50
R132
!i10b 1
!s100 YkL[lVIXOCHE15kT=cJU:3
I<R9aK]MllN@OO7aJR4zHl3
S1
R5
w1694632464
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v
!i122 7551
L0 9 278
R52
R53
r1
!s85 0
31
R131
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v|
!s101 -O0
!i113 1
R55
R14
n@u@s@b_3_@protocol
