<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file df1_lidar_top_impl1.ncd.
Design name: df1_lidar_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA256
Performance: 7
Loading device for application trce from file 'sa5p45.nph' in environment: D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Wed May 21 20:10:02 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o df1_lidar_top_impl1.twr -gui -msgset D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/promote.xml df1_lidar_top_impl1.ncd df1_lidar_top_impl1.prf 
Design file:     df1_lidar_top_impl1.ncd
Preference file: df1_lidar_top_impl1.prf
Device,speed:    LFE5U-45F,7
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "i_clk_50m_c" 50.000000 MHz (0 errors)</A></LI>            745 items scored, 0 timing errors detected.
Report:  162.707MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "w_pll_150m" 150.000000 MHz (0 errors)</A></LI>            623 items scored, 0 timing errors detected.
Report:  177.054MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY NET "w_pll_100m" 100.000000 MHz (254 errors)</FONT></A></LI>
</FONT>            4096 items scored, 254 timing errors detected.
Warning:  67.737MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz (0 errors)</A></LI>            291 items scored, 0 timing errors detected.
Report:  192.827MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_4' Target='right'>FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz (0 errors)</A></LI>            108 items scored, 0 timing errors detected.
Report:  177.557MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_5' Target='right'>FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_6' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_7' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz (0 errors)</A></LI>            202 items scored, 0 timing errors detected.
Report:  314.268MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_8' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  350.877MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_9' Target='right'>FREQUENCY PORT "i_clk_50m" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  200.000MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_10' Target='right'>FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  350.877MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_11' Target='right'>FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  200.000MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_12' Target='right'>FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  400.000MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_13' Target='right'>FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  400.000MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_14' Target='right'>FREQUENCY NET "w_pll_50m" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   52.938MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_15' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_16' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_17' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/ddr3_read_data_out[*]" 4.500000 ns (0 errors)</A></LI>            64 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_18' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/datavalid_o[*]" 4.400000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_19' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns (0 errors)</A></LI>            32 items scored, 0 timing errors detected.
Report:  340.136MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_20' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns (0 errors)</A></LI>            4 items scored, 0 timing errors detected.
Report:  333.333MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_21' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/burstdet[*]" 4.500000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_22' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_rdclksel[*]" 4.500000 ns (0 errors)</A></LI>            6 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_23' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_dqs_read[*]" 4.500000 ns (0 errors)</A></LI>            4 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_24' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/dqsbufd_pause" 4.500000 ns (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_25' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/wl_dyndelay[*]" 4.500000 ns (0 errors)</A></LI>            16 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_26' Target='right'>Timing Rule Check(0 errors)</A></LI>            22 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_27' Target='right'>FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz (0 errors)</A></LI>            1936 items scored, 0 timing errors detected.
Report:  199.243MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_28' Target='right'>FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz (0 errors)</A></LI>            2019 items scored, 0 timing errors detected.
Report:  199.641MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_29' Target='right'>FREQUENCY NET "w_sclk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   87.489MHz is the maximum frequency for this preference.

9 potential circuit loops found in timing analysis.
Based on the preference: FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;
Based on the preference: FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;
Based on the preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
A new generated preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;
            745 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.854ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[23]  (to i_clk_50m_c +)

   Delay:               6.379ns  (46.2% logic, 53.8% route), 19 logic levels.

 Constraint Details:

      6.379ns physical path delay SLICE_2622 to SLICE_0 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 13.854ns

 Physical Path Details:

      Data path SLICE_2622 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R57C38B.CLK to     R57C38B.Q1 SLICE_2622 (from i_clk_50m_c)
ROUTE         3     0.864     R57C38B.Q1 to     R56C38B.A0 r_rst_dlycnt[10]
CTOF_DEL    ---     0.206     R56C38B.A0 to     R56C38B.F0 SLICE_12799
ROUTE         1     0.168     R56C38B.F0 to     R56C38C.D1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R56C38C.D1 to     R56C38C.F1 SLICE_10402
ROUTE         1     0.489     R56C38C.F1 to     R56C38C.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R56C38C.A0 to     R56C38C.F0 SLICE_10402
ROUTE         1     0.532     R56C38C.F0 to     R56C39D.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R56C39D.C0 to     R56C39D.F0 SLICE_10401
ROUTE         1     0.337     R56C39D.F0 to     R56C39B.C0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R56C39B.C0 to     R56C39B.F0 SLICE_3143
ROUTE         2     1.042     R56C39B.F0 to     R57C37A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R57C37A.B0 to    R57C37A.FCO SLICE_2617
ROUTE         1     0.000    R57C37A.FCO to    R57C37B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R57C37B.FCI to    R57C37B.FCO SLICE_2618
ROUTE         1     0.000    R57C37B.FCO to    R57C37C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R57C37C.FCI to    R57C37C.FCO SLICE_2619
ROUTE         1     0.000    R57C37C.FCO to    R57C37D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R57C37D.FCI to    R57C37D.FCO SLICE_2620
ROUTE         1     0.000    R57C37D.FCO to    R57C38A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R57C38A.FCI to    R57C38A.FCO SLICE_2621
ROUTE         1     0.000    R57C38A.FCO to    R57C38B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R57C38B.FCI to    R57C38B.FCO SLICE_2622
ROUTE         1     0.000    R57C38B.FCO to    R57C38C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R57C38C.FCI to    R57C38C.FCO SLICE_2623
ROUTE         1     0.000    R57C38C.FCO to    R57C38D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R57C38D.FCI to    R57C38D.FCO SLICE_2624
ROUTE         1     0.000    R57C38D.FCO to    R57C39A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R57C39A.FCI to    R57C39A.FCO SLICE_2625
ROUTE         1     0.000    R57C39A.FCO to    R57C39B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R57C39B.FCI to    R57C39B.FCO SLICE_2626
ROUTE         1     0.000    R57C39B.FCO to    R57C39C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOFCO_D  ---     0.062    R57C39C.FCI to    R57C39C.FCO SLICE_2627
ROUTE         1     0.000    R57C39C.FCO to    R57C39D.FCI un1_r_rst_dlycnt_4_cry_20
FCITOFCO_D  ---     0.062    R57C39D.FCI to    R57C39D.FCO SLICE_2628
ROUTE         1     0.000    R57C39D.FCO to    R57C40A.FCI un1_r_rst_dlycnt_4_cry_22
FCITOF0_DE  ---     0.383    R57C40A.FCI to     R57C40A.F0 SLICE_0
ROUTE         1     0.000     R57C40A.F0 to    R57C40A.DI0 un1_r_rst_dlycnt_4_s_23_0_S0 (to i_clk_50m_c)
                  --------
                    6.379   (46.2% logic, 53.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C38B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C40A.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.893ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[22]  (to i_clk_50m_c +)

   Delay:               6.343ns  (45.9% logic, 54.1% route), 18 logic levels.

 Constraint Details:

      6.343ns physical path delay SLICE_2622 to SLICE_2628 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 20.236ns) by 13.893ns

 Physical Path Details:

      Data path SLICE_2622 to SLICE_2628:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R57C38B.CLK to     R57C38B.Q1 SLICE_2622 (from i_clk_50m_c)
ROUTE         3     0.864     R57C38B.Q1 to     R56C38B.A0 r_rst_dlycnt[10]
CTOF_DEL    ---     0.206     R56C38B.A0 to     R56C38B.F0 SLICE_12799
ROUTE         1     0.168     R56C38B.F0 to     R56C38C.D1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R56C38C.D1 to     R56C38C.F1 SLICE_10402
ROUTE         1     0.489     R56C38C.F1 to     R56C38C.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R56C38C.A0 to     R56C38C.F0 SLICE_10402
ROUTE         1     0.532     R56C38C.F0 to     R56C39D.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R56C39D.C0 to     R56C39D.F0 SLICE_10401
ROUTE         1     0.337     R56C39D.F0 to     R56C39B.C0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R56C39B.C0 to     R56C39B.F0 SLICE_3143
ROUTE         2     1.042     R56C39B.F0 to     R57C37A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R57C37A.B0 to    R57C37A.FCO SLICE_2617
ROUTE         1     0.000    R57C37A.FCO to    R57C37B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R57C37B.FCI to    R57C37B.FCO SLICE_2618
ROUTE         1     0.000    R57C37B.FCO to    R57C37C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R57C37C.FCI to    R57C37C.FCO SLICE_2619
ROUTE         1     0.000    R57C37C.FCO to    R57C37D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R57C37D.FCI to    R57C37D.FCO SLICE_2620
ROUTE         1     0.000    R57C37D.FCO to    R57C38A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R57C38A.FCI to    R57C38A.FCO SLICE_2621
ROUTE         1     0.000    R57C38A.FCO to    R57C38B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R57C38B.FCI to    R57C38B.FCO SLICE_2622
ROUTE         1     0.000    R57C38B.FCO to    R57C38C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R57C38C.FCI to    R57C38C.FCO SLICE_2623
ROUTE         1     0.000    R57C38C.FCO to    R57C38D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R57C38D.FCI to    R57C38D.FCO SLICE_2624
ROUTE         1     0.000    R57C38D.FCO to    R57C39A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R57C39A.FCI to    R57C39A.FCO SLICE_2625
ROUTE         1     0.000    R57C39A.FCO to    R57C39B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R57C39B.FCI to    R57C39B.FCO SLICE_2626
ROUTE         1     0.000    R57C39B.FCO to    R57C39C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOFCO_D  ---     0.062    R57C39C.FCI to    R57C39C.FCO SLICE_2627
ROUTE         1     0.000    R57C39C.FCO to    R57C39D.FCI un1_r_rst_dlycnt_4_cry_20
FCITOF1_DE  ---     0.409    R57C39D.FCI to     R57C39D.F1 SLICE_2628
ROUTE         1     0.000     R57C39D.F1 to    R57C39D.DI1 un1_r_rst_dlycnt_4_cry_21_0_S1 (to i_clk_50m_c)
                  --------
                    6.343   (45.9% logic, 54.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C38B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C39D.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.916ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[21]  (to i_clk_50m_c +)

   Delay:               6.317ns  (45.7% logic, 54.3% route), 18 logic levels.

 Constraint Details:

      6.317ns physical path delay SLICE_2622 to SLICE_2628 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 13.916ns

 Physical Path Details:

      Data path SLICE_2622 to SLICE_2628:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R57C38B.CLK to     R57C38B.Q1 SLICE_2622 (from i_clk_50m_c)
ROUTE         3     0.864     R57C38B.Q1 to     R56C38B.A0 r_rst_dlycnt[10]
CTOF_DEL    ---     0.206     R56C38B.A0 to     R56C38B.F0 SLICE_12799
ROUTE         1     0.168     R56C38B.F0 to     R56C38C.D1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R56C38C.D1 to     R56C38C.F1 SLICE_10402
ROUTE         1     0.489     R56C38C.F1 to     R56C38C.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R56C38C.A0 to     R56C38C.F0 SLICE_10402
ROUTE         1     0.532     R56C38C.F0 to     R56C39D.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R56C39D.C0 to     R56C39D.F0 SLICE_10401
ROUTE         1     0.337     R56C39D.F0 to     R56C39B.C0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R56C39B.C0 to     R56C39B.F0 SLICE_3143
ROUTE         2     1.042     R56C39B.F0 to     R57C37A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R57C37A.B0 to    R57C37A.FCO SLICE_2617
ROUTE         1     0.000    R57C37A.FCO to    R57C37B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R57C37B.FCI to    R57C37B.FCO SLICE_2618
ROUTE         1     0.000    R57C37B.FCO to    R57C37C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R57C37C.FCI to    R57C37C.FCO SLICE_2619
ROUTE         1     0.000    R57C37C.FCO to    R57C37D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R57C37D.FCI to    R57C37D.FCO SLICE_2620
ROUTE         1     0.000    R57C37D.FCO to    R57C38A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R57C38A.FCI to    R57C38A.FCO SLICE_2621
ROUTE         1     0.000    R57C38A.FCO to    R57C38B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R57C38B.FCI to    R57C38B.FCO SLICE_2622
ROUTE         1     0.000    R57C38B.FCO to    R57C38C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R57C38C.FCI to    R57C38C.FCO SLICE_2623
ROUTE         1     0.000    R57C38C.FCO to    R57C38D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R57C38D.FCI to    R57C38D.FCO SLICE_2624
ROUTE         1     0.000    R57C38D.FCO to    R57C39A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R57C39A.FCI to    R57C39A.FCO SLICE_2625
ROUTE         1     0.000    R57C39A.FCO to    R57C39B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R57C39B.FCI to    R57C39B.FCO SLICE_2626
ROUTE         1     0.000    R57C39B.FCO to    R57C39C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOFCO_D  ---     0.062    R57C39C.FCI to    R57C39C.FCO SLICE_2627
ROUTE         1     0.000    R57C39C.FCO to    R57C39D.FCI un1_r_rst_dlycnt_4_cry_20
FCITOF0_DE  ---     0.383    R57C39D.FCI to     R57C39D.F0 SLICE_2628
ROUTE         1     0.000     R57C39D.F0 to    R57C39D.DI0 un1_r_rst_dlycnt_4_cry_21_0_S0 (to i_clk_50m_c)
                  --------
                    6.317   (45.7% logic, 54.3% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C38B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C39D.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.955ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[20]  (to i_clk_50m_c +)

   Delay:               6.281ns  (45.4% logic, 54.6% route), 17 logic levels.

 Constraint Details:

      6.281ns physical path delay SLICE_2622 to SLICE_2627 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 20.236ns) by 13.955ns

 Physical Path Details:

      Data path SLICE_2622 to SLICE_2627:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R57C38B.CLK to     R57C38B.Q1 SLICE_2622 (from i_clk_50m_c)
ROUTE         3     0.864     R57C38B.Q1 to     R56C38B.A0 r_rst_dlycnt[10]
CTOF_DEL    ---     0.206     R56C38B.A0 to     R56C38B.F0 SLICE_12799
ROUTE         1     0.168     R56C38B.F0 to     R56C38C.D1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R56C38C.D1 to     R56C38C.F1 SLICE_10402
ROUTE         1     0.489     R56C38C.F1 to     R56C38C.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R56C38C.A0 to     R56C38C.F0 SLICE_10402
ROUTE         1     0.532     R56C38C.F0 to     R56C39D.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R56C39D.C0 to     R56C39D.F0 SLICE_10401
ROUTE         1     0.337     R56C39D.F0 to     R56C39B.C0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R56C39B.C0 to     R56C39B.F0 SLICE_3143
ROUTE         2     1.042     R56C39B.F0 to     R57C37A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R57C37A.B0 to    R57C37A.FCO SLICE_2617
ROUTE         1     0.000    R57C37A.FCO to    R57C37B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R57C37B.FCI to    R57C37B.FCO SLICE_2618
ROUTE         1     0.000    R57C37B.FCO to    R57C37C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R57C37C.FCI to    R57C37C.FCO SLICE_2619
ROUTE         1     0.000    R57C37C.FCO to    R57C37D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R57C37D.FCI to    R57C37D.FCO SLICE_2620
ROUTE         1     0.000    R57C37D.FCO to    R57C38A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R57C38A.FCI to    R57C38A.FCO SLICE_2621
ROUTE         1     0.000    R57C38A.FCO to    R57C38B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R57C38B.FCI to    R57C38B.FCO SLICE_2622
ROUTE         1     0.000    R57C38B.FCO to    R57C38C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R57C38C.FCI to    R57C38C.FCO SLICE_2623
ROUTE         1     0.000    R57C38C.FCO to    R57C38D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R57C38D.FCI to    R57C38D.FCO SLICE_2624
ROUTE         1     0.000    R57C38D.FCO to    R57C39A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R57C39A.FCI to    R57C39A.FCO SLICE_2625
ROUTE         1     0.000    R57C39A.FCO to    R57C39B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R57C39B.FCI to    R57C39B.FCO SLICE_2626
ROUTE         1     0.000    R57C39B.FCO to    R57C39C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOF1_DE  ---     0.409    R57C39C.FCI to     R57C39C.F1 SLICE_2627
ROUTE         1     0.000     R57C39C.F1 to    R57C39C.DI1 un1_r_rst_dlycnt_4_cry_19_0_S1 (to i_clk_50m_c)
                  --------
                    6.281   (45.4% logic, 54.6% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C38B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C39C.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.978ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[19]  (to i_clk_50m_c +)

   Delay:               6.255ns  (45.1% logic, 54.9% route), 17 logic levels.

 Constraint Details:

      6.255ns physical path delay SLICE_2622 to SLICE_2627 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 13.978ns

 Physical Path Details:

      Data path SLICE_2622 to SLICE_2627:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R57C38B.CLK to     R57C38B.Q1 SLICE_2622 (from i_clk_50m_c)
ROUTE         3     0.864     R57C38B.Q1 to     R56C38B.A0 r_rst_dlycnt[10]
CTOF_DEL    ---     0.206     R56C38B.A0 to     R56C38B.F0 SLICE_12799
ROUTE         1     0.168     R56C38B.F0 to     R56C38C.D1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R56C38C.D1 to     R56C38C.F1 SLICE_10402
ROUTE         1     0.489     R56C38C.F1 to     R56C38C.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R56C38C.A0 to     R56C38C.F0 SLICE_10402
ROUTE         1     0.532     R56C38C.F0 to     R56C39D.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R56C39D.C0 to     R56C39D.F0 SLICE_10401
ROUTE         1     0.337     R56C39D.F0 to     R56C39B.C0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R56C39B.C0 to     R56C39B.F0 SLICE_3143
ROUTE         2     1.042     R56C39B.F0 to     R57C37A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R57C37A.B0 to    R57C37A.FCO SLICE_2617
ROUTE         1     0.000    R57C37A.FCO to    R57C37B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R57C37B.FCI to    R57C37B.FCO SLICE_2618
ROUTE         1     0.000    R57C37B.FCO to    R57C37C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R57C37C.FCI to    R57C37C.FCO SLICE_2619
ROUTE         1     0.000    R57C37C.FCO to    R57C37D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R57C37D.FCI to    R57C37D.FCO SLICE_2620
ROUTE         1     0.000    R57C37D.FCO to    R57C38A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R57C38A.FCI to    R57C38A.FCO SLICE_2621
ROUTE         1     0.000    R57C38A.FCO to    R57C38B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R57C38B.FCI to    R57C38B.FCO SLICE_2622
ROUTE         1     0.000    R57C38B.FCO to    R57C38C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R57C38C.FCI to    R57C38C.FCO SLICE_2623
ROUTE         1     0.000    R57C38C.FCO to    R57C38D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R57C38D.FCI to    R57C38D.FCO SLICE_2624
ROUTE         1     0.000    R57C38D.FCO to    R57C39A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R57C39A.FCI to    R57C39A.FCO SLICE_2625
ROUTE         1     0.000    R57C39A.FCO to    R57C39B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R57C39B.FCI to    R57C39B.FCO SLICE_2626
ROUTE         1     0.000    R57C39B.FCO to    R57C39C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOF0_DE  ---     0.383    R57C39C.FCI to     R57C39C.F0 SLICE_2627
ROUTE         1     0.000     R57C39C.F0 to    R57C39C.DI0 un1_r_rst_dlycnt_4_cry_19_0_S0 (to i_clk_50m_c)
                  --------
                    6.255   (45.1% logic, 54.9% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C38B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C39C.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.001ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[9]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[23]  (to i_clk_50m_c +)

   Delay:               6.232ns  (47.3% logic, 52.7% route), 19 logic levels.

 Constraint Details:

      6.232ns physical path delay SLICE_2622 to SLICE_0 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 14.001ns

 Physical Path Details:

      Data path SLICE_2622 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R57C38B.CLK to     R57C38B.Q0 SLICE_2622 (from i_clk_50m_c)
ROUTE         3     0.714     R57C38B.Q0 to     R56C38B.C0 r_rst_dlycnt[9]
CTOF_DEL    ---     0.206     R56C38B.C0 to     R56C38B.F0 SLICE_12799
ROUTE         1     0.168     R56C38B.F0 to     R56C38C.D1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R56C38C.D1 to     R56C38C.F1 SLICE_10402
ROUTE         1     0.489     R56C38C.F1 to     R56C38C.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R56C38C.A0 to     R56C38C.F0 SLICE_10402
ROUTE         1     0.532     R56C38C.F0 to     R56C39D.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R56C39D.C0 to     R56C39D.F0 SLICE_10401
ROUTE         1     0.337     R56C39D.F0 to     R56C39B.C0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R56C39B.C0 to     R56C39B.F0 SLICE_3143
ROUTE         2     1.042     R56C39B.F0 to     R57C37A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R57C37A.B0 to    R57C37A.FCO SLICE_2617
ROUTE         1     0.000    R57C37A.FCO to    R57C37B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R57C37B.FCI to    R57C37B.FCO SLICE_2618
ROUTE         1     0.000    R57C37B.FCO to    R57C37C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R57C37C.FCI to    R57C37C.FCO SLICE_2619
ROUTE         1     0.000    R57C37C.FCO to    R57C37D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R57C37D.FCI to    R57C37D.FCO SLICE_2620
ROUTE         1     0.000    R57C37D.FCO to    R57C38A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R57C38A.FCI to    R57C38A.FCO SLICE_2621
ROUTE         1     0.000    R57C38A.FCO to    R57C38B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R57C38B.FCI to    R57C38B.FCO SLICE_2622
ROUTE         1     0.000    R57C38B.FCO to    R57C38C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R57C38C.FCI to    R57C38C.FCO SLICE_2623
ROUTE         1     0.000    R57C38C.FCO to    R57C38D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R57C38D.FCI to    R57C38D.FCO SLICE_2624
ROUTE         1     0.000    R57C38D.FCO to    R57C39A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R57C39A.FCI to    R57C39A.FCO SLICE_2625
ROUTE         1     0.000    R57C39A.FCO to    R57C39B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R57C39B.FCI to    R57C39B.FCO SLICE_2626
ROUTE         1     0.000    R57C39B.FCO to    R57C39C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOFCO_D  ---     0.062    R57C39C.FCI to    R57C39C.FCO SLICE_2627
ROUTE         1     0.000    R57C39C.FCO to    R57C39D.FCI un1_r_rst_dlycnt_4_cry_20
FCITOFCO_D  ---     0.062    R57C39D.FCI to    R57C39D.FCO SLICE_2628
ROUTE         1     0.000    R57C39D.FCO to    R57C40A.FCI un1_r_rst_dlycnt_4_cry_22
FCITOF0_DE  ---     0.383    R57C40A.FCI to     R57C40A.F0 SLICE_0
ROUTE         1     0.000     R57C40A.F0 to    R57C40A.DI0 un1_r_rst_dlycnt_4_s_23_0_S0 (to i_clk_50m_c)
                  --------
                    6.232   (47.3% logic, 52.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C38B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C40A.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.017ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[18]  (to i_clk_50m_c +)

   Delay:               6.219ns  (44.8% logic, 55.2% route), 16 logic levels.

 Constraint Details:

      6.219ns physical path delay SLICE_2622 to SLICE_2626 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 20.236ns) by 14.017ns

 Physical Path Details:

      Data path SLICE_2622 to SLICE_2626:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R57C38B.CLK to     R57C38B.Q1 SLICE_2622 (from i_clk_50m_c)
ROUTE         3     0.864     R57C38B.Q1 to     R56C38B.A0 r_rst_dlycnt[10]
CTOF_DEL    ---     0.206     R56C38B.A0 to     R56C38B.F0 SLICE_12799
ROUTE         1     0.168     R56C38B.F0 to     R56C38C.D1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R56C38C.D1 to     R56C38C.F1 SLICE_10402
ROUTE         1     0.489     R56C38C.F1 to     R56C38C.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R56C38C.A0 to     R56C38C.F0 SLICE_10402
ROUTE         1     0.532     R56C38C.F0 to     R56C39D.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R56C39D.C0 to     R56C39D.F0 SLICE_10401
ROUTE         1     0.337     R56C39D.F0 to     R56C39B.C0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R56C39B.C0 to     R56C39B.F0 SLICE_3143
ROUTE         2     1.042     R56C39B.F0 to     R57C37A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R57C37A.B0 to    R57C37A.FCO SLICE_2617
ROUTE         1     0.000    R57C37A.FCO to    R57C37B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R57C37B.FCI to    R57C37B.FCO SLICE_2618
ROUTE         1     0.000    R57C37B.FCO to    R57C37C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R57C37C.FCI to    R57C37C.FCO SLICE_2619
ROUTE         1     0.000    R57C37C.FCO to    R57C37D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R57C37D.FCI to    R57C37D.FCO SLICE_2620
ROUTE         1     0.000    R57C37D.FCO to    R57C38A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R57C38A.FCI to    R57C38A.FCO SLICE_2621
ROUTE         1     0.000    R57C38A.FCO to    R57C38B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R57C38B.FCI to    R57C38B.FCO SLICE_2622
ROUTE         1     0.000    R57C38B.FCO to    R57C38C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R57C38C.FCI to    R57C38C.FCO SLICE_2623
ROUTE         1     0.000    R57C38C.FCO to    R57C38D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R57C38D.FCI to    R57C38D.FCO SLICE_2624
ROUTE         1     0.000    R57C38D.FCO to    R57C39A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R57C39A.FCI to    R57C39A.FCO SLICE_2625
ROUTE         1     0.000    R57C39A.FCO to    R57C39B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOF1_DE  ---     0.409    R57C39B.FCI to     R57C39B.F1 SLICE_2626
ROUTE         1     0.000     R57C39B.F1 to    R57C39B.DI1 un1_r_rst_dlycnt_4_cry_17_0_S1 (to i_clk_50m_c)
                  --------
                    6.219   (44.8% logic, 55.2% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C38B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C39B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.020ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[8]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[23]  (to i_clk_50m_c +)

   Delay:               6.213ns  (47.4% logic, 52.6% route), 19 logic levels.

 Constraint Details:

      6.213ns physical path delay SLICE_2621 to SLICE_0 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 14.020ns

 Physical Path Details:

      Data path SLICE_2621 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R57C38A.CLK to     R57C38A.Q1 SLICE_2621 (from i_clk_50m_c)
ROUTE         3     0.698     R57C38A.Q1 to     R56C38B.B0 r_rst_dlycnt[8]
CTOF_DEL    ---     0.206     R56C38B.B0 to     R56C38B.F0 SLICE_12799
ROUTE         1     0.168     R56C38B.F0 to     R56C38C.D1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R56C38C.D1 to     R56C38C.F1 SLICE_10402
ROUTE         1     0.489     R56C38C.F1 to     R56C38C.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R56C38C.A0 to     R56C38C.F0 SLICE_10402
ROUTE         1     0.532     R56C38C.F0 to     R56C39D.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R56C39D.C0 to     R56C39D.F0 SLICE_10401
ROUTE         1     0.337     R56C39D.F0 to     R56C39B.C0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R56C39B.C0 to     R56C39B.F0 SLICE_3143
ROUTE         2     1.042     R56C39B.F0 to     R57C37A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R57C37A.B0 to    R57C37A.FCO SLICE_2617
ROUTE         1     0.000    R57C37A.FCO to    R57C37B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R57C37B.FCI to    R57C37B.FCO SLICE_2618
ROUTE         1     0.000    R57C37B.FCO to    R57C37C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R57C37C.FCI to    R57C37C.FCO SLICE_2619
ROUTE         1     0.000    R57C37C.FCO to    R57C37D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R57C37D.FCI to    R57C37D.FCO SLICE_2620
ROUTE         1     0.000    R57C37D.FCO to    R57C38A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R57C38A.FCI to    R57C38A.FCO SLICE_2621
ROUTE         1     0.000    R57C38A.FCO to    R57C38B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R57C38B.FCI to    R57C38B.FCO SLICE_2622
ROUTE         1     0.000    R57C38B.FCO to    R57C38C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R57C38C.FCI to    R57C38C.FCO SLICE_2623
ROUTE         1     0.000    R57C38C.FCO to    R57C38D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R57C38D.FCI to    R57C38D.FCO SLICE_2624
ROUTE         1     0.000    R57C38D.FCO to    R57C39A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R57C39A.FCI to    R57C39A.FCO SLICE_2625
ROUTE         1     0.000    R57C39A.FCO to    R57C39B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R57C39B.FCI to    R57C39B.FCO SLICE_2626
ROUTE         1     0.000    R57C39B.FCO to    R57C39C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOFCO_D  ---     0.062    R57C39C.FCI to    R57C39C.FCO SLICE_2627
ROUTE         1     0.000    R57C39C.FCO to    R57C39D.FCI un1_r_rst_dlycnt_4_cry_20
FCITOFCO_D  ---     0.062    R57C39D.FCI to    R57C39D.FCO SLICE_2628
ROUTE         1     0.000    R57C39D.FCO to    R57C40A.FCI un1_r_rst_dlycnt_4_cry_22
FCITOF0_DE  ---     0.383    R57C40A.FCI to     R57C40A.F0 SLICE_0
ROUTE         1     0.000     R57C40A.F0 to    R57C40A.DI0 un1_r_rst_dlycnt_4_s_23_0_S0 (to i_clk_50m_c)
                  --------
                    6.213   (47.4% logic, 52.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2621:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C38A.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C40A.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.040ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[17]  (to i_clk_50m_c +)

   Delay:               6.193ns  (44.6% logic, 55.4% route), 16 logic levels.

 Constraint Details:

      6.193ns physical path delay SLICE_2622 to SLICE_2626 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 14.040ns

 Physical Path Details:

      Data path SLICE_2622 to SLICE_2626:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R57C38B.CLK to     R57C38B.Q1 SLICE_2622 (from i_clk_50m_c)
ROUTE         3     0.864     R57C38B.Q1 to     R56C38B.A0 r_rst_dlycnt[10]
CTOF_DEL    ---     0.206     R56C38B.A0 to     R56C38B.F0 SLICE_12799
ROUTE         1     0.168     R56C38B.F0 to     R56C38C.D1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R56C38C.D1 to     R56C38C.F1 SLICE_10402
ROUTE         1     0.489     R56C38C.F1 to     R56C38C.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R56C38C.A0 to     R56C38C.F0 SLICE_10402
ROUTE         1     0.532     R56C38C.F0 to     R56C39D.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R56C39D.C0 to     R56C39D.F0 SLICE_10401
ROUTE         1     0.337     R56C39D.F0 to     R56C39B.C0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R56C39B.C0 to     R56C39B.F0 SLICE_3143
ROUTE         2     1.042     R56C39B.F0 to     R57C37A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R57C37A.B0 to    R57C37A.FCO SLICE_2617
ROUTE         1     0.000    R57C37A.FCO to    R57C37B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R57C37B.FCI to    R57C37B.FCO SLICE_2618
ROUTE         1     0.000    R57C37B.FCO to    R57C37C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R57C37C.FCI to    R57C37C.FCO SLICE_2619
ROUTE         1     0.000    R57C37C.FCO to    R57C37D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R57C37D.FCI to    R57C37D.FCO SLICE_2620
ROUTE         1     0.000    R57C37D.FCO to    R57C38A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R57C38A.FCI to    R57C38A.FCO SLICE_2621
ROUTE         1     0.000    R57C38A.FCO to    R57C38B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R57C38B.FCI to    R57C38B.FCO SLICE_2622
ROUTE         1     0.000    R57C38B.FCO to    R57C38C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R57C38C.FCI to    R57C38C.FCO SLICE_2623
ROUTE         1     0.000    R57C38C.FCO to    R57C38D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R57C38D.FCI to    R57C38D.FCO SLICE_2624
ROUTE         1     0.000    R57C38D.FCO to    R57C39A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R57C39A.FCI to    R57C39A.FCO SLICE_2625
ROUTE         1     0.000    R57C39A.FCO to    R57C39B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOF0_DE  ---     0.383    R57C39B.FCI to     R57C39B.F0 SLICE_2626
ROUTE         1     0.000     R57C39B.F0 to    R57C39B.DI0 un1_r_rst_dlycnt_4_cry_17_0_S0 (to i_clk_50m_c)
                  --------
                    6.193   (44.6% logic, 55.4% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C38B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C39B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.040ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[9]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[22]  (to i_clk_50m_c +)

   Delay:               6.196ns  (47.0% logic, 53.0% route), 18 logic levels.

 Constraint Details:

      6.196ns physical path delay SLICE_2622 to SLICE_2628 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 20.236ns) by 14.040ns

 Physical Path Details:

      Data path SLICE_2622 to SLICE_2628:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R57C38B.CLK to     R57C38B.Q0 SLICE_2622 (from i_clk_50m_c)
ROUTE         3     0.714     R57C38B.Q0 to     R56C38B.C0 r_rst_dlycnt[9]
CTOF_DEL    ---     0.206     R56C38B.C0 to     R56C38B.F0 SLICE_12799
ROUTE         1     0.168     R56C38B.F0 to     R56C38C.D1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R56C38C.D1 to     R56C38C.F1 SLICE_10402
ROUTE         1     0.489     R56C38C.F1 to     R56C38C.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R56C38C.A0 to     R56C38C.F0 SLICE_10402
ROUTE         1     0.532     R56C38C.F0 to     R56C39D.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R56C39D.C0 to     R56C39D.F0 SLICE_10401
ROUTE         1     0.337     R56C39D.F0 to     R56C39B.C0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R56C39B.C0 to     R56C39B.F0 SLICE_3143
ROUTE         2     1.042     R56C39B.F0 to     R57C37A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R57C37A.B0 to    R57C37A.FCO SLICE_2617
ROUTE         1     0.000    R57C37A.FCO to    R57C37B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R57C37B.FCI to    R57C37B.FCO SLICE_2618
ROUTE         1     0.000    R57C37B.FCO to    R57C37C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R57C37C.FCI to    R57C37C.FCO SLICE_2619
ROUTE         1     0.000    R57C37C.FCO to    R57C37D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R57C37D.FCI to    R57C37D.FCO SLICE_2620
ROUTE         1     0.000    R57C37D.FCO to    R57C38A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R57C38A.FCI to    R57C38A.FCO SLICE_2621
ROUTE         1     0.000    R57C38A.FCO to    R57C38B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R57C38B.FCI to    R57C38B.FCO SLICE_2622
ROUTE         1     0.000    R57C38B.FCO to    R57C38C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R57C38C.FCI to    R57C38C.FCO SLICE_2623
ROUTE         1     0.000    R57C38C.FCO to    R57C38D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R57C38D.FCI to    R57C38D.FCO SLICE_2624
ROUTE         1     0.000    R57C38D.FCO to    R57C39A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R57C39A.FCI to    R57C39A.FCO SLICE_2625
ROUTE         1     0.000    R57C39A.FCO to    R57C39B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R57C39B.FCI to    R57C39B.FCO SLICE_2626
ROUTE         1     0.000    R57C39B.FCO to    R57C39C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOFCO_D  ---     0.062    R57C39C.FCI to    R57C39C.FCO SLICE_2627
ROUTE         1     0.000    R57C39C.FCO to    R57C39D.FCI un1_r_rst_dlycnt_4_cry_20
FCITOF1_DE  ---     0.409    R57C39D.FCI to     R57C39D.F1 SLICE_2628
ROUTE         1     0.000     R57C39D.F1 to    R57C39D.DI1 un1_r_rst_dlycnt_4_cry_21_0_S1 (to i_clk_50m_c)
                  --------
                    6.196   (47.0% logic, 53.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C38B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R57C39D.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

Report:  162.707MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;
            623 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.510ns (weighted slack = 1.020ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_mpt2042_cfg/r_module_en  (from w_pll_100m +)
   Destination:    FF         Data in        u2_iddr_init/r_iddr_alignwd  (to w_pll_150m +)

   Delay:               2.941ns  (22.4% logic, 77.6% route), 2 logic levels.

 Constraint Details:

      2.941ns physical path delay u_mpt2042_top/SLICE_8534 to u2_iddr_init/SLICE_8413 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 6.667ns)
      3.334ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 3.451ns) by 0.510ns

 Physical Path Details:

      Data path u_mpt2042_top/SLICE_8534 to u2_iddr_init/SLICE_8413:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R32C28B.CLK to     R32C28B.Q1 u_mpt2042_top/SLICE_8534 (from w_pll_100m)
ROUTE        16     1.468     R32C28B.Q1 to     R30C32B.B0 w_tdc_module_en2
CTOF_DEL    ---     0.206     R30C32B.B0 to     R30C32B.F0 u2_iddr_init/SLICE_11285
ROUTE         1     0.813     R30C32B.F0 to     R27C34B.CE u2_iddr_init/r_iddr_alignwd_0_sqmuxa_i (to w_pll_150m)
                  --------
                    2.941   (22.4% logic, 77.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_mpt2042_top/SLICE_8534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R32C28B.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_iddr_init/SLICE_8413:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R27C34B.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u2_iddr_init/r_iddr_alignwd  (to w_pll_150m +)

   Delay:               4.242ns  (10.8% logic, 89.2% route), 1 logic levels.

 Constraint Details:

      4.242ns physical path delay SLICE_11254 to u2_iddr_init/SLICE_8413 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.679ns LSRREC_SET requirement (totaling 5.988ns) by 1.746ns

 Physical Path Details:

      Data path SLICE_11254 to u2_iddr_init/SLICE_8413:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.785     R33C54A.Q0 to    R27C34B.LSR r2_150mrst_sync (to w_pll_150m)
                  --------
                    4.242   (10.8% logic, 89.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u2_iddr_init/SLICE_8413:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R27C34B.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u2_iddr_init/r1_init_start_hit  (to w_pll_150m +)

   Delay:               4.242ns  (10.8% logic, 89.2% route), 1 logic levels.

 Constraint Details:

      4.242ns physical path delay SLICE_11254 to u2_iddr_init/SLICE_3547 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.679ns LSRREC_SET requirement (totaling 5.988ns) by 1.746ns

 Physical Path Details:

      Data path SLICE_11254 to u2_iddr_init/SLICE_3547:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.785     R33C54A.Q0 to    R31C32B.LSR r2_150mrst_sync (to w_pll_150m)
                  --------
                    4.242   (10.8% logic, 89.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u2_iddr_init/SLICE_3547:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R31C32B.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_init/r1_init_start_hit  (to w_pll_150m +)

   Delay:               4.242ns  (10.8% logic, 89.2% route), 1 logic levels.

 Constraint Details:

      4.242ns physical path delay SLICE_11254 to u1_iddr_init/SLICE_3180 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.679ns LSRREC_SET requirement (totaling 5.988ns) by 1.746ns

 Physical Path Details:

      Data path SLICE_11254 to u1_iddr_init/SLICE_3180:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.785     R33C54A.Q0 to    R41C32B.LSR r2_150mrst_sync (to w_pll_150m)
                  --------
                    4.242   (10.8% logic, 89.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_init/SLICE_3180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R41C32B.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_init/r_init_cnt[4]  (to w_pll_150m +)
                   FF                        u1_iddr_init/r_init_cnt[3]

   Delay:               4.242ns  (10.8% logic, 89.2% route), 1 logic levels.

 Constraint Details:

      4.242ns physical path delay SLICE_11254 to u1_iddr_init/SLICE_475 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.679ns LSRREC_SET requirement (totaling 5.988ns) by 1.746ns

 Physical Path Details:

      Data path SLICE_11254 to u1_iddr_init/SLICE_475:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.785     R33C54A.Q0 to    R42C31C.LSR r2_150mrst_sync (to w_pll_150m)
                  --------
                    4.242   (10.8% logic, 89.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_init/SLICE_475:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R42C31C.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_init/r0_init_start_hit  (to w_pll_150m +)

   Delay:               4.242ns  (10.8% logic, 89.2% route), 1 logic levels.

 Constraint Details:

      4.242ns physical path delay SLICE_11254 to u1_iddr_init/SLICE_3179 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.679ns LSRREC_SET requirement (totaling 5.988ns) by 1.746ns

 Physical Path Details:

      Data path SLICE_11254 to u1_iddr_init/SLICE_3179:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.785     R33C54A.Q0 to    R41C31D.LSR r2_150mrst_sync (to w_pll_150m)
                  --------
                    4.242   (10.8% logic, 89.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_init/SLICE_3179:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R41C31D.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_init/r_iddr_alignwd  (to w_pll_150m +)

   Delay:               4.242ns  (10.8% logic, 89.2% route), 1 logic levels.

 Constraint Details:

      4.242ns physical path delay SLICE_11254 to u1_iddr_init/SLICE_8412 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.679ns LSRREC_SET requirement (totaling 5.988ns) by 1.746ns

 Physical Path Details:

      Data path SLICE_11254 to u1_iddr_init/SLICE_8412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.785     R33C54A.Q0 to    R41C32C.LSR r2_150mrst_sync (to w_pll_150m)
                  --------
                    4.242   (10.8% logic, 89.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_init/SLICE_8412:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R41C32C.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u2_iddr_init/r_init_cnt[2]  (to w_pll_150m +)
                   FF                        u2_iddr_init/r_init_cnt[1]

   Delay:               4.242ns  (10.8% logic, 89.2% route), 1 logic levels.

 Constraint Details:

      4.242ns physical path delay SLICE_11254 to u2_iddr_init/SLICE_469 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.679ns LSRREC_SET requirement (totaling 5.988ns) by 1.746ns

 Physical Path Details:

      Data path SLICE_11254 to u2_iddr_init/SLICE_469:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.785     R33C54A.Q0 to    R16C33B.LSR r2_150mrst_sync (to w_pll_150m)
                  --------
                    4.242   (10.8% logic, 89.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u2_iddr_init/SLICE_469:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R16C33B.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_init/r_init_cnt[2]  (to w_pll_150m +)
                   FF                        u1_iddr_init/r_init_cnt[1]

   Delay:               4.242ns  (10.8% logic, 89.2% route), 1 logic levels.

 Constraint Details:

      4.242ns physical path delay SLICE_11254 to u1_iddr_init/SLICE_474 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.679ns LSRREC_SET requirement (totaling 5.988ns) by 1.746ns

 Physical Path Details:

      Data path SLICE_11254 to u1_iddr_init/SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.785     R33C54A.Q0 to    R42C31B.LSR r2_150mrst_sync (to w_pll_150m)
                  --------
                    4.242   (10.8% logic, 89.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_init/SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R42C31B.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_init/r_iddr_update  (to w_pll_150m +)

   Delay:               4.242ns  (10.8% logic, 89.2% route), 1 logic levels.

 Constraint Details:

      4.242ns physical path delay SLICE_11254 to u1_iddr_init/SLICE_8414 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.679ns LSRREC_SET requirement (totaling 5.988ns) by 1.746ns

 Physical Path Details:

      Data path SLICE_11254 to u1_iddr_init/SLICE_8414:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.785     R33C54A.Q0 to    R42C30B.LSR r2_150mrst_sync (to w_pll_150m)
                  --------
                    4.242   (10.8% logic, 89.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_init/SLICE_8414:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R42C30B.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

Report:  177.054MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;
            4096 items scored, 254 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.588ns (weighted slack = -4.764ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_28  (to w_pll_100m +)
                   FF                        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_29

   Delay:               4.242ns  (10.8% logic, 89.2% route), 1 logic levels.

 Constraint Details:

      4.242ns physical path delay SLICE_11254 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_7645 exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.679ns LSRREC_SET requirement (totaling 2.654ns) by 1.588ns

 Physical Path Details:

      Data path SLICE_11254 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_7645:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.785     R33C54A.Q0 to    R57C47D.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    4.242   (10.8% logic, 89.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_7645:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R57C47D.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.588ns (weighted slack = -4.764ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_26  (to w_pll_100m +)
                   FF                        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_27

   Delay:               4.242ns  (10.8% logic, 89.2% route), 1 logic levels.

 Constraint Details:

      4.242ns physical path delay SLICE_11254 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_7646 exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.679ns LSRREC_SET requirement (totaling 2.654ns) by 1.588ns

 Physical Path Details:

      Data path SLICE_11254 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_7646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.785     R33C54A.Q0 to    R57C47C.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    4.242   (10.8% logic, 89.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_7646:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R57C47C.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.400ns (weighted slack = -1.200ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top_u2_mpt2042_spi_master_r_spi_dclkio  (to w_pll_100m +)

   Delay:               3.711ns  (12.3% logic, 87.7% route), 1 logic levels.

 Constraint Details:

      3.711ns physical path delay SLICE_11254 to o_tdc_spi_clk[1]_MGIOL exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
     -0.088ns skew and
      0.000ns feedback compensation and
      0.110ns RSTREC_SET requirement (totaling 3.311ns) by 0.400ns

 Physical Path Details:

      Data path SLICE_11254 to o_tdc_spi_clk[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.254     R33C54A.Q0 to   IOL_T80B.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    3.711   (12.3% logic, 87.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to o_tdc_spi_clk[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.350  PLL_TR0.CLKOS to   IOL_T80B.CLK w_pll_100m
                  --------
                    5.900   (18.1% logic, 81.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.400ns (weighted slack = -1.200ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top_u2_mpt2042_spi_master_r_spi_mosiio  (to w_pll_100m +)

   Delay:               3.711ns  (12.3% logic, 87.7% route), 1 logic levels.

 Constraint Details:

      3.711ns physical path delay SLICE_11254 to o_tdc_spi_mosi[1]_MGIOL exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
     -0.088ns skew and
      0.000ns feedback compensation and
      0.110ns RSTREC_SET requirement (totaling 3.311ns) by 0.400ns

 Physical Path Details:

      Data path SLICE_11254 to o_tdc_spi_mosi[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.254     R33C54A.Q0 to   IOL_T83B.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    3.711   (12.3% logic, 87.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to o_tdc_spi_mosi[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.350  PLL_TR0.CLKOS to   IOL_T83B.CLK w_pll_100m
                  --------
                    5.900   (18.1% logic, 81.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.305ns (weighted slack = -0.915ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top_u2_mpt2042_cfg_r_spi_ssnio  (to w_pll_100m +)

   Delay:               3.616ns  (12.6% logic, 87.4% route), 1 logic levels.

 Constraint Details:

      3.616ns physical path delay SLICE_11254 to o_tdc_spi_ssn[1]_MGIOL exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
     -0.088ns skew and
      0.000ns feedback compensation and
      0.110ns RSTREC_SET requirement (totaling 3.311ns) by 0.305ns

 Physical Path Details:

      Data path SLICE_11254 to o_tdc_spi_ssn[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.159     R33C54A.Q0 to   IOL_T83A.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    3.616   (12.6% logic, 87.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to o_tdc_spi_ssn[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.350  PLL_TR0.CLKOS to   IOL_T83A.CLK w_pll_100m
                  --------
                    5.900   (18.1% logic, 81.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.290ns (weighted slack = -0.870ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top_u2_mpt2042_spi_master_r_spi_rdbyteio[0]  (to w_pll_100m +)

   Delay:               3.616ns  (12.6% logic, 87.4% route), 1 logic levels.

 Constraint Details:

      3.616ns physical path delay SLICE_11254 to i_tdc_spi_miso[1]_MGIOL exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
     -0.088ns skew and
      0.000ns feedback compensation and
      0.095ns RSTREC_SET requirement (totaling 3.326ns) by 0.290ns

 Physical Path Details:

      Data path SLICE_11254 to i_tdc_spi_miso[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C54A.CLK to     R33C54A.Q0 SLICE_11254 (from w_pll_150m)
ROUTE       577     3.159     R33C54A.Q0 to   IOL_T85B.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    3.616   (12.6% logic, 87.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to i_tdc_spi_miso[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.350  PLL_TR0.CLKOS to   IOL_T85B.CLK w_pll_100m
                  --------
                    5.900   (18.1% logic, 81.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.721ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_datagram_parser/r_byte_txcnt_fast[1]  (from w_pll_100m +)
   Destination:    FF         Data in        u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[6]  (to w_pll_100m +)

   Delay:              10.954ns  (35.4% logic, 64.6% route), 16 logic levels.

 Constraint Details:

     10.954ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1322 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6461 exceeds
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 0.721ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1322 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6461:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R29C44B.CLK to     R29C44B.Q0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1322 (from w_pll_100m)
ROUTE         3     1.601     R29C44B.Q0 to     R35C46B.B0 u_eth_top/u_udpcom_control/u_datagram_parser/r_byte_txcnt_fast[1]
C0TOFCO_DE  ---     0.398     R35C46B.B0 to    R35C46B.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1414
ROUTE         1     0.000    R35C46B.FCO to    R35C46C.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_2
FCITOFCO_D  ---     0.062    R35C46C.FCI to    R35C46C.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1415
ROUTE         1     0.000    R35C46C.FCO to    R35C46D.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_4
FCITOFCO_D  ---     0.062    R35C46D.FCI to    R35C46D.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1416
ROUTE         1     0.000    R35C46D.FCO to    R35C47A.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_6
FCITOFCO_D  ---     0.062    R35C47A.FCI to    R35C47A.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1417
ROUTE         1     0.000    R35C47A.FCO to    R35C47B.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_8
FCITOF0_DE  ---     0.383    R35C47B.FCI to     R35C47B.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1418
ROUTE         2     1.082     R35C47B.F0 to     R35C42C.B1 u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_6_9
C1TOFCO_DE  ---     0.398     R35C42C.B1 to    R35C42C.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1581
ROUTE         1     0.000    R35C42C.FCO to    R35C42D.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_2_0_data_tmp[4]
FCITOFCO_D  ---     0.062    R35C42D.FCI to    R35C42D.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1582
ROUTE         1     0.000    R35C42D.FCO to    R35C43A.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_2_0_data_tmp[6]
FCITOF1_DE  ---     0.409    R35C43A.FCI to     R35C43A.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1583
ROUTE         8     1.132     R35C43A.F1 to     R29C42A.D0 u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_2_0_I_21_0_S1
CTOF_DEL    ---     0.206     R29C42A.D0 to     R29C42A.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9651
ROUTE         2     0.660     R29C42A.F0 to     R29C42D.A1 u_eth_top/u_udpcom_control/u_datagram_parser/un1_m1_e_0_0
CTOF_DEL    ---     0.206     R29C42D.A1 to     R29C42D.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9583
ROUTE        13     0.424     R29C42D.F1 to     R29C43B.D1 u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5_mux_0
CTOF_DEL    ---     0.206     R29C43B.D1 to     R29C43B.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_10901
ROUTE         1     0.875     R29C43B.F1 to     R27C41D.B1 u_eth_top/u_udpcom_control/u_datagram_parser/N_676
CTOOFX_DEL  ---     0.352     R27C41D.B1 to   R27C41D.OFX0 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_60[6]/SLICE_8608
ROUTE         1     0.000   R27C41D.OFX0 to    R27C41C.FXA u_eth_top/u_udpcom_control/u_datagram_parser/N_1090
FXTOF_DEL   ---     0.207    R27C41C.FXA to   R27C41C.OFX1 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_59[6]/SLICE_8672
ROUTE         1     0.766   R27C41C.OFX1 to     R30C42D.D0 u_eth_top/u_udpcom_control/u_datagram_parser/N_1182
CTOF_DEL    ---     0.206     R30C42D.D0 to     R30C42D.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9555
ROUTE         1     0.532     R30C42D.F0 to     R30C44A.C0 u_eth_top/u_udpcom_control/u_datagram_parser/N_1242
CTOF_DEL    ---     0.206     R30C44A.C0 to     R30C44A.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6461
ROUTE         1     0.000     R30C44A.F0 to    R30C44A.DI0 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113[6] (to w_pll_100m)
                  --------
                   10.954   (35.4% logic, 64.6% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1322:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262  PLL_TR0.CLKOS to    R29C44B.CLK w_pll_100m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262  PLL_TR0.CLKOS to    R30C44A.CLK w_pll_100m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.667ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_datagram_parser/r_byte_txcnt_fast[3]  (from w_pll_100m +)
   Destination:    FF         Data in        u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[6]  (to w_pll_100m +)

   Delay:              10.900ns  (35.0% logic, 65.0% route), 15 logic levels.

 Constraint Details:

     10.900ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1323 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6461 exceeds
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 0.667ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1323 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6461:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R29C44C.CLK to     R29C44C.Q0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1323 (from w_pll_100m)
ROUTE         7     1.609     R29C44C.Q0 to     R35C46C.B0 u_eth_top/u_udpcom_control/u_datagram_parser/r_byte_txcnt_fast[3]
C0TOFCO_DE  ---     0.398     R35C46C.B0 to    R35C46C.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1415
ROUTE         1     0.000    R35C46C.FCO to    R35C46D.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_4
FCITOFCO_D  ---     0.062    R35C46D.FCI to    R35C46D.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1416
ROUTE         1     0.000    R35C46D.FCO to    R35C47A.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_6
FCITOFCO_D  ---     0.062    R35C47A.FCI to    R35C47A.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1417
ROUTE         1     0.000    R35C47A.FCO to    R35C47B.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_8
FCITOF0_DE  ---     0.383    R35C47B.FCI to     R35C47B.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1418
ROUTE         2     1.082     R35C47B.F0 to     R35C42C.B1 u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_6_9
C1TOFCO_DE  ---     0.398     R35C42C.B1 to    R35C42C.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1581
ROUTE         1     0.000    R35C42C.FCO to    R35C42D.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_2_0_data_tmp[4]
FCITOFCO_D  ---     0.062    R35C42D.FCI to    R35C42D.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1582
ROUTE         1     0.000    R35C42D.FCO to    R35C43A.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_2_0_data_tmp[6]
FCITOF1_DE  ---     0.409    R35C43A.FCI to     R35C43A.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1583
ROUTE         8     1.132     R35C43A.F1 to     R29C42A.D0 u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_2_0_I_21_0_S1
CTOF_DEL    ---     0.206     R29C42A.D0 to     R29C42A.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9651
ROUTE         2     0.660     R29C42A.F0 to     R29C42D.A1 u_eth_top/u_udpcom_control/u_datagram_parser/un1_m1_e_0_0
CTOF_DEL    ---     0.206     R29C42D.A1 to     R29C42D.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9583
ROUTE        13     0.424     R29C42D.F1 to     R29C43B.D1 u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5_mux_0
CTOF_DEL    ---     0.206     R29C43B.D1 to     R29C43B.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_10901
ROUTE         1     0.875     R29C43B.F1 to     R27C41D.B1 u_eth_top/u_udpcom_control/u_datagram_parser/N_676
CTOOFX_DEL  ---     0.352     R27C41D.B1 to   R27C41D.OFX0 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_60[6]/SLICE_8608
ROUTE         1     0.000   R27C41D.OFX0 to    R27C41C.FXA u_eth_top/u_udpcom_control/u_datagram_parser/N_1090
FXTOF_DEL   ---     0.207    R27C41C.FXA to   R27C41C.OFX1 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_59[6]/SLICE_8672
ROUTE         1     0.766   R27C41C.OFX1 to     R30C42D.D0 u_eth_top/u_udpcom_control/u_datagram_parser/N_1182
CTOF_DEL    ---     0.206     R30C42D.D0 to     R30C42D.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9555
ROUTE         1     0.532     R30C42D.F0 to     R30C44A.C0 u_eth_top/u_udpcom_control/u_datagram_parser/N_1242
CTOF_DEL    ---     0.206     R30C44A.C0 to     R30C44A.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6461
ROUTE         1     0.000     R30C44A.F0 to    R30C44A.DI0 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113[6] (to w_pll_100m)
                  --------
                   10.900   (35.0% logic, 65.0% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1323:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262  PLL_TR0.CLKOS to    R29C44C.CLK w_pll_100m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262  PLL_TR0.CLKOS to    R30C44A.CLK w_pll_100m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.566ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_datagram_parser/r_ret_code[8]  (from w_pll_100m +)
   Destination:    FF         Data in        u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[5]  (to w_pll_100m +)

   Delay:              10.802ns  (23.3% logic, 76.7% route), 11 logic levels.

 Constraint Details:

     10.802ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6424 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6460 exceeds
     10.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 10.236ns) by 0.566ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6424 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6460:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R27C40B.CLK to     R27C40B.Q0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6424 (from w_pll_100m)
ROUTE         2     1.484     R27C40B.Q0 to     R29C42C.B0 u_eth_top/u_udpcom_control/u_datagram_parser/r_ret_code[8]
CTOF_DEL    ---     0.206     R29C42C.B0 to     R29C42C.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_10732
ROUTE         1     1.053     R29C42C.F0 to     R31C42D.A1 u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_ret_code_1_8
CTOF_DEL    ---     0.206     R31C42D.A1 to     R31C42D.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9608
ROUTE        16     1.255     R31C42D.F1 to     R31C44A.D1 u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_ret_code_1
CTOF_DEL    ---     0.206     R31C44A.D1 to     R31C44A.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9556
ROUTE        14     0.651     R31C44A.F1 to     R28C45C.D0 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata300
CTOF_DEL    ---     0.206     R28C45C.D0 to     R28C45C.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9648
ROUTE         1     0.695     R28C45C.F0 to     R28C44D.A0 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_13_sqmuxa_3_0
CTOF_DEL    ---     0.206     R28C44D.A0 to     R28C44D.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9601
ROUTE         6     0.343     R28C44D.F0 to     R28C44D.D1 u_eth_top/u_udpcom_control/u_datagram_parser/r_N_4
CTOF_DEL    ---     0.206     R28C44D.D1 to     R28C44D.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9601
ROUTE         1     1.035     R28C44D.F1 to     R30C42D.B1 u_eth_top/u_udpcom_control/u_datagram_parser/g0_0
CTOF_DEL    ---     0.206     R30C42D.B1 to     R30C42D.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9555
ROUTE        10     0.748     R30C42D.F1 to     R30C44C.A0 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_sn_N_4_3
CTOF_DEL    ---     0.206     R30C44C.A0 to     R30C44C.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9013
ROUTE         1     0.337     R30C44C.F0 to     R30C44C.C1 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_77_1[5]
CTOF_DEL    ---     0.206     R30C44C.C1 to     R30C44C.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9013
ROUTE         1     0.684     R30C44C.F1 to     R28C44B.A1 u_eth_top/u_udpcom_control/u_datagram_parser/N_1241
CTOF_DEL    ---     0.206     R28C44B.A1 to     R28C44B.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6460
ROUTE         1     0.000     R28C44B.F1 to    R28C44B.DI1 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113[5] (to w_pll_100m)
                  --------
                   10.802   (23.3% logic, 76.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6424:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262  PLL_TR0.CLKOS to    R27C40B.CLK w_pll_100m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6460:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262  PLL_TR0.CLKOS to    R28C44B.CLK w_pll_100m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.563ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_datagram_parser/r_byte_txcnt_fast[1]  (from w_pll_100m +)
   Destination:    FF         Data in        u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[7]  (to w_pll_100m +)

   Delay:              10.799ns  (32.8% logic, 67.2% route), 15 logic levels.

 Constraint Details:

     10.799ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1322 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6461 exceeds
     10.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 10.236ns) by 0.563ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1322 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6461:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R29C44B.CLK to     R29C44B.Q0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1322 (from w_pll_100m)
ROUTE         3     1.601     R29C44B.Q0 to     R35C46B.B0 u_eth_top/u_udpcom_control/u_datagram_parser/r_byte_txcnt_fast[1]
C0TOFCO_DE  ---     0.398     R35C46B.B0 to    R35C46B.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1414
ROUTE         1     0.000    R35C46B.FCO to    R35C46C.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_2
FCITOFCO_D  ---     0.062    R35C46C.FCI to    R35C46C.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1415
ROUTE         1     0.000    R35C46C.FCO to    R35C46D.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_4
FCITOFCO_D  ---     0.062    R35C46D.FCI to    R35C46D.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1416
ROUTE         1     0.000    R35C46D.FCO to    R35C47A.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_6
FCITOFCO_D  ---     0.062    R35C47A.FCI to    R35C47A.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1417
ROUTE         1     0.000    R35C47A.FCO to    R35C47B.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_8
FCITOF0_DE  ---     0.383    R35C47B.FCI to     R35C47B.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1418
ROUTE         2     1.082     R35C47B.F0 to     R35C42C.B1 u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_6_9
C1TOFCO_DE  ---     0.398     R35C42C.B1 to    R35C42C.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1581
ROUTE         1     0.000    R35C42C.FCO to    R35C42D.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_2_0_data_tmp[4]
FCITOFCO_D  ---     0.062    R35C42D.FCI to    R35C42D.FCO u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1582
ROUTE         1     0.000    R35C42D.FCO to    R35C43A.FCI u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_2_0_data_tmp[6]
FCITOF1_DE  ---     0.409    R35C43A.FCI to     R35C43A.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1583
ROUTE         8     1.132     R35C43A.F1 to     R29C42A.D0 u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_2_0_I_21_0_S1
CTOF_DEL    ---     0.206     R29C42A.D0 to     R29C42A.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9651
ROUTE         2     0.660     R29C42A.F0 to     R29C42D.A1 u_eth_top/u_udpcom_control/u_datagram_parser/un1_m1_e_0_0
CTOF_DEL    ---     0.206     R29C42D.A1 to     R29C42D.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9583
ROUTE        13     1.027     R29C42D.F1 to     R31C50B.C0 u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5_mux_0
CTOF_DEL    ---     0.206     R31C50B.C0 to     R31C50B.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9689
ROUTE         3     0.351     R31C50B.F0 to     R31C50D.M0 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_sn_N_4_2
MTOF_DEL    ---     0.223     R31C50D.M0 to   R31C50D.OFX0 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_71_bm[7]/SLICE_8604
ROUTE         1     0.907   R31C50D.OFX0 to     R30C44D.B1 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_71_bm[7]
CTOF_DEL    ---     0.206     R30C44D.B1 to     R30C44D.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9014
ROUTE         1     0.493     R30C44D.F1 to     R30C44A.C1 u_eth_top/u_udpcom_control/u_datagram_parser/N_1243
CTOF_DEL    ---     0.206     R30C44A.C1 to     R30C44A.F1 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6461
ROUTE         1     0.000     R30C44A.F1 to    R30C44A.DI1 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113[7] (to w_pll_100m)
                  --------
                   10.799   (32.8% logic, 67.2% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_1322:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262  PLL_TR0.CLKOS to    R29C44B.CLK w_pll_100m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262  PLL_TR0.CLKOS to    R30C44A.CLK w_pll_100m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  67.737MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;
            291 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 14.814ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0(ASIC)  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top_u_rmii_top_u_rmii_tx_o_ethphy_txdio[1]  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               5.057ns  (16.6% logic, 83.4% route), 1 logic levels.

 Constraint Details:

      5.057ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0 to o_ethphy_txd[1]_MGIOL meets
     20.000ns delay constraint less
      0.000ns skew and
      0.129ns DO_SET requirement (totaling 19.871ns) by 14.814ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0 to o_ethphy_txd[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.841 *R_R58C28.CLKB to *R_R58C28.DOB1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1     4.216 *R_R58C28.DOB1 to *L_T6A.TXDATA0 u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txd_rst1 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    5.057   (16.6% logic, 83.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.350  PLL_TL0.CLKOS to *R_R58C28.CLKB u_eth_top.w_ethphy_refclk_90
                  --------
                    2.350   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to o_ethphy_txd[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.350  PLL_TL0.CLKOS to    IOL_T6A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.980ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0(ASIC)  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top_u_rmii_top_u_rmii_tx_o_ethphy_txdio[0]  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.891ns  (17.2% logic, 82.8% route), 1 logic levels.

 Constraint Details:

      4.891ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0 to o_ethphy_txd[0]_MGIOL meets
     20.000ns delay constraint less
      0.000ns skew and
      0.129ns DO_SET requirement (totaling 19.871ns) by 14.980ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0 to o_ethphy_txd[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.841 *R_R58C28.CLKB to *R_R58C28.DOB0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1     4.050 *R_R58C28.DOB0 to *L_T6B.TXDATA0 u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txd_rst0 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.891   (17.2% logic, 82.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.350  PLL_TL0.CLKOS to *R_R58C28.CLKB u_eth_top.w_ethphy_refclk_90
                  --------
                    2.350   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to o_ethphy_txd[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.350  PLL_TL0.CLKOS to    IOL_T6B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.622ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_15  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.611ns  (39.8% logic, 60.2% route), 8 logic levels.

 Constraint Details:

      4.611ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.622ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R63C28B.CLK to     R63C28B.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     1.159     R63C28B.Q1 to     R66C28D.B0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r212
CTOF_DEL    ---     0.206     R66C28D.B0 to     R66C28D.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9939
ROUTE         8     0.579     R66C28D.F0 to     R66C27A.C0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_0
CTOF_DEL    ---     0.206     R66C27A.C0 to     R66C27A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12177
ROUTE         1     1.040     R66C27A.F0 to     R65C28A.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r6
C0TOFCO_DE  ---     0.398     R65C28A.A0 to    R65C28A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R65C28A.FCO to    R65C28B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R65C28B.FCI to    R65C28B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R65C28B.FCO to    R65C28C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R65C28C.FCI to    R65C28C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R65C28C.FCO to    R65C28D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R65C28D.FCI to    R65C28D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R65C28D.FCO to    R65C29A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R65C29A.FCI to     R65C29A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R65C29A.F0 to    R65C29A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.611   (39.8% logic, 60.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R63C28B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R65C29A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.636ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_15  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.597ns  (42.6% logic, 57.4% route), 10 logic levels.

 Constraint Details:

      4.597ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.636ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R63C28B.CLK to     R63C28B.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     1.159     R63C28B.Q1 to     R66C28D.B0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r212
CTOF_DEL    ---     0.206     R66C28D.B0 to     R66C28D.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9939
ROUTE         8     0.797     R66C28D.F0 to     R67C27A.C1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_0
CTOF_DEL    ---     0.206     R67C27A.C1 to     R67C27A.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9943
ROUTE         1     0.684     R67C27A.F1 to     R65C27C.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2
C0TOFCO_DE  ---     0.398     R65C27C.A0 to    R65C27C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2220
ROUTE         1     0.000    R65C27C.FCO to    R65C27D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2
FCITOFCO_D  ---     0.062    R65C27D.FCI to    R65C27D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R65C27D.FCO to    R65C28A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R65C28A.FCI to    R65C28A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R65C28A.FCO to    R65C28B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R65C28B.FCI to    R65C28B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R65C28B.FCO to    R65C28C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R65C28C.FCI to    R65C28C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R65C28C.FCO to    R65C28D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R65C28D.FCI to    R65C28D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R65C28D.FCO to    R65C29A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R65C29A.FCI to     R65C29A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R65C29A.F0 to    R65C29A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.597   (42.6% logic, 57.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R63C28B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R65C29A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.658ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_15  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.575ns  (41.4% logic, 58.6% route), 9 logic levels.

 Constraint Details:

      4.575ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.658ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R63C28B.CLK to     R63C28B.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     1.159     R63C28B.Q1 to     R66C28D.B0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r212
CTOF_DEL    ---     0.206     R66C28D.B0 to     R66C28D.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9939
ROUTE         8     0.628     R66C28D.F0 to     R67C27C.D0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_0
CTOF_DEL    ---     0.206     R67C27C.D0 to     R67C27C.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10627
ROUTE         1     0.893     R67C27C.F0 to     R65C27D.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r4
C0TOFCO_DE  ---     0.398     R65C27D.A0 to    R65C27D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R65C27D.FCO to    R65C28A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R65C28A.FCI to    R65C28A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R65C28A.FCO to    R65C28B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R65C28B.FCI to    R65C28B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R65C28B.FCO to    R65C28C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R65C28C.FCI to    R65C28C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R65C28C.FCO to    R65C28D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R65C28D.FCI to    R65C28D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R65C28D.FCO to    R65C29A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R65C29A.FCI to     R65C29A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R65C29A.F0 to    R65C29A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.575   (41.4% logic, 58.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R63C28B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R65C29A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.797ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_15  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.436ns  (45.5% logic, 54.5% route), 11 logic levels.

 Constraint Details:

      4.436ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.797ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R63C28B.CLK to     R63C28B.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     1.159     R63C28B.Q1 to     R66C28D.B0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r212
CTOF_DEL    ---     0.206     R66C28D.B0 to     R66C28D.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9939
ROUTE         8     0.579     R66C28D.F0 to     R66C27B.C1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_0
CTOF_DEL    ---     0.206     R66C27B.C1 to     R66C27B.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9940
ROUTE         1     0.679     R66C27B.F1 to     R65C27B.B1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1
C1TOFCO_DE  ---     0.398     R65C27B.B1 to    R65C27B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2219
ROUTE         1     0.000    R65C27B.FCO to    R65C27C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2
FCITOFCO_D  ---     0.062    R65C27C.FCI to    R65C27C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2220
ROUTE         1     0.000    R65C27C.FCO to    R65C27D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2
FCITOFCO_D  ---     0.062    R65C27D.FCI to    R65C27D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R65C27D.FCO to    R65C28A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R65C28A.FCI to    R65C28A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R65C28A.FCO to    R65C28B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R65C28B.FCI to    R65C28B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R65C28B.FCO to    R65C28C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R65C28C.FCI to    R65C28C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R65C28C.FCO to    R65C28D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R65C28D.FCI to    R65C28D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R65C28D.FCO to    R65C29A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R65C29A.FCI to     R65C29A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R65C29A.F0 to    R65C29A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.436   (45.5% logic, 54.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R63C28B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R65C29A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.810ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_15  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.423ns  (44.2% logic, 55.8% route), 10 logic levels.

 Constraint Details:

      4.423ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.810ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R63C28B.CLK to     R63C28B.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     1.159     R63C28B.Q1 to     R66C28D.B0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r212
CTOF_DEL    ---     0.206     R66C28D.B0 to     R66C28D.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9939
ROUTE         8     0.628     R66C28D.F0 to     R67C27C.D1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_0
CTOF_DEL    ---     0.206     R67C27C.D1 to     R67C27C.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10627
ROUTE         1     0.679     R67C27C.F1 to     R65C27C.B1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r3
C1TOFCO_DE  ---     0.398     R65C27C.B1 to    R65C27C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2220
ROUTE         1     0.000    R65C27C.FCO to    R65C27D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2
FCITOFCO_D  ---     0.062    R65C27D.FCI to    R65C27D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R65C27D.FCO to    R65C28A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R65C28A.FCI to    R65C28A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R65C28A.FCO to    R65C28B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R65C28B.FCI to    R65C28B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R65C28B.FCO to    R65C28C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R65C28C.FCI to    R65C28C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R65C28C.FCO to    R65C28D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R65C28D.FCI to    R65C28D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R65C28D.FCO to    R65C29A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R65C29A.FCI to     R65C29A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R65C29A.F0 to    R65C29A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.423   (44.2% logic, 55.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R63C28B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R65C29A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.825ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_15  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.408ns  (45.8% logic, 54.2% route), 11 logic levels.

 Constraint Details:

      4.408ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.825ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R63C28B.CLK to     R63C28B.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     1.159     R63C28B.Q1 to     R66C28D.B0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r212
CTOF_DEL    ---     0.206     R66C28D.B0 to     R66C28D.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9939
ROUTE         8     0.350     R66C28D.F0 to     R66C28D.C1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_0
CTOF_DEL    ---     0.206     R66C28D.C1 to     R66C28D.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9939
ROUTE         1     0.880     R66C28D.F1 to     R65C27B.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r0
C0TOFCO_DE  ---     0.398     R65C27B.A0 to    R65C27B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2219
ROUTE         1     0.000    R65C27B.FCO to    R65C27C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2
FCITOFCO_D  ---     0.062    R65C27C.FCI to    R65C27C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2220
ROUTE         1     0.000    R65C27C.FCO to    R65C27D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2
FCITOFCO_D  ---     0.062    R65C27D.FCI to    R65C27D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R65C27D.FCO to    R65C28A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R65C28A.FCI to    R65C28A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R65C28A.FCO to    R65C28B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R65C28B.FCI to    R65C28B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R65C28B.FCO to    R65C28C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R65C28C.FCI to    R65C28C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R65C28C.FCO to    R65C28D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R65C28D.FCI to    R65C28D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R65C28D.FCO to    R65C29A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R65C29A.FCI to     R65C29A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R65C29A.F0 to    R65C29A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.408   (45.8% logic, 54.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R63C28B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R65C29A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.840ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_19  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.393ns  (43.1% logic, 56.9% route), 9 logic levels.

 Constraint Details:

      4.393ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6286 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.840ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6286 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R66C29D.CLK to     R66C29D.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6286 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         4     0.718     R66C29D.Q1 to     R66C27B.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r28
CTOF_DEL    ---     0.206     R66C27B.A0 to     R66C27B.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9940
ROUTE         6     0.887     R66C27B.F0 to     R67C27C.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1
CTOF_DEL    ---     0.206     R67C27C.A0 to     R67C27C.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10627
ROUTE         1     0.893     R67C27C.F0 to     R65C27D.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r4
C0TOFCO_DE  ---     0.398     R65C27D.A0 to    R65C27D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R65C27D.FCO to    R65C28A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R65C28A.FCI to    R65C28A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R65C28A.FCO to    R65C28B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R65C28B.FCI to    R65C28B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R65C28B.FCO to    R65C28C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R65C28C.FCI to    R65C28C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R65C28C.FCO to    R65C28D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R65C28D.FCI to    R65C28D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R65C28D.FCO to    R65C29A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R65C29A.FCI to     R65C29A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R65C29A.F0 to    R65C29A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.393   (43.1% logic, 56.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R66C29D.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R65C29A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.867ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_21  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.366ns  (43.4% logic, 56.6% route), 9 logic levels.

 Constraint Details:

      4.366ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6285 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.867ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6285 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R66C29A.CLK to     R66C29A.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6285 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         2     0.691     R66C29A.Q1 to     R66C27B.B0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r26
CTOF_DEL    ---     0.206     R66C27B.B0 to     R66C27B.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9940
ROUTE         6     0.887     R66C27B.F0 to     R67C27C.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1
CTOF_DEL    ---     0.206     R67C27C.A0 to     R67C27C.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10627
ROUTE         1     0.893     R67C27C.F0 to     R65C27D.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r4
C0TOFCO_DE  ---     0.398     R65C27D.A0 to    R65C27D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R65C27D.FCO to    R65C28A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R65C28A.FCI to    R65C28A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R65C28A.FCO to    R65C28B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R65C28B.FCI to    R65C28B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R65C28B.FCO to    R65C28C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R65C28C.FCI to    R65C28C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R65C28C.FCO to    R65C28D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R65C28D.FCI to    R65C28D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R65C28D.FCO to    R65C29A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R65C29A.FCI to     R65C29A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R65C29A.F0 to    R65C29A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.366   (43.4% logic, 56.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6285:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R66C29A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R65C29A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

Report:  192.827MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;
            108 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 14.368ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_0  (to i_ethphy_refclk_c +)

   Delay:               5.776ns  (27.5% logic, 72.5% route), 7 logic levels.

 Constraint Details:

      5.776ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.233ns DIN_SET requirement (totaling 20.144ns) by 14.368ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     3.064  IOL_T18B.INFF to     R55C25B.D0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R55C25B.D0 to     R55C25B.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12183
ROUTE        13     1.121     R55C25B.F0 to     R57C26A.A1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i
C1TOFCO_DE  ---     0.398     R57C26A.A1 to    R57C26A.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2249
ROUTE         1     0.000    R57C26A.FCO to    R57C26B.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1
FCITOFCO_D  ---     0.062    R57C26B.FCI to    R57C26B.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2250
ROUTE         1     0.000    R57C26B.FCO to    R57C26C.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3
FCITOFCO_D  ---     0.062    R57C26C.FCI to    R57C26C.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2251
ROUTE         1     0.000    R57C26C.FCO to    R57C26D.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3
FCITOFCO_D  ---     0.062    R57C26D.FCI to    R57C26D.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2252
ROUTE         1     0.000    R57C26D.FCO to    R57C27A.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c
FCITOF0_DE  ---     0.383    R57C27A.FCI to     R57C27A.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253
ROUTE         1     0.000     R57C27A.F0 to    R57C27A.DI0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d (to i_ethphy_refclk_c)
                  --------
                    5.776   (27.5% logic, 72.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R57C27A.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_0  (to i_ethphy_refclk_c +)

   Delay:               5.763ns  (27.6% logic, 72.4% route), 7 logic levels.

 Constraint Details:

      5.763ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.233ns DIN_SET requirement (totaling 20.144ns) by 14.381ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     3.064  IOL_T18B.INFF to     R55C25B.D0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R55C25B.D0 to     R55C25B.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12183
ROUTE        13     1.108     R55C25B.F0 to     R57C26A.B1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i
C1TOFCO_DE  ---     0.398     R57C26A.B1 to    R57C26A.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2249
ROUTE         1     0.000    R57C26A.FCO to    R57C26B.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1
FCITOFCO_D  ---     0.062    R57C26B.FCI to    R57C26B.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2250
ROUTE         1     0.000    R57C26B.FCO to    R57C26C.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3
FCITOFCO_D  ---     0.062    R57C26C.FCI to    R57C26C.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2251
ROUTE         1     0.000    R57C26C.FCO to    R57C26D.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3
FCITOFCO_D  ---     0.062    R57C26D.FCI to    R57C26D.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2252
ROUTE         1     0.000    R57C26D.FCO to    R57C27A.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c
FCITOF0_DE  ---     0.383    R57C27A.FCI to     R57C27A.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253
ROUTE         1     0.000     R57C27A.F0 to    R57C27A.DI0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d (to i_ethphy_refclk_c)
                  --------
                    5.763   (27.6% logic, 72.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R57C27A.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.865ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    DP16KD     Port           u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0(ASIC)  (to i_ethphy_refclk_c +)

   Delay:               4.927ns  (12.7% logic, 87.3% route), 2 logic levels.

 Constraint Details:

      4.927ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.208ns CE_SET requirement (totaling 19.792ns) by 14.865ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     3.064  IOL_T18B.INFF to     R55C25B.D0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R55C25B.D0 to     R55C25B.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12183
ROUTE        13     1.239     R55C25B.F0 to *R_R58C22.OCEA u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    4.927   (12.7% logic, 87.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to *R_R58C22.CLKA i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.889ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    DP16KD     Port           u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0(ASIC)  (to i_ethphy_refclk_c +)

   Delay:               4.927ns  (12.7% logic, 87.3% route), 2 logic levels.

 Constraint Details:

      4.927ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.184ns CE_SET requirement (totaling 19.816ns) by 14.889ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     3.064  IOL_T18B.INFF to     R55C25B.D0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R55C25B.D0 to     R55C25B.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12183
ROUTE        13     1.239     R55C25B.F0 to EBR_R58C22.CEA u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    4.927   (12.7% logic, 87.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to *R_R58C22.CLKA i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.509ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_44  (to i_ethphy_refclk_c +)
                   FF                        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_45

   Delay:               4.519ns  (13.8% logic, 86.2% route), 2 logic levels.

 Constraint Details:

      4.519ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6238 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 15.509ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6238:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     3.064  IOL_T18B.INFF to     R55C25B.D0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R55C25B.D0 to     R55C25B.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12183
ROUTE        13     0.831     R55C25B.F0 to     R56C26A.CE u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    4.519   (13.8% logic, 86.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R56C26A.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.544ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_48  (to i_ethphy_refclk_c +)
                   FF                        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_49

   Delay:               4.484ns  (13.9% logic, 86.1% route), 2 logic levels.

 Constraint Details:

      4.484ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6236 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 15.544ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6236:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     3.064  IOL_T18B.INFF to     R55C25B.D0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R55C25B.D0 to     R55C25B.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12183
ROUTE        13     0.796     R55C25B.F0 to     R57C24B.CE u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    4.484   (13.9% logic, 86.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R57C24B.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_58  (to i_ethphy_refclk_c +)
                   FF                        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_59

   Delay:               4.291ns  (14.5% logic, 85.5% route), 2 logic levels.

 Constraint Details:

      4.291ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 15.737ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     3.064  IOL_T18B.INFF to     R55C25B.D0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R55C25B.D0 to     R55C25B.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12183
ROUTE        13     0.603     R55C25B.F0 to     R56C25C.CE u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    4.291   (14.5% logic, 85.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R56C25C.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_56  (to i_ethphy_refclk_c +)
                   FF                        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_57

   Delay:               4.291ns  (14.5% logic, 85.5% route), 2 logic levels.

 Constraint Details:

      4.291ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 15.737ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     3.064  IOL_T18B.INFF to     R55C25B.D0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R55C25B.D0 to     R55C25B.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12183
ROUTE        13     0.603     R55C25B.F0 to     R56C25D.CE u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    4.291   (14.5% logic, 85.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R56C25D.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.747ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_52  (to i_ethphy_refclk_c +)
                   FF                        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_53

   Delay:               4.281ns  (14.6% logic, 85.4% route), 2 logic levels.

 Constraint Details:

      4.281ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6228 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 15.747ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6228:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     3.064  IOL_T18B.INFF to     R55C25B.D0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R55C25B.D0 to     R55C25B.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12183
ROUTE        13     0.593     R55C25B.F0 to     R55C26C.CE u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    4.281   (14.6% logic, 85.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R55C26C.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.751ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_54  (to i_ethphy_refclk_c +)
                   FF                        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_55

   Delay:               4.277ns  (14.6% logic, 85.4% route), 2 logic levels.

 Constraint Details:

      4.277ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6227 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 15.751ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6227:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     3.064  IOL_T18B.INFF to     R55C25B.D0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R55C25B.D0 to     R55C25B.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12183
ROUTE        13     0.589     R55C25B.F0 to     R57C25C.CE u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    4.277   (14.6% logic, 85.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R57C25C.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

Report:  177.557MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;
            202 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 6.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.415ns  (35.8% logic, 64.2% route), 4 logic levels.

 Constraint Details:

      3.415ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 6.818ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R45C17C.CLK to     R45C17C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        12     1.140     R45C17C.Q0 to     R44C16D.A0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause
CTOF_DEL    ---     0.206     R44C16D.A0 to     R44C16D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12657
ROUTE         2     0.704     R44C16D.F0 to     R44C17D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_30
CTOF_DEL    ---     0.206     R44C17D.B0 to     R44C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9080
ROUTE         3     0.350     R44C17D.F0 to     R44C17C.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_4
CTOOFX_DEL  ---     0.352     R44C17C.C0 to   R44C17C.OFX0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917
ROUTE         1     0.000   R44C17C.OFX0 to    R44C17C.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_55_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.415   (35.8% logic, 64.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R45C17C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R44C17C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.415ns  (35.8% logic, 64.2% route), 4 logic levels.

 Constraint Details:

      3.415ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 6.818ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R45C17C.CLK to     R45C17C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        12     1.140     R45C17C.Q0 to     R44C16D.A0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause
CTOF_DEL    ---     0.206     R44C16D.A0 to     R44C16D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12657
ROUTE         2     0.704     R44C16D.F0 to     R44C17D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_30
CTOF_DEL    ---     0.206     R44C17D.B0 to     R44C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9080
ROUTE         3     0.350     R44C17D.F0 to     R44C17C.C1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_4
CTOOFX_DEL  ---     0.352     R44C17C.C1 to   R44C17C.OFX0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917
ROUTE         1     0.000   R44C17C.OFX0 to    R44C17C.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_55_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.415   (35.8% logic, 64.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R45C17C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R44C17C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.842ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[4]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.391ns  (36.0% logic, 64.0% route), 4 logic levels.

 Constraint Details:

      3.391ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 6.842ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R45C17D.CLK to     R45C17D.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         8     1.116     R45C17D.Q0 to     R44C16D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/stop
CTOF_DEL    ---     0.206     R44C16D.B0 to     R44C16D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12657
ROUTE         2     0.704     R44C16D.F0 to     R44C17D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_30
CTOF_DEL    ---     0.206     R44C17D.B0 to     R44C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9080
ROUTE         3     0.350     R44C17D.F0 to     R44C17C.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_4
CTOOFX_DEL  ---     0.352     R44C17C.C0 to   R44C17C.OFX0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917
ROUTE         1     0.000   R44C17C.OFX0 to    R44C17C.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_55_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.391   (36.0% logic, 64.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R45C17D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R44C17C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.842ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[4]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.391ns  (36.0% logic, 64.0% route), 4 logic levels.

 Constraint Details:

      3.391ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 6.842ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R45C17D.CLK to     R45C17D.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         8     1.116     R45C17D.Q0 to     R44C16D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/stop
CTOF_DEL    ---     0.206     R44C16D.B0 to     R44C16D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12657
ROUTE         2     0.704     R44C16D.F0 to     R44C17D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_30
CTOF_DEL    ---     0.206     R44C17D.B0 to     R44C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9080
ROUTE         3     0.350     R44C17D.F0 to     R44C17C.C1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_4
CTOOFX_DEL  ---     0.352     R44C17C.C1 to   R44C17C.OFX0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917
ROUTE         1     0.000   R44C17C.OFX0 to    R44C17C.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_55_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.391   (36.0% logic, 64.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R45C17D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R44C17C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.870ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.363ns  (32.0% logic, 68.0% route), 4 logic levels.

 Constraint Details:

      3.363ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 6.870ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R45C17A.CLK to     R45C17A.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     0.887     R45C17A.Q0 to     R44C17B.A1 u_ddr3/ddr3_ipcore_inst/U1_clocking/freeze
CTOF_DEL    ---     0.206     R44C17B.A1 to     R44C17B.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916
ROUTE         3     0.504     R44C17B.F1 to     R44C17A.B1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_14
CTOF_DEL    ---     0.206     R44C17A.B1 to     R44C17A.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3913
ROUTE         3     0.897     R44C17A.F1 to     R45C18D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_75
CTOF_DEL    ---     0.206     R45C18D.B0 to     R45C18D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914
ROUTE         1     0.000     R45C18D.F0 to    R45C18D.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_15_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.363   (32.0% logic, 68.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R45C17A.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R45C18D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.873ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[2]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.363ns  (32.0% logic, 68.0% route), 4 logic levels.

 Constraint Details:

      3.363ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 10.236ns) by 6.873ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R45C17A.CLK to     R45C17A.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     0.887     R45C17A.Q0 to     R44C17B.A1 u_ddr3/ddr3_ipcore_inst/U1_clocking/freeze
CTOF_DEL    ---     0.206     R44C17B.A1 to     R44C17B.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916
ROUTE         3     0.504     R44C17B.F1 to     R44C17A.B1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_14
CTOF_DEL    ---     0.206     R44C17A.B1 to     R44C17A.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3913
ROUTE         3     0.897     R44C17A.F1 to     R45C18D.B1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_75
CTOF_DEL    ---     0.206     R45C18D.B1 to     R45C18D.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914
ROUTE         1     0.000     R45C18D.F1 to    R45C18D.DI1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_13_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.363   (32.0% logic, 68.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R45C17A.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R45C18D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.954ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[0]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.279ns  (32.8% logic, 67.2% route), 4 logic levels.

 Constraint Details:

      3.279ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 6.954ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R44C17B.CLK to     R44C17B.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         9     1.164     R44C17B.Q0 to     R45C18A.A1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[0]
CTOF_DEL    ---     0.206     R45C18A.A1 to     R45C18A.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_10666
ROUTE         4     0.556     R45C18A.F1 to     R45C17A.D1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_o2[5]
CTOF_DEL    ---     0.206     R45C17A.D1 to     R45C17A.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922
ROUTE         1     0.484     R45C17A.F1 to     R45C17A.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_59
CTOF_DEL    ---     0.206     R45C17A.B0 to     R45C17A.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922
ROUTE         1     0.000     R45C17A.F0 to    R45C17A.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[5] (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.279   (32.8% logic, 67.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R44C17B.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R45C17A.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.964ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[0]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.269ns  (32.9% logic, 67.1% route), 4 logic levels.

 Constraint Details:

      3.269ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 6.964ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R45C17C.CLK to     R45C17C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        12     1.140     R45C17C.Q0 to     R44C16D.A0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause
CTOF_DEL    ---     0.206     R44C16D.A0 to     R44C16D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12657
ROUTE         2     0.704     R44C16D.F0 to     R44C17D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_30
CTOF_DEL    ---     0.206     R44C17D.B0 to     R44C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9080
ROUTE         3     0.350     R44C17D.F0 to     R44C17B.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_4
CTOF_DEL    ---     0.206     R44C17B.C0 to     R44C17B.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916
ROUTE         1     0.000     R44C17B.F0 to    R44C17B.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag_ns[0] (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.269   (32.9% logic, 67.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R45C17C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R44C17B.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.264ns  (37.4% logic, 62.6% route), 4 logic levels.

 Constraint Details:

      3.264ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 6.969ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R45C16C.CLK to     R45C16C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7     0.989     R45C16C.Q0 to     R44C16D.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.206     R44C16D.C0 to     R44C16D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12657
ROUTE         2     0.704     R44C16D.F0 to     R44C17D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_30
CTOF_DEL    ---     0.206     R44C17D.B0 to     R44C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9080
ROUTE         3     0.350     R44C17D.F0 to     R44C17C.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_4
CTOOFX_DEL  ---     0.352     R44C17C.C0 to   R44C17C.OFX0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917
ROUTE         1     0.000   R44C17C.OFX0 to    R44C17C.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_55_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.264   (37.4% logic, 62.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R45C16C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R44C17C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.264ns  (37.4% logic, 62.6% route), 4 logic levels.

 Constraint Details:

      3.264ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 6.969ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R45C16C.CLK to     R45C16C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7     0.989     R45C16C.Q0 to     R44C16D.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.206     R44C16D.C0 to     R44C16D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12657
ROUTE         2     0.704     R44C16D.F0 to     R44C17D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_30
CTOF_DEL    ---     0.206     R44C17D.B0 to     R44C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9080
ROUTE         3     0.350     R44C17D.F0 to     R44C17C.C1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_4
CTOOFX_DEL  ---     0.352     R44C17C.C1 to   R44C17C.OFX0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917
ROUTE         1     0.000   R44C17C.OFX0 to    R44C17C.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_55_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.264   (37.4% logic, 62.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R45C16C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3917:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to    R44C17C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

Report:  314.268MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_8"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.483ns
         The internal maximum frequency of the following component is 350.877 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    IOLOGIC    ECLK           em_ddr_data[10]_MGIOL

   Delay:               2.850ns -- based on Minimum Pulse Width

Report:  350.877MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_9"></A>Preference: FREQUENCY PORT "i_clk_50m" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 15.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            i_clk_50m

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:  200.000MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_10"></A>Preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 7.150ns
         The internal maximum frequency of the following component is 350.877 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    IOLOGIC    ECLK           em_ddr_clk_MGIOL

   Delay:               2.850ns -- based on Minimum Pulse Width

Report:  350.877MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_11"></A>Preference: FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 15.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            i_ethphy_refclk

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:  200.000MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_12"></A>Preference: FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.833ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            i_tdc1_lvds_serclk

   Delay:               2.500ns -- based on Minimum Pulse Width

Report:  400.000MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_13"></A>Preference: FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.833ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            i_tdc2_lvds_serclk

   Delay:               2.500ns -- based on Minimum Pulse Width

Report:  400.000MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_14"></A>Preference: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.555ns (weighted slack = 1.110ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[11]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_dividend_shift[21]  (to w_pll_50m +)
                   FF                        u_motor_control/u2_motor_drive/u_divider1/r_dividend_shift[20]

   Delay:               9.562ns  (17.7% logic, 82.3% route), 7 logic levels.

 Constraint Details:

      9.562ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7307 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 0.555ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7307:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R31C33D.CLK to     R31C33D.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 (from w_pll_100m)
ROUTE         7     3.278     R31C33D.Q1 to     R44C60A.D1 w_freq_motor2[11]
CTOF_DEL    ---     0.206     R44C60A.D1 to     R44C60A.F1 u_motor_control/u2_motor_drive/SLICE_10963
ROUTE         1     0.679     R44C60A.F1 to     R43C60B.B1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_4[6]
CTOF_DEL    ---     0.206     R43C60B.B1 to     R43C60B.F1 u_motor_control/u2_motor_drive/SLICE_9305
ROUTE         7     0.706     R43C60B.F1 to     R44C60C.A0 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R44C60C.A0 to     R44C60C.F0 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         2     0.344     R44C60C.F0 to     R44C60C.C1 u_motor_control/u2_motor_drive/N_617
CTOF_DEL    ---     0.206     R44C60C.C1 to     R44C60C.F1 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         6     0.499     R44C60C.F1 to     R44C60D.A1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R44C60D.A1 to     R44C60D.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9300
ROUTE         4     0.499     R44C60D.F1 to     R44C60D.A0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R44C60D.A0 to     R44C60D.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_9300
ROUTE        24     1.867     R44C60D.F0 to     R48C68D.CE u_motor_control/u2_motor_drive/u_divider1/N_554_i (to w_pll_50m)
                  --------
                    9.562   (17.7% logic, 82.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R31C33D.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_7307:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R48C68D.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.555ns (weighted slack = 1.110ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[11]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_dividend_shift[23]  (to w_pll_50m +)
                   FF                        u_motor_control/u2_motor_drive/u_divider1/r_dividend_shift[22]

   Delay:               9.562ns  (17.7% logic, 82.3% route), 7 logic levels.

 Constraint Details:

      9.562ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7308 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 0.555ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7308:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R31C33D.CLK to     R31C33D.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 (from w_pll_100m)
ROUTE         7     3.278     R31C33D.Q1 to     R44C60A.D1 w_freq_motor2[11]
CTOF_DEL    ---     0.206     R44C60A.D1 to     R44C60A.F1 u_motor_control/u2_motor_drive/SLICE_10963
ROUTE         1     0.679     R44C60A.F1 to     R43C60B.B1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_4[6]
CTOF_DEL    ---     0.206     R43C60B.B1 to     R43C60B.F1 u_motor_control/u2_motor_drive/SLICE_9305
ROUTE         7     0.706     R43C60B.F1 to     R44C60C.A0 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R44C60C.A0 to     R44C60C.F0 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         2     0.344     R44C60C.F0 to     R44C60C.C1 u_motor_control/u2_motor_drive/N_617
CTOF_DEL    ---     0.206     R44C60C.C1 to     R44C60C.F1 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         6     0.499     R44C60C.F1 to     R44C60D.A1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R44C60D.A1 to     R44C60D.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9300
ROUTE         4     0.499     R44C60D.F1 to     R44C60D.A0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R44C60D.A0 to     R44C60D.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_9300
ROUTE        24     1.867     R44C60D.F0 to     R48C68A.CE u_motor_control/u2_motor_drive/u_divider1/N_554_i (to w_pll_50m)
                  --------
                    9.562   (17.7% logic, 82.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R31C33D.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_7308:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R48C68A.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.658ns (weighted slack = 1.316ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[11]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_quotient[13]  (to w_pll_50m +)
                   FF                        u_motor_control/u2_motor_drive/u_divider1/r_quotient[12]

   Delay:               9.459ns  (17.9% logic, 82.1% route), 7 logic levels.

 Constraint Details:

      9.459ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7335 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 0.658ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7335:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R31C33D.CLK to     R31C33D.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 (from w_pll_100m)
ROUTE         7     3.278     R31C33D.Q1 to     R44C60A.D1 w_freq_motor2[11]
CTOF_DEL    ---     0.206     R44C60A.D1 to     R44C60A.F1 u_motor_control/u2_motor_drive/SLICE_10963
ROUTE         1     0.679     R44C60A.F1 to     R43C60B.B1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_4[6]
CTOF_DEL    ---     0.206     R43C60B.B1 to     R43C60B.F1 u_motor_control/u2_motor_drive/SLICE_9305
ROUTE         7     0.706     R43C60B.F1 to     R44C60C.A0 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R44C60C.A0 to     R44C60C.F0 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         2     0.344     R44C60C.F0 to     R44C60C.C1 u_motor_control/u2_motor_drive/N_617
CTOF_DEL    ---     0.206     R44C60C.C1 to     R44C60C.F1 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         6     0.499     R44C60C.F1 to     R44C60D.A1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R44C60D.A1 to     R44C60D.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9300
ROUTE         4     0.717     R44C60D.F1 to     R45C60A.A0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R45C60A.A0 to     R45C60A.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_7337
ROUTE        12     1.546     R45C60A.F0 to     R50C71D.CE u_motor_control/u2_motor_drive/u_divider1/N_104_i (to w_pll_50m)
                  --------
                    9.459   (17.9% logic, 82.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R31C33D.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_7335:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R50C71D.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.658ns (weighted slack = 1.316ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[11]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_quotient[5]  (to w_pll_50m +)
                   FF                        u_motor_control/u2_motor_drive/u_divider1/r_quotient[4]

   Delay:               9.459ns  (17.9% logic, 82.1% route), 7 logic levels.

 Constraint Details:

      9.459ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7331 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 0.658ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7331:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R31C33D.CLK to     R31C33D.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 (from w_pll_100m)
ROUTE         7     3.278     R31C33D.Q1 to     R44C60A.D1 w_freq_motor2[11]
CTOF_DEL    ---     0.206     R44C60A.D1 to     R44C60A.F1 u_motor_control/u2_motor_drive/SLICE_10963
ROUTE         1     0.679     R44C60A.F1 to     R43C60B.B1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_4[6]
CTOF_DEL    ---     0.206     R43C60B.B1 to     R43C60B.F1 u_motor_control/u2_motor_drive/SLICE_9305
ROUTE         7     0.706     R43C60B.F1 to     R44C60C.A0 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R44C60C.A0 to     R44C60C.F0 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         2     0.344     R44C60C.F0 to     R44C60C.C1 u_motor_control/u2_motor_drive/N_617
CTOF_DEL    ---     0.206     R44C60C.C1 to     R44C60C.F1 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         6     0.499     R44C60C.F1 to     R44C60D.A1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R44C60D.A1 to     R44C60D.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9300
ROUTE         4     0.717     R44C60D.F1 to     R45C60A.A0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R45C60A.A0 to     R45C60A.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_7337
ROUTE        12     1.546     R45C60A.F0 to     R50C71A.CE u_motor_control/u2_motor_drive/u_divider1/N_104_i (to w_pll_50m)
                  --------
                    9.459   (17.9% logic, 82.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R31C33D.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_7331:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R50C71A.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.658ns (weighted slack = 1.316ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[11]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_quotient[11]  (to w_pll_50m +)
                   FF                        u_motor_control/u2_motor_drive/u_divider1/r_quotient[10]

   Delay:               9.459ns  (17.9% logic, 82.1% route), 7 logic levels.

 Constraint Details:

      9.459ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7334 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 0.658ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7334:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R31C33D.CLK to     R31C33D.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 (from w_pll_100m)
ROUTE         7     3.278     R31C33D.Q1 to     R44C60A.D1 w_freq_motor2[11]
CTOF_DEL    ---     0.206     R44C60A.D1 to     R44C60A.F1 u_motor_control/u2_motor_drive/SLICE_10963
ROUTE         1     0.679     R44C60A.F1 to     R43C60B.B1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_4[6]
CTOF_DEL    ---     0.206     R43C60B.B1 to     R43C60B.F1 u_motor_control/u2_motor_drive/SLICE_9305
ROUTE         7     0.706     R43C60B.F1 to     R44C60C.A0 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R44C60C.A0 to     R44C60C.F0 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         2     0.344     R44C60C.F0 to     R44C60C.C1 u_motor_control/u2_motor_drive/N_617
CTOF_DEL    ---     0.206     R44C60C.C1 to     R44C60C.F1 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         6     0.499     R44C60C.F1 to     R44C60D.A1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R44C60D.A1 to     R44C60D.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9300
ROUTE         4     0.717     R44C60D.F1 to     R45C60A.A0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R45C60A.A0 to     R45C60A.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_7337
ROUTE        12     1.546     R45C60A.F0 to     R50C71C.CE u_motor_control/u2_motor_drive/u_divider1/N_104_i (to w_pll_50m)
                  --------
                    9.459   (17.9% logic, 82.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R31C33D.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_7334:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R50C71C.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.658ns (weighted slack = 1.316ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[11]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_quotient[15]  (to w_pll_50m +)
                   FF                        u_motor_control/u2_motor_drive/u_divider1/r_quotient[14]

   Delay:               9.459ns  (17.9% logic, 82.1% route), 7 logic levels.

 Constraint Details:

      9.459ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7336 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 0.658ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7336:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R31C33D.CLK to     R31C33D.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 (from w_pll_100m)
ROUTE         7     3.278     R31C33D.Q1 to     R44C60A.D1 w_freq_motor2[11]
CTOF_DEL    ---     0.206     R44C60A.D1 to     R44C60A.F1 u_motor_control/u2_motor_drive/SLICE_10963
ROUTE         1     0.679     R44C60A.F1 to     R43C60B.B1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_4[6]
CTOF_DEL    ---     0.206     R43C60B.B1 to     R43C60B.F1 u_motor_control/u2_motor_drive/SLICE_9305
ROUTE         7     0.706     R43C60B.F1 to     R44C60C.A0 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R44C60C.A0 to     R44C60C.F0 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         2     0.344     R44C60C.F0 to     R44C60C.C1 u_motor_control/u2_motor_drive/N_617
CTOF_DEL    ---     0.206     R44C60C.C1 to     R44C60C.F1 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         6     0.499     R44C60C.F1 to     R44C60D.A1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R44C60D.A1 to     R44C60D.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9300
ROUTE         4     0.717     R44C60D.F1 to     R45C60A.A0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R45C60A.A0 to     R45C60A.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_7337
ROUTE        12     1.546     R45C60A.F0 to     R50C71B.CE u_motor_control/u2_motor_drive/u_divider1/N_104_i (to w_pll_50m)
                  --------
                    9.459   (17.9% logic, 82.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R31C33D.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_7336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R50C71B.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.696ns (weighted slack = 1.392ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[11]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_quotient[9]  (to w_pll_50m +)
                   FF                        u_motor_control/u2_motor_drive/u_divider1/r_quotient[8]

   Delay:               9.421ns  (17.9% logic, 82.1% route), 7 logic levels.

 Constraint Details:

      9.421ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7333 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 0.696ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7333:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R31C33D.CLK to     R31C33D.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 (from w_pll_100m)
ROUTE         7     3.278     R31C33D.Q1 to     R44C60A.D1 w_freq_motor2[11]
CTOF_DEL    ---     0.206     R44C60A.D1 to     R44C60A.F1 u_motor_control/u2_motor_drive/SLICE_10963
ROUTE         1     0.679     R44C60A.F1 to     R43C60B.B1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_4[6]
CTOF_DEL    ---     0.206     R43C60B.B1 to     R43C60B.F1 u_motor_control/u2_motor_drive/SLICE_9305
ROUTE         7     0.706     R43C60B.F1 to     R44C60C.A0 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R44C60C.A0 to     R44C60C.F0 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         2     0.344     R44C60C.F0 to     R44C60C.C1 u_motor_control/u2_motor_drive/N_617
CTOF_DEL    ---     0.206     R44C60C.C1 to     R44C60C.F1 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         6     0.499     R44C60C.F1 to     R44C60D.A1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R44C60D.A1 to     R44C60D.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9300
ROUTE         4     0.717     R44C60D.F1 to     R45C60A.A0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R45C60A.A0 to     R45C60A.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_7337
ROUTE        12     1.508     R45C60A.F0 to     R50C70C.CE u_motor_control/u2_motor_drive/u_divider1/N_104_i (to w_pll_50m)
                  --------
                    9.421   (17.9% logic, 82.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R31C33D.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_7333:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R50C70C.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.696ns (weighted slack = 1.392ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[11]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_quotient[7]  (to w_pll_50m +)
                   FF                        u_motor_control/u2_motor_drive/u_divider1/r_quotient[6]

   Delay:               9.421ns  (17.9% logic, 82.1% route), 7 logic levels.

 Constraint Details:

      9.421ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7332 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 0.696ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7332:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R31C33D.CLK to     R31C33D.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 (from w_pll_100m)
ROUTE         7     3.278     R31C33D.Q1 to     R44C60A.D1 w_freq_motor2[11]
CTOF_DEL    ---     0.206     R44C60A.D1 to     R44C60A.F1 u_motor_control/u2_motor_drive/SLICE_10963
ROUTE         1     0.679     R44C60A.F1 to     R43C60B.B1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_4[6]
CTOF_DEL    ---     0.206     R43C60B.B1 to     R43C60B.F1 u_motor_control/u2_motor_drive/SLICE_9305
ROUTE         7     0.706     R43C60B.F1 to     R44C60C.A0 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R44C60C.A0 to     R44C60C.F0 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         2     0.344     R44C60C.F0 to     R44C60C.C1 u_motor_control/u2_motor_drive/N_617
CTOF_DEL    ---     0.206     R44C60C.C1 to     R44C60C.F1 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         6     0.499     R44C60C.F1 to     R44C60D.A1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R44C60D.A1 to     R44C60D.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9300
ROUTE         4     0.717     R44C60D.F1 to     R45C60A.A0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R45C60A.A0 to     R45C60A.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_7337
ROUTE        12     1.508     R45C60A.F0 to     R50C70D.CE u_motor_control/u2_motor_drive/u_divider1/N_104_i (to w_pll_50m)
                  --------
                    9.421   (17.9% logic, 82.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R31C33D.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_7332:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R50C70D.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.698ns (weighted slack = 1.396ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[11]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_quotient[3]  (to w_pll_50m +)
                   FF                        u_motor_control/u2_motor_drive/u_divider1/r_quotient[2]

   Delay:               9.419ns  (17.9% logic, 82.1% route), 7 logic levels.

 Constraint Details:

      9.419ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7330 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 0.698ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7330:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R31C33D.CLK to     R31C33D.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 (from w_pll_100m)
ROUTE         7     3.278     R31C33D.Q1 to     R44C60A.D1 w_freq_motor2[11]
CTOF_DEL    ---     0.206     R44C60A.D1 to     R44C60A.F1 u_motor_control/u2_motor_drive/SLICE_10963
ROUTE         1     0.679     R44C60A.F1 to     R43C60B.B1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_4[6]
CTOF_DEL    ---     0.206     R43C60B.B1 to     R43C60B.F1 u_motor_control/u2_motor_drive/SLICE_9305
ROUTE         7     0.706     R43C60B.F1 to     R44C60C.A0 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R44C60C.A0 to     R44C60C.F0 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         2     0.344     R44C60C.F0 to     R44C60C.C1 u_motor_control/u2_motor_drive/N_617
CTOF_DEL    ---     0.206     R44C60C.C1 to     R44C60C.F1 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         6     0.499     R44C60C.F1 to     R44C60D.A1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R44C60D.A1 to     R44C60D.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9300
ROUTE         4     0.717     R44C60D.F1 to     R45C60A.A0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R45C60A.A0 to     R45C60A.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_7337
ROUTE        12     1.506     R45C60A.F0 to     R49C71B.CE u_motor_control/u2_motor_drive/u_divider1/N_104_i (to w_pll_50m)
                  --------
                    9.419   (17.9% logic, 82.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R31C33D.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_7330:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R49C71B.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.725ns (weighted slack = 1.450ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[11]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_dividend_shift[5]  (to w_pll_50m +)
                   FF                        u_motor_control/u2_motor_drive/u_divider1/r_dividend_shift[4]

   Delay:               9.392ns  (18.0% logic, 82.0% route), 7 logic levels.

 Constraint Details:

      9.392ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7299 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 0.725ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 to u_motor_control/u2_motor_drive/u_divider1/SLICE_7299:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R31C33D.CLK to     R31C33D.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408 (from w_pll_100m)
ROUTE         7     3.278     R31C33D.Q1 to     R44C60A.D1 w_freq_motor2[11]
CTOF_DEL    ---     0.206     R44C60A.D1 to     R44C60A.F1 u_motor_control/u2_motor_drive/SLICE_10963
ROUTE         1     0.679     R44C60A.F1 to     R43C60B.B1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_4[6]
CTOF_DEL    ---     0.206     R43C60B.B1 to     R43C60B.F1 u_motor_control/u2_motor_drive/SLICE_9305
ROUTE         7     0.706     R43C60B.F1 to     R44C60C.A0 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R44C60C.A0 to     R44C60C.F0 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         2     0.344     R44C60C.F0 to     R44C60C.C1 u_motor_control/u2_motor_drive/N_617
CTOF_DEL    ---     0.206     R44C60C.C1 to     R44C60C.F1 u_motor_control/u2_motor_drive/SLICE_9306
ROUTE         6     0.499     R44C60C.F1 to     R44C60D.A1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R44C60D.A1 to     R44C60D.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9300
ROUTE         4     0.499     R44C60D.F1 to     R44C60D.A0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R44C60D.A0 to     R44C60D.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_9300
ROUTE        24     1.697     R44C60D.F0 to     R48C66D.CE u_motor_control/u2_motor_drive/u_divider1/N_554_i (to w_pll_50m)
                  --------
                    9.392   (18.0% logic, 82.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R31C33D.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_7299:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R48C66D.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

Report:   52.938MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_15"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/dll_rst  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    CLKDIVF    Port           u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF(ASIC)  (to u_ddr3/ddr3_ipcore_inst/eclk +)

   Delay:               4.161ns  (15.9% logic, 84.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R67C2D.CLK to      R67C2D.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3921 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         2     1.728      R67C2D.Q0 to      R45C2C.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/dll_rst
CTOF_DEL    ---     0.206      R45C2C.B0 to      R45C2C.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12659
ROUTE        47     1.770      R45C2C.F0 to  CLKDIV_L1.RST u_ddr3/ddr3_ipcore_inst/ddr_rst (to u_ddr3/ddr3_ipcore_inst/eclk)
                  --------
                    4.161   (15.9% logic, 84.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    CLKDIVF    Port           u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF(ASIC)  (to u_ddr3/ddr3_ipcore_inst/eclk +)

   Delay:               3.438ns  (19.3% logic, 80.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R45C16C.CLK to     R45C16C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7     1.005     R45C16C.Q0 to      R45C2C.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.206      R45C2C.C0 to      R45C2C.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12659
ROUTE        47     1.770      R45C2C.F0 to  CLKDIV_L1.RST u_ddr3/ddr3_ipcore_inst/ddr_rst (to u_ddr3/ddr3_ipcore_inst/eclk)
                  --------
                    3.438   (19.3% logic, 80.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_16"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good  (to w_sclk +)

   Delay:               2.269ns  (29.2% logic, 70.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R44C16A.CLK to     R44C16A.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3923 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     1.606     R44C16A.Q0 to     R45C11B.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/ready
CTOF_DEL    ---     0.206     R45C11B.C0 to     R45C11B.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_5231
ROUTE         1     0.000     R45C11B.F0 to    R45C11B.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good_2 (to w_sclk)
                  --------
                    2.269   (29.2% logic, 70.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause  (to w_sclk +)

   Delay:               1.915ns  (34.6% logic, 65.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R45C17C.CLK to     R45C17C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        12     1.252     R45C17C.Q0 to      R44C8D.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause
CTOF_DEL    ---     0.206      R44C8D.C0 to      R44C8D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_4994
ROUTE         1     0.000      R44C8D.F0 to     R44C8D.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause_2 (to w_sclk)
                  --------
                    1.915   (34.6% logic, 65.4% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_17"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/ddr3_read_data_out[*]" 4.500000 ns ;
            64 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.494ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[29] meets
           4.500ns delay constraint by 2.006ns

           Delays             Connection(s)
           2.494ns IOL_L62B.RXDATA1 to R42C11C.M1      

Report:    2.494ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[28] meets
           4.500ns delay constraint by 2.006ns

           Delays             Connection(s)
           2.494ns IOL_L62B.RXDATA0 to R42C11C.M0      

Report:    2.283ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[0] meets
           4.500ns delay constraint by 2.217ns

           Delays             Connection(s)
           2.283ns IOL_L62D.RXDATA0 to R41C9D.M0       

Report:    2.283ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[1] meets
           4.500ns delay constraint by 2.217ns

           Delays             Connection(s)
           2.283ns IOL_L62D.RXDATA1 to R41C9D.M1       

Report:    2.130ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[14] meets
           4.500ns delay constraint by 2.370ns

           Delays             Connection(s)
           2.130ns IOL_L59D.RXDATA2 to R43C10D.M0      

Report:    2.130ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[15] meets
           4.500ns delay constraint by 2.370ns

           Delays             Connection(s)
           2.130ns IOL_L59D.RXDATA3 to R43C10D.M1      

Report:    2.117ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[31] meets
           4.500ns delay constraint by 2.383ns

           Delays             Connection(s)
           2.117ns IOL_L62B.RXDATA3 to R41C11A.M1      

Report:    2.109ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[4] meets
           4.500ns delay constraint by 2.391ns

           Delays             Connection(s)
           2.109ns IOL_L62C.RXDATA0 to R43C9D.M0       

Report:    2.100ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[19] meets
           4.500ns delay constraint by 2.400ns

           Delays             Connection(s)
           2.100ns IOL_L59C.RXDATA3 to R43C9B.M1       

Report:    2.086ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[7] meets
           4.500ns delay constraint by 2.414ns

           Delays             Connection(s)
           2.086ns IOL_L62C.RXDATA3 to R45C11C.M1      

Report:    2.494ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_18"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/datavalid_o[*]" 4.400000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.889ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/datavalid_o[0] meets
           4.400ns delay constraint by 2.511ns

           Delays             Connection(s)
           1.889ns LDQS65.DATAVALID to R42C7C.M0       

Report:    1.043ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/datavalid_o[1] meets
           4.400ns delay constraint by 3.357ns

           Delays             Connection(s)
           1.043ns LDQS41.DATAVALID to R42C7C.M1       

Report:    1.889ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_19"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
            32 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.560ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r10  (to w_sclk +)

   Delay:               2.838ns  (16.1% logic, 83.9% route), 1 logic levels.

 Constraint Details:

      2.838ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[1]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.560ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R44C2A.CLK to      R44C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     2.381      R44C2A.Q0 to *_L62C.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.838   (16.1% logic, 83.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L62C.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.560ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r12  (to w_sclk +)

   Delay:               2.838ns  (16.1% logic, 83.9% route), 1 logic levels.

 Constraint Details:

      2.838ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[0]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.560ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R44C2A.CLK to      R44C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     2.381      R44C2A.Q0 to *_L62D.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.838   (16.1% logic, 83.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L62D.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.560ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r12  (to w_sclk +)

   Delay:               2.838ns  (16.1% logic, 83.9% route), 1 logic levels.

 Constraint Details:

      2.838ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[0]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.560ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R44C2A.CLK to      R44C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     2.381      R44C2A.Q0 to *_L62D.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.838   (16.1% logic, 83.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L62D.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.720ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r10  (to w_sclk +)

   Delay:               2.678ns  (17.1% logic, 82.9% route), 1 logic levels.

 Constraint Details:

      2.678ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[1]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.720ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R44C2A.CLK to      R44C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     2.221      R44C2A.Q0 to *_L62C.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.678   (17.1% logic, 82.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L62C.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.753ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r13  (to w_sclk +)

   Delay:               2.645ns  (17.3% logic, 82.7% route), 1 logic levels.

 Constraint Details:

      2.645ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[2]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.753ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R44C2A.CLK to      R44C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     2.188      R44C2A.Q0 to *_L62A.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.645   (17.3% logic, 82.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L62A.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.753ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r4  (to w_sclk +)

   Delay:               2.645ns  (17.3% logic, 82.7% route), 1 logic levels.

 Constraint Details:

      2.645ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[7]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.753ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[7]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R44C2A.CLK to      R44C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     2.188      R44C2A.Q0 to *_L62B.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.645   (17.3% logic, 82.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[7]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L62B.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.767ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r4  (to w_sclk +)

   Delay:               2.631ns  (17.4% logic, 82.6% route), 1 logic levels.

 Constraint Details:

      2.631ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[7]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.767ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[7]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R44C2A.CLK to      R44C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     2.174      R44C2A.Q0 to *_L62B.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.631   (17.4% logic, 82.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[7]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L62B.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.928ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r13  (to w_sclk +)

   Delay:               2.470ns  (18.5% logic, 81.5% route), 1 logic levels.

 Constraint Details:

      2.470ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[2]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.928ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R44C2A.CLK to      R44C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     2.013      R44C2A.Q0 to *_L62A.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.470   (18.5% logic, 81.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L62A.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.008ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r3  (to w_sclk +)

   Delay:               2.390ns  (19.1% logic, 80.9% route), 1 logic levels.

 Constraint Details:

      2.390ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[3]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 2.008ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R44C2A.CLK to      R44C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     1.933      R44C2A.Q0 to *_L59D.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.390   (19.1% logic, 80.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L59D.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.008ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r1  (to w_sclk +)

   Delay:               2.390ns  (19.1% logic, 80.9% route), 1 logic levels.

 Constraint Details:

      2.390ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[4]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 2.008ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[4]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R44C2A.CLK to      R44C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     1.933      R44C2A.Q0 to *_L59C.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.390   (19.1% logic, 80.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[4]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L59C.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.

Report:  340.136MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_20"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.500ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               2.986ns  (22.2% logic, 77.8% route), 2 logic levels.

 Constraint Details:

      2.986ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[0]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.102ns DO_SET requirement (totaling 4.486ns) by 1.500ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R42C5B.CLK to      R42C5B.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 (from w_sclk)
ROUTE         2     0.570      R42C5B.Q0 to      R44C4B.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]
CTOF_DEL    ---     0.206      R44C4B.D0 to      R44C4B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_12604
ROUTE         1     1.753      R44C4B.F0 to *_L65A.TXDATA3 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db1a (to w_sclk)
                  --------
                    2.986   (22.2% logic, 77.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R42C5B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L65A.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.532ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               2.954ns  (22.4% logic, 77.6% route), 2 logic levels.

 Constraint Details:

      2.954ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[0]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.102ns DO_SET requirement (totaling 4.486ns) by 1.532ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R42C5B.CLK to      R42C5B.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 (from w_sclk)
ROUTE         2     0.570      R42C5B.Q0 to      R44C4A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]
CTOF_DEL    ---     0.206      R44C4A.D0 to      R44C4A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_12601
ROUTE         1     1.721      R44C4A.F0 to *_L65A.TXDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int (to w_sclk)
                  --------
                    2.954   (22.4% logic, 77.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R42C5B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L65A.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.098ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               2.388ns  (27.6% logic, 72.4% route), 2 logic levels.

 Constraint Details:

      2.388ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[1]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.102ns DO_SET requirement (totaling 4.486ns) by 2.098ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R42C5B.CLK to      R42C5B.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 (from w_sclk)
ROUTE         2     0.887      R42C5B.Q1 to      R41C4A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]
CTOF_DEL    ---     0.206      R41C4A.B0 to      R41C4A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_12600
ROUTE         1     0.841      R41C4A.F0 to *_L41A.TXDATA3 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db1a (to w_sclk)
                  --------
                    2.388   (27.6% logic, 72.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R42C5B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L41A.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               2.227ns  (29.6% logic, 70.4% route), 2 logic levels.

 Constraint Details:

      2.227ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[1]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.102ns DO_SET requirement (totaling 4.486ns) by 2.259ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R42C5B.CLK to      R42C5B.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 (from w_sclk)
ROUTE         2     0.887      R42C5B.Q1 to      R41C4C.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]
CTOF_DEL    ---     0.206      R41C4C.B0 to      R41C4C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_12597
ROUTE         1     0.680      R41C4C.F0 to *_L41A.TXDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int (to w_sclk)
                  --------
                    2.227   (29.6% logic, 70.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R42C5B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L41A.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.

Report:  333.333MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_21"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/burstdet[*]" 4.500000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.323ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/burstdet[0] meets
           4.500ns delay constraint by 2.177ns

           Delays             Connection(s)
           2.323ns  LDQS65.BURSTDET to R33C4A.M0       

Report:    1.179ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/burstdet[1] meets
           4.500ns delay constraint by 3.321ns

           Delays             Connection(s)
           1.179ns  LDQS41.BURSTDET to R33C4A.M1       

Report:    2.323ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_22"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_rdclksel[*]" 4.500000 ns ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.484ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[1] meets
           4.500ns delay constraint by 2.016ns

           Delays             Connection(s)
           2.484ns        R41C6D.Q1 to LDQS65.READCLKSEL1

Report:    2.386ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[0] meets
           4.500ns delay constraint by 2.114ns

           Delays             Connection(s)
           2.386ns        R41C6D.Q0 to LDQS65.READCLKSEL0

Report:    1.921ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[2] meets
           4.500ns delay constraint by 2.579ns

           Delays             Connection(s)
           1.921ns        R41C6A.Q0 to LDQS65.READCLKSEL2

Report:    1.039ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[5] meets
           4.500ns delay constraint by 3.461ns

           Delays             Connection(s)
           1.039ns        R41C6C.Q1 to LDQS41.READCLKSEL2

Report:    1.036ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[4] meets
           4.500ns delay constraint by 3.464ns

           Delays             Connection(s)
           1.036ns        R41C6C.Q0 to LDQS41.READCLKSEL1

Report:    0.680ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[3] meets
           4.500ns delay constraint by 3.820ns

           Delays             Connection(s)
           0.680ns        R41C6A.Q1 to LDQS41.READCLKSEL0

Report:    2.484ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_23"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_dqs_read[*]" 4.500000 ns ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.326ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[0] meets
           4.500ns delay constraint by 2.174ns

           Delays             Connection(s)
           2.326ns        R41C9B.Q0 to LDQS65.READ0    

Report:    2.323ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[1] meets
           4.500ns delay constraint by 2.177ns

           Delays             Connection(s)
           2.323ns        R41C9B.Q1 to LDQS65.READ1    

Report:    1.071ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[5] meets
           4.500ns delay constraint by 3.429ns

           Delays             Connection(s)
           1.071ns        R41C9A.Q1 to LDQS41.READ1    

Report:    0.907ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[4] meets
           4.500ns delay constraint by 3.593ns

           Delays             Connection(s)
           0.907ns        R41C9A.Q0 to LDQS41.READ0    

Report:    2.326ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_24"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/dqsbufd_pause" 4.500000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.353ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause meets
           4.500ns delay constraint by 2.147ns

           Delays             Connection(s)
           2.353ns        R44C8D.Q0 to LDQS65.PAUSE    
           1.275ns        R44C8D.Q0 to LDQS41.PAUSE    

Report:    2.353ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_25"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/wl_dyndelay[*]" 4.500000 ns ;
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.052ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[9] meets
           4.500ns delay constraint by 3.448ns

           Delays             Connection(s)
           1.052ns        R41C2A.Q1 to LDQS41.DYNDELAY1

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[11] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R41C2C.Q1 to LDQS41.DYNDELAY3

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[2] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R65C2B.Q0 to LDQS65.DYNDELAY2

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[0] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R65C2D.Q0 to LDQS65.DYNDELAY0

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[14] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R41C2B.Q0 to LDQS41.DYNDELAY6

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[1] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R65C2D.Q1 to LDQS65.DYNDELAY1

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[3] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R65C2B.Q1 to LDQS65.DYNDELAY3

Report:    0.661ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[15] meets
           4.500ns delay constraint by 3.839ns

           Delays             Connection(s)
           0.661ns        R41C2B.Q1 to LDQS41.DYNDELAY7

Report:    0.661ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[10] meets
           4.500ns delay constraint by 3.839ns

           Delays             Connection(s)
           0.661ns        R41C2C.Q0 to LDQS41.DYNDELAY2

Report:    0.661ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[6] meets
           4.500ns delay constraint by 3.839ns

           Delays             Connection(s)
           0.661ns        R65C2A.Q0 to LDQS65.DYNDELAY6

Report:    1.052ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_26"></A>Internal Preference: Timing Rule Check
            22 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
This section of the Trace report will identify any inherent timing rule violations
in the design. These rules may be affected by other preferences.


Passed: em_ddr_dqs[0]_MGIOL meets ECLK to DQSW skew range from -6.794ns to -0.200ns

   Max skew of -0.686ns meets timing requirement of -0.200ns by 0.486ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L65A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS65.ECLK to    LDQS65.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1     0.775    LDQS65.DQSW to  IOL_L65A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    4.355   (10.8% logic, 89.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.864ns meets timing requirement of -6.794ns by 5.930ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L65A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS65.ECLK to    LDQS65.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1     0.775    LDQS65.DQSW to  IOL_L65A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    4.721   (10.0% logic, 90.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_dqs[1]_MGIOL meets ECLK to DQSW skew range from -6.794ns to -0.200ns

   Max skew of -0.686ns meets timing requirement of -0.200ns by 0.486ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L41A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw)
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS41.ECLK to    LDQS41.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         1     0.775    LDQS41.DQSW to  IOL_L41A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw
                  --------
                    4.355   (10.8% logic, 89.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.864ns meets timing requirement of -6.794ns by 5.930ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L41A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw)
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS41.ECLK to    LDQS41.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         1     0.775    LDQS41.DQSW to  IOL_L41A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw
                  --------
                    4.721   (10.0% logic, 90.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[0]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L62D.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS65.ECLK to LDQS65.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS65.DQSW270 to *_L62D.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L62D.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS65.ECLK to LDQS65.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS65.DQSW270 to *_L62D.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[10]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L35B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L35B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L35B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L35B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[11]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L35A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L35A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L35A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L35A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[12]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L38A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L38A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[13]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L38B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L38B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[14]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L38C.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38C.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L38C.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38C.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[15]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L38D.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38D.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L38D.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38D.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[1]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L62C.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS65.ECLK to LDQS65.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS65.DQSW270 to *_L62C.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L62C.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS65.ECLK to LDQS65.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS65.DQSW270 to *_L62C.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_27"></A>Internal Preference: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;
            1936 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.648ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[3]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_comma_syncerr  (to w_iddr_sclk2 +)

   Delay:               5.252ns  (28.3% logic, 71.7% route), 6 logic levels.

 Constraint Details:

      5.252ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7594 to u_mpt2042_top/u2_lvds_dec/SLICE_7576 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.648ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7594 to u_mpt2042_top/u2_lvds_dec/SLICE_7576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R56C42D.CLK to     R56C42D.Q1 u_mpt2042_top/u2_lvds_dec/SLICE_7594 (from w_iddr_sclk2)
ROUTE         5     0.993     R56C42D.Q1 to     R57C41C.A1 u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[3]
CTOF_DEL    ---     0.206     R57C41C.A1 to     R57C41C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_10419
ROUTE         1     0.489     R57C41C.F1 to     R57C41A.A0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_13
CTOF_DEL    ---     0.206     R57C41A.A0 to     R57C41A.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9185
ROUTE         1     0.636     R57C41A.F0 to     R59C41D.C0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_16
CTOF_DEL    ---     0.206     R59C41D.C0 to     R59C41D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9181
ROUTE         1     0.728     R59C41D.F0 to     R57C40C.D1 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1
CTOF_DEL    ---     0.206     R57C40C.D1 to     R57C40C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_7590
ROUTE         2     0.922     R57C40C.F1 to     R56C37B.A0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr10
CTOF_DEL    ---     0.206     R56C37B.A0 to     R56C37B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7576
ROUTE         1     0.000     R56C37B.F0 to    R56C37B.DI0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr_1_sqmuxa (to w_iddr_sclk2)
                  --------
                    5.252   (28.3% logic, 71.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7594:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R56C42D.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7576:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R56C37B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.665ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[1]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_comma_syncerr  (to w_iddr_sclk2 +)

   Delay:               5.235ns  (28.3% logic, 71.7% route), 6 logic levels.

 Constraint Details:

      5.235ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7593 to u_mpt2042_top/u2_lvds_dec/SLICE_7576 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.665ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7593 to u_mpt2042_top/u2_lvds_dec/SLICE_7576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R55C42A.CLK to     R55C42A.Q1 u_mpt2042_top/u2_lvds_dec/SLICE_7593 (from w_iddr_sclk2)
ROUTE         4     0.981     R55C42A.Q1 to     R57C41A.B1 u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[1]
CTOF_DEL    ---     0.206     R57C41A.B1 to     R57C41A.F1 u_mpt2042_top/u2_lvds_dec/SLICE_9185
ROUTE         1     0.484     R57C41A.F1 to     R57C41A.B0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_5
CTOF_DEL    ---     0.206     R57C41A.B0 to     R57C41A.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9185
ROUTE         1     0.636     R57C41A.F0 to     R59C41D.C0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_16
CTOF_DEL    ---     0.206     R59C41D.C0 to     R59C41D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9181
ROUTE         1     0.728     R59C41D.F0 to     R57C40C.D1 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1
CTOF_DEL    ---     0.206     R57C40C.D1 to     R57C40C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_7590
ROUTE         2     0.922     R57C40C.F1 to     R56C37B.A0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr10
CTOF_DEL    ---     0.206     R56C37B.A0 to     R56C37B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7576
ROUTE         1     0.000     R56C37B.F0 to    R56C37B.DI0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr_1_sqmuxa (to w_iddr_sclk2)
                  --------
                    5.235   (28.3% logic, 71.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7593:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R55C42A.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7576:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R56C37B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.932ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[7]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_comma_syncerr  (to w_iddr_sclk2 +)

   Delay:               4.968ns  (29.9% logic, 70.1% route), 6 logic levels.

 Constraint Details:

      4.968ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7596 to u_mpt2042_top/u2_lvds_dec/SLICE_7576 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.932ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7596 to u_mpt2042_top/u2_lvds_dec/SLICE_7576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R56C41C.CLK to     R56C41C.Q1 u_mpt2042_top/u2_lvds_dec/SLICE_7596 (from w_iddr_sclk2)
ROUTE         5     0.709     R56C41C.Q1 to     R57C41C.B1 u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[7]
CTOF_DEL    ---     0.206     R57C41C.B1 to     R57C41C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_10419
ROUTE         1     0.489     R57C41C.F1 to     R57C41A.A0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_13
CTOF_DEL    ---     0.206     R57C41A.A0 to     R57C41A.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9185
ROUTE         1     0.636     R57C41A.F0 to     R59C41D.C0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_16
CTOF_DEL    ---     0.206     R59C41D.C0 to     R59C41D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9181
ROUTE         1     0.728     R59C41D.F0 to     R57C40C.D1 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1
CTOF_DEL    ---     0.206     R57C40C.D1 to     R57C40C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_7590
ROUTE         2     0.922     R57C40C.F1 to     R56C37B.A0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr10
CTOF_DEL    ---     0.206     R56C37B.A0 to     R56C37B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7576
ROUTE         1     0.000     R56C37B.F0 to    R56C37B.DI0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr_1_sqmuxa (to w_iddr_sclk2)
                  --------
                    4.968   (29.9% logic, 70.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7596:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R56C41C.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7576:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R56C37B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.941ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[11]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_comma_syncerr  (to w_iddr_sclk2 +)

   Delay:               4.959ns  (29.9% logic, 70.1% route), 6 logic levels.

 Constraint Details:

      4.959ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7598 to u_mpt2042_top/u2_lvds_dec/SLICE_7576 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.941ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7598 to u_mpt2042_top/u2_lvds_dec/SLICE_7576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R59C42C.CLK to     R59C42C.Q1 u_mpt2042_top/u2_lvds_dec/SLICE_7598 (from w_iddr_sclk2)
ROUTE         4     0.705     R59C42C.Q1 to     R57C41A.D1 u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[11]
CTOF_DEL    ---     0.206     R57C41A.D1 to     R57C41A.F1 u_mpt2042_top/u2_lvds_dec/SLICE_9185
ROUTE         1     0.484     R57C41A.F1 to     R57C41A.B0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_5
CTOF_DEL    ---     0.206     R57C41A.B0 to     R57C41A.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9185
ROUTE         1     0.636     R57C41A.F0 to     R59C41D.C0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_16
CTOF_DEL    ---     0.206     R59C41D.C0 to     R59C41D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9181
ROUTE         1     0.728     R59C41D.F0 to     R57C40C.D1 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1
CTOF_DEL    ---     0.206     R57C40C.D1 to     R57C40C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_7590
ROUTE         2     0.922     R57C40C.F1 to     R56C37B.A0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr10
CTOF_DEL    ---     0.206     R56C37B.A0 to     R56C37B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7576
ROUTE         1     0.000     R56C37B.F0 to    R56C37B.DI0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr_1_sqmuxa (to w_iddr_sclk2)
                  --------
                    4.959   (29.9% logic, 70.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7598:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R59C42C.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7576:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R56C37B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.071ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[3]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_idlesig_k285  (to w_iddr_sclk2 +)

   Delay:               4.829ns  (30.7% logic, 69.3% route), 6 logic levels.

 Constraint Details:

      4.829ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7594 to u_mpt2042_top/u2_lvds_dec/SLICE_7590 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 2.071ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7594 to u_mpt2042_top/u2_lvds_dec/SLICE_7590:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R56C42D.CLK to     R56C42D.Q1 u_mpt2042_top/u2_lvds_dec/SLICE_7594 (from w_iddr_sclk2)
ROUTE         5     0.993     R56C42D.Q1 to     R57C41C.A1 u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[3]
CTOF_DEL    ---     0.206     R57C41C.A1 to     R57C41C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_10419
ROUTE         1     0.489     R57C41C.F1 to     R57C41A.A0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_13
CTOF_DEL    ---     0.206     R57C41A.A0 to     R57C41A.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9185
ROUTE         1     0.636     R57C41A.F0 to     R59C41D.C0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_16
CTOF_DEL    ---     0.206     R59C41D.C0 to     R59C41D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9181
ROUTE         1     0.728     R59C41D.F0 to     R57C40C.D1 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1
CTOF_DEL    ---     0.206     R57C40C.D1 to     R57C40C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_7590
ROUTE         2     0.499     R57C40C.F1 to     R57C40C.A0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr10
CTOF_DEL    ---     0.206     R57C40C.A0 to     R57C40C.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7590
ROUTE         1     0.000     R57C40C.F0 to    R57C40C.DI0 u_mpt2042_top/u2_lvds_dec/r_idlesig_k285_r_0 (to w_iddr_sclk2)
                  --------
                    4.829   (30.7% logic, 69.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7594:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R56C42D.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7590:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R57C40C.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.073ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[4]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_comma_syncerr  (to w_iddr_sclk2 +)

   Delay:               4.827ns  (30.8% logic, 69.2% route), 6 logic levels.

 Constraint Details:

      4.827ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7595 to u_mpt2042_top/u2_lvds_dec/SLICE_7576 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 2.073ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7595 to u_mpt2042_top/u2_lvds_dec/SLICE_7576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R56C41B.CLK to     R56C41B.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_7595 (from w_iddr_sclk2)
ROUTE         5     0.565     R56C41B.Q0 to     R57C41C.C1 u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[4]
CTOF_DEL    ---     0.206     R57C41C.C1 to     R57C41C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_10419
ROUTE         1     0.489     R57C41C.F1 to     R57C41A.A0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_13
CTOF_DEL    ---     0.206     R57C41A.A0 to     R57C41A.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9185
ROUTE         1     0.636     R57C41A.F0 to     R59C41D.C0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_16
CTOF_DEL    ---     0.206     R59C41D.C0 to     R59C41D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9181
ROUTE         1     0.728     R59C41D.F0 to     R57C40C.D1 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1
CTOF_DEL    ---     0.206     R57C40C.D1 to     R57C40C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_7590
ROUTE         2     0.922     R57C40C.F1 to     R56C37B.A0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr10
CTOF_DEL    ---     0.206     R56C37B.A0 to     R56C37B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7576
ROUTE         1     0.000     R56C37B.F0 to    R56C37B.DI0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr_1_sqmuxa (to w_iddr_sclk2)
                  --------
                    4.827   (30.8% logic, 69.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R56C41B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7576:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R56C37B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.084ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[5]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_comma_syncerr  (to w_iddr_sclk2 +)

   Delay:               4.816ns  (30.8% logic, 69.2% route), 6 logic levels.

 Constraint Details:

      4.816ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7595 to u_mpt2042_top/u2_lvds_dec/SLICE_7576 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 2.084ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7595 to u_mpt2042_top/u2_lvds_dec/SLICE_7576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R56C41B.CLK to     R56C41B.Q1 u_mpt2042_top/u2_lvds_dec/SLICE_7595 (from w_iddr_sclk2)
ROUTE         5     0.557     R56C41B.Q1 to     R57C41C.D1 u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[5]
CTOF_DEL    ---     0.206     R57C41C.D1 to     R57C41C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_10419
ROUTE         1     0.489     R57C41C.F1 to     R57C41A.A0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_13
CTOF_DEL    ---     0.206     R57C41A.A0 to     R57C41A.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9185
ROUTE         1     0.636     R57C41A.F0 to     R59C41D.C0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_16
CTOF_DEL    ---     0.206     R59C41D.C0 to     R59C41D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9181
ROUTE         1     0.728     R59C41D.F0 to     R57C40C.D1 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1
CTOF_DEL    ---     0.206     R57C40C.D1 to     R57C40C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_7590
ROUTE         2     0.922     R57C40C.F1 to     R56C37B.A0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr10
CTOF_DEL    ---     0.206     R56C37B.A0 to     R56C37B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7576
ROUTE         1     0.000     R56C37B.F0 to    R56C37B.DI0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr_1_sqmuxa (to w_iddr_sclk2)
                  --------
                    4.816   (30.8% logic, 69.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R56C41B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7576:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R56C37B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.088ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[1]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_idlesig_k285  (to w_iddr_sclk2 +)

   Delay:               4.812ns  (30.8% logic, 69.2% route), 6 logic levels.

 Constraint Details:

      4.812ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7593 to u_mpt2042_top/u2_lvds_dec/SLICE_7590 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 2.088ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7593 to u_mpt2042_top/u2_lvds_dec/SLICE_7590:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R55C42A.CLK to     R55C42A.Q1 u_mpt2042_top/u2_lvds_dec/SLICE_7593 (from w_iddr_sclk2)
ROUTE         4     0.981     R55C42A.Q1 to     R57C41A.B1 u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[1]
CTOF_DEL    ---     0.206     R57C41A.B1 to     R57C41A.F1 u_mpt2042_top/u2_lvds_dec/SLICE_9185
ROUTE         1     0.484     R57C41A.F1 to     R57C41A.B0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_5
CTOF_DEL    ---     0.206     R57C41A.B0 to     R57C41A.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9185
ROUTE         1     0.636     R57C41A.F0 to     R59C41D.C0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1_16
CTOF_DEL    ---     0.206     R59C41D.C0 to     R59C41D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9181
ROUTE         1     0.728     R59C41D.F0 to     R57C40C.D1 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_1
CTOF_DEL    ---     0.206     R57C40C.D1 to     R57C40C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_7590
ROUTE         2     0.499     R57C40C.F1 to     R57C40C.A0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr10
CTOF_DEL    ---     0.206     R57C40C.A0 to     R57C40C.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7590
ROUTE         1     0.000     R57C40C.F0 to    R57C40C.DI0 u_mpt2042_top/u2_lvds_dec/r_idlesig_k285_r_0 (to w_iddr_sclk2)
                  --------
                    4.812   (30.8% logic, 69.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7593:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R55C42A.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7590:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R57C40C.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.199ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[16]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_comma_syncerr  (to w_iddr_sclk2 +)

   Delay:               4.701ns  (27.2% logic, 72.8% route), 5 logic levels.

 Constraint Details:

      4.701ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7601 to u_mpt2042_top/u2_lvds_dec/SLICE_7576 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 2.199ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7601 to u_mpt2042_top/u2_lvds_dec/SLICE_7576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R60C41B.CLK to     R60C41B.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_7601 (from w_iddr_sclk2)
ROUTE         2     0.905     R60C41B.Q0 to     R60C41D.A0 u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[16]
CTOF_DEL    ---     0.206     R60C41D.A0 to     R60C41D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_10417
ROUTE         1     0.695     R60C41D.F0 to     R59C41A.A0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_2_10
CTOF_DEL    ---     0.206     R59C41A.A0 to     R59C41A.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9184
ROUTE         1     0.898     R59C41A.F0 to     R57C40C.C1 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_2_17
CTOF_DEL    ---     0.206     R57C40C.C1 to     R57C40C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_7590
ROUTE         2     0.922     R57C40C.F1 to     R56C37B.A0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr10
CTOF_DEL    ---     0.206     R56C37B.A0 to     R56C37B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7576
ROUTE         1     0.000     R56C37B.F0 to    R56C37B.DI0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr_1_sqmuxa (to w_iddr_sclk2)
                  --------
                    4.701   (27.2% logic, 72.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7601:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R60C41B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7576:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R56C37B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.263ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u2_iddr_tdc2/Inst2_IDDRX2F0  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[1]  (to w_iddr_sclk2 +)

   Delay:               4.552ns  (13.4% logic, 86.6% route), 2 logic levels.

 Constraint Details:

      4.552ns physical path delay i_tdc2_lvds_serdata_MGIOL to u_mpt2042_top/u2_lvds_dec/SLICE_7593 meets
      6.667ns delay constraint less
      0.088ns skew and
     -0.236ns DIN_SET requirement (totaling 6.815ns) by 2.263ns

 Physical Path Details:

      Data path i_tdc2_lvds_serdata_MGIOL to u_mpt2042_top/u2_lvds_dec/SLICE_7593:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.402   IOL_R29A.CLK to *_R29A.RXDATA2 i_tdc2_lvds_serdata_MGIOL (from w_iddr_sclk2)
ROUTE         1     3.944 *_R29A.RXDATA2 to     R55C42A.D1 w_lvds_data2[2]
CTOF_DEL    ---     0.206     R55C42A.D1 to     R55C42A.F1 u_mpt2042_top/u2_lvds_dec/SLICE_7593
ROUTE         1     0.000     R55C42A.F1 to    R55C42A.DI1 u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf_r_0[1] (to w_iddr_sclk2)
                  --------
                    4.552   (13.4% logic, 86.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to i_tdc2_lvds_serdata_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     2.015 *KDIV_R0.CDIVX to   IOL_R29A.CLK w_iddr_sclk2
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7593:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R55C42A.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

Report:  199.243MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_28"></A>Internal Preference: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;
            2019 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.658ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_lvds_datain_buf[0]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_comma_syncerr  (to w_iddr_sclk1 +)

   Delay:               5.242ns  (28.4% logic, 71.6% route), 6 logic levels.

 Constraint Details:

      5.242ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7432 to u_mpt2042_top/u1_lvds_dec/SLICE_7415 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.658ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7432 to u_mpt2042_top/u1_lvds_dec/SLICE_7415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R41C42D.CLK to     R41C42D.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7432 (from w_iddr_sclk1)
ROUTE         4     1.493     R41C42D.Q0 to     R45C38A.A1 u_mpt2042_top/u1_lvds_dec/r_lvds_datain_buf[0]
CTOF_DEL    ---     0.206     R45C38A.A1 to     R45C38A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_9219
ROUTE         1     0.484     R45C38A.F1 to     R45C38A.B0 u_mpt2042_top/u1_lvds_dec/un1_r_lvds_datain_buf_1_5
CTOF_DEL    ---     0.206     R45C38A.B0 to     R45C38A.F0 u_mpt2042_top/u1_lvds_dec/SLICE_9219
ROUTE         1     0.362     R45C38A.F0 to     R44C38B.D0 u_mpt2042_top/u1_lvds_dec/un1_r_lvds_datain_buf_1_16
CTOF_DEL    ---     0.206     R44C38B.D0 to     R44C38B.F0 u_mpt2042_top/u1_lvds_dec/SLICE_9214
ROUTE         1     0.727     R44C38B.F0 to     R43C39D.C1 u_mpt2042_top/u1_lvds_dec/un1_r_lvds_datain_buf_1
CTOF_DEL    ---     0.206     R43C39D.C1 to     R43C39D.F1 u_mpt2042_top/u1_lvds_dec/SLICE_7429
ROUTE         2     0.689     R43C39D.F1 to     R42C39C.B0 u_mpt2042_top/u1_lvds_dec/r_comma_syncerr10
CTOF_DEL    ---     0.206     R42C39C.B0 to     R42C39C.F0 u_mpt2042_top/u1_lvds_dec/SLICE_7415
ROUTE         1     0.000     R42C39C.F0 to    R42C39C.DI0 u_mpt2042_top/u1_lvds_dec/r_comma_syncerr_1_sqmuxa (to w_iddr_sclk1)
                  --------
                    5.242   (28.4% logic, 71.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7432:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R41C42D.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R42C39C.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_lvds_datain_buf[0]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_idlesig_k285  (to w_iddr_sclk1 +)

   Delay:               5.052ns  (29.4% logic, 70.6% route), 6 logic levels.

 Constraint Details:

      5.052ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7432 to u_mpt2042_top/u1_lvds_dec/SLICE_7429 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.848ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7432 to u_mpt2042_top/u1_lvds_dec/SLICE_7429:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R41C42D.CLK to     R41C42D.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7432 (from w_iddr_sclk1)
ROUTE         4     1.493     R41C42D.Q0 to     R45C38A.A1 u_mpt2042_top/u1_lvds_dec/r_lvds_datain_buf[0]
CTOF_DEL    ---     0.206     R45C38A.A1 to     R45C38A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_9219
ROUTE         1     0.484     R45C38A.F1 to     R45C38A.B0 u_mpt2042_top/u1_lvds_dec/un1_r_lvds_datain_buf_1_5
CTOF_DEL    ---     0.206     R45C38A.B0 to     R45C38A.F0 u_mpt2042_top/u1_lvds_dec/SLICE_9219
ROUTE         1     0.362     R45C38A.F0 to     R44C38B.D0 u_mpt2042_top/u1_lvds_dec/un1_r_lvds_datain_buf_1_16
CTOF_DEL    ---     0.206     R44C38B.D0 to     R44C38B.F0 u_mpt2042_top/u1_lvds_dec/SLICE_9214
ROUTE         1     0.727     R44C38B.F0 to     R43C39D.C1 u_mpt2042_top/u1_lvds_dec/un1_r_lvds_datain_buf_1
CTOF_DEL    ---     0.206     R43C39D.C1 to     R43C39D.F1 u_mpt2042_top/u1_lvds_dec/SLICE_7429
ROUTE         2     0.499     R43C39D.F1 to     R43C39D.A0 u_mpt2042_top/u1_lvds_dec/r_comma_syncerr10
CTOF_DEL    ---     0.206     R43C39D.A0 to     R43C39D.F0 u_mpt2042_top/u1_lvds_dec/SLICE_7429
ROUTE         1     0.000     R43C39D.F0 to    R43C39D.DI0 u_mpt2042_top/u1_lvds_dec/r_idlesig_k285_r (to w_iddr_sclk1)
                  --------
                    5.052   (29.4% logic, 70.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7432:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R41C42D.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R43C39D.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_crc8_d8/lfsr_q[1]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[2]  (to w_iddr_sclk1 +)

   Delay:               5.006ns  (38.8% logic, 61.2% route), 7 logic levels.

 Constraint Details:

      5.006ns physical path delay u_mpt2042_top/u1_lvds_dec/u_crc8_d8/SLICE_7495 to u_mpt2042_top/u1_lvds_dec/SLICE_7443 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.894ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_crc8_d8/SLICE_7495 to u_mpt2042_top/u1_lvds_dec/SLICE_7443:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R51C34C.CLK to     R51C34C.Q1 u_mpt2042_top/u1_lvds_dec/u_crc8_d8/SLICE_7495 (from w_iddr_sclk1)
ROUTE         4     1.326     R51C34C.Q1 to     R52C35A.C1 u_mpt2042_top/u1_lvds_dec/w_crc_out[1]
C1TOFCO_DE  ---     0.398     R52C35A.C1 to    R52C35A.FCO u_mpt2042_top/u1_lvds_dec/SLICE_409
ROUTE         1     0.000    R52C35A.FCO to    R52C35B.FCI u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata22_0_data_tmp[0]
FCITOFCO_D  ---     0.062    R52C35B.FCI to    R52C35B.FCO u_mpt2042_top/u1_lvds_dec/SLICE_410
ROUTE         1     0.000    R52C35B.FCO to    R52C35C.FCI u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata22_0_data_tmp[2]
FCITOF1_DE  ---     0.409    R52C35C.FCI to     R52C35C.F1 u_mpt2042_top/u1_lvds_dec/SLICE_411
ROUTE         2     0.696     R52C35C.F1 to     R52C36A.A1 u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata22
CTOF_DEL    ---     0.206     R52C36A.A1 to     R52C36A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_9218
ROUTE         4     0.504     R52C36A.F1 to     R52C36A.B0 u_mpt2042_top/u1_lvds_dec/N_238
CTOF_DEL    ---     0.206     R52C36A.B0 to     R52C36A.F0 u_mpt2042_top/u1_lvds_dec/SLICE_9218
ROUTE         2     0.539     R52C36A.F0 to     R51C36C.C0 u_mpt2042_top/u1_lvds_dec/N_252
CTOF_DEL    ---     0.206     R51C36C.C0 to     R51C36C.F0 u_mpt2042_top/u1_lvds_dec/SLICE_7443
ROUTE         1     0.000     R51C36C.F0 to    R51C36C.DI0 u_mpt2042_top/u1_lvds_dec/N_220_i (to w_iddr_sclk1)
                  --------
                    5.006   (38.8% logic, 61.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_crc8_d8/SLICE_7495:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R51C34C.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R51C36C.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.930ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/DO  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[2]  (to w_iddr_sclk1 +)

   Delay:               4.970ns  (37.8% logic, 62.2% route), 6 logic levels.

 Constraint Details:

      4.970ns physical path delay u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_7500 to u_mpt2042_top/u1_lvds_dec/SLICE_7443 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.930ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_7500 to u_mpt2042_top/u1_lvds_dec/SLICE_7443:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R54C39A.CLK to     R54C39A.Q1 u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_7500 (from w_iddr_sclk1)
ROUTE         5     1.352     R54C39A.Q1 to     R52C35B.B0 u_mpt2042_top/u1_lvds_dec/w_decode_dataout[3]
C0TOFCO_DE  ---     0.398     R52C35B.B0 to    R52C35B.FCO u_mpt2042_top/u1_lvds_dec/SLICE_410
ROUTE         1     0.000    R52C35B.FCO to    R52C35C.FCI u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata22_0_data_tmp[2]
FCITOF1_DE  ---     0.409    R52C35C.FCI to     R52C35C.F1 u_mpt2042_top/u1_lvds_dec/SLICE_411
ROUTE         2     0.696     R52C35C.F1 to     R52C36A.A1 u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata22
CTOF_DEL    ---     0.206     R52C36A.A1 to     R52C36A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_9218
ROUTE         4     0.504     R52C36A.F1 to     R52C36A.B0 u_mpt2042_top/u1_lvds_dec/N_238
CTOF_DEL    ---     0.206     R52C36A.B0 to     R52C36A.F0 u_mpt2042_top/u1_lvds_dec/SLICE_9218
ROUTE         2     0.539     R52C36A.F0 to     R51C36C.C0 u_mpt2042_top/u1_lvds_dec/N_252
CTOF_DEL    ---     0.206     R51C36C.C0 to     R51C36C.F0 u_mpt2042_top/u1_lvds_dec/SLICE_7443
ROUTE         1     0.000     R51C36C.F0 to    R51C36C.DI0 u_mpt2042_top/u1_lvds_dec/N_220_i (to w_iddr_sclk1)
                  --------
                    4.970   (37.8% logic, 62.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_7500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R54C39A.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R51C36C.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.967ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_comma_syncerr  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[0]  (to w_iddr_sclk1 +)

   Delay:               4.346ns  (15.3% logic, 84.7% route), 2 logic levels.

 Constraint Details:

      4.346ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7415 to u_mpt2042_top/u1_lvds_dec/SLICE_7428 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.354ns LSR_SET requirement (totaling 6.313ns) by 1.967ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7415 to u_mpt2042_top/u1_lvds_dec/SLICE_7428:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R42C39C.CLK to     R42C39C.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7415 (from w_iddr_sclk1)
ROUTE         6     1.687     R42C39C.Q0 to     R33C54A.D0 u_mpt2042_top/u1_lvds_dec/r_comma_syncerr
CTOF_DEL    ---     0.206     R33C54A.D0 to     R33C54A.F0 SLICE_11254
ROUTE         9     1.996     R33C54A.F0 to    R42C39B.LSR u_mpt2042_top/u1_lvds_dec/r_comma_syncerr_RNI2ITM (to w_iddr_sclk1)
                  --------
                    4.346   (15.3% logic, 84.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R42C39C.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R42C39B.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.044ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_comma_syncerr  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[8]  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[7]

   Delay:               4.269ns  (15.5% logic, 84.5% route), 2 logic levels.

 Constraint Details:

      4.269ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7415 to u_mpt2042_top/u1_lvds_dec/SLICE_404 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.354ns LSR_SET requirement (totaling 6.313ns) by 2.044ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7415 to u_mpt2042_top/u1_lvds_dec/SLICE_404:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R42C39C.CLK to     R42C39C.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7415 (from w_iddr_sclk1)
ROUTE         6     1.687     R42C39C.Q0 to     R33C54A.D0 u_mpt2042_top/u1_lvds_dec/r_comma_syncerr
CTOF_DEL    ---     0.206     R33C54A.D0 to     R33C54A.F0 SLICE_11254
ROUTE         9     1.919     R33C54A.F0 to    R41C40A.LSR u_mpt2042_top/u1_lvds_dec/r_comma_syncerr_RNI2ITM (to w_iddr_sclk1)
                  --------
                    4.269   (15.5% logic, 84.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R42C39C.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_404:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R41C40A.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.044ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_comma_syncerr  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[10]  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[9]

   Delay:               4.269ns  (15.5% logic, 84.5% route), 2 logic levels.

 Constraint Details:

      4.269ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7415 to u_mpt2042_top/u1_lvds_dec/SLICE_405 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.354ns LSR_SET requirement (totaling 6.313ns) by 2.044ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7415 to u_mpt2042_top/u1_lvds_dec/SLICE_405:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R42C39C.CLK to     R42C39C.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7415 (from w_iddr_sclk1)
ROUTE         6     1.687     R42C39C.Q0 to     R33C54A.D0 u_mpt2042_top/u1_lvds_dec/r_comma_syncerr
CTOF_DEL    ---     0.206     R33C54A.D0 to     R33C54A.F0 SLICE_11254
ROUTE         9     1.919     R33C54A.F0 to    R41C40B.LSR u_mpt2042_top/u1_lvds_dec/r_comma_syncerr_RNI2ITM (to w_iddr_sclk1)
                  --------
                    4.269   (15.5% logic, 84.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R42C39C.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_405:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R41C40B.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.044ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_comma_syncerr  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[14]  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[13]

   Delay:               4.269ns  (15.5% logic, 84.5% route), 2 logic levels.

 Constraint Details:

      4.269ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7415 to u_mpt2042_top/u1_lvds_dec/SLICE_407 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.354ns LSR_SET requirement (totaling 6.313ns) by 2.044ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7415 to u_mpt2042_top/u1_lvds_dec/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R42C39C.CLK to     R42C39C.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7415 (from w_iddr_sclk1)
ROUTE         6     1.687     R42C39C.Q0 to     R33C54A.D0 u_mpt2042_top/u1_lvds_dec/r_comma_syncerr
CTOF_DEL    ---     0.206     R33C54A.D0 to     R33C54A.F0 SLICE_11254
ROUTE         9     1.919     R33C54A.F0 to    R41C40D.LSR u_mpt2042_top/u1_lvds_dec/r_comma_syncerr_RNI2ITM (to w_iddr_sclk1)
                  --------
                    4.269   (15.5% logic, 84.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R42C39C.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R41C40D.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.044ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_comma_syncerr  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[12]  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[11]

   Delay:               4.269ns  (15.5% logic, 84.5% route), 2 logic levels.

 Constraint Details:

      4.269ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7415 to u_mpt2042_top/u1_lvds_dec/SLICE_406 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.354ns LSR_SET requirement (totaling 6.313ns) by 2.044ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7415 to u_mpt2042_top/u1_lvds_dec/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R42C39C.CLK to     R42C39C.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7415 (from w_iddr_sclk1)
ROUTE         6     1.687     R42C39C.Q0 to     R33C54A.D0 u_mpt2042_top/u1_lvds_dec/r_comma_syncerr
CTOF_DEL    ---     0.206     R33C54A.D0 to     R33C54A.F0 SLICE_11254
ROUTE         9     1.919     R33C54A.F0 to    R41C40C.LSR u_mpt2042_top/u1_lvds_dec/r_comma_syncerr_RNI2ITM (to w_iddr_sclk1)
                  --------
                    4.269   (15.5% logic, 84.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R42C39C.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R41C40C.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.044ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_comma_syncerr  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[15]  (to w_iddr_sclk1 +)

   Delay:               4.269ns  (15.5% logic, 84.5% route), 2 logic levels.

 Constraint Details:

      4.269ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7415 to u_mpt2042_top/u1_lvds_dec/SLICE_408 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.354ns LSR_SET requirement (totaling 6.313ns) by 2.044ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7415 to u_mpt2042_top/u1_lvds_dec/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R42C39C.CLK to     R42C39C.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7415 (from w_iddr_sclk1)
ROUTE         6     1.687     R42C39C.Q0 to     R33C54A.D0 u_mpt2042_top/u1_lvds_dec/r_comma_syncerr
CTOF_DEL    ---     0.206     R33C54A.D0 to     R33C54A.F0 SLICE_11254
ROUTE         9     1.919     R33C54A.F0 to    R41C41A.LSR u_mpt2042_top/u1_lvds_dec/r_comma_syncerr_RNI2ITM (to w_iddr_sclk1)
                  --------
                    4.269   (15.5% logic, 84.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R42C39C.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R41C41A.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

Report:  199.641MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_29"></A>Internal Preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 8.570ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[34]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.663ns  (25.1% logic, 74.9% route), 13 logic levels.

 Constraint Details:

     11.663ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.570ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R54C23D.CLK to     R54C23D.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 (from w_sclk)
ROUTE         4     1.508     R54C23D.Q1 to     R52C24A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]
CTOF_DEL    ---     0.206     R52C24A.C1 to     R52C24A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10791
ROUTE         1     0.679     R52C24A.F1 to     R52C23D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R52C23D.B1 to     R52C23D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         1     0.489     R52C23D.F1 to     R52C23D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R52C23D.A0 to     R52C23D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         3     0.750     R52C23D.F0 to     R54C22A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R54C22A.C1 to     R54C22A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9995
ROUTE         6     1.126     R54C22A.F1 to     R55C21A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R55C21A.B0 to     R55C21A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4779
ROUTE        48     1.038     R55C21A.F0 to     R56C23C.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R56C23C.C1 to     R56C23C.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9042
ROUTE         7     0.527     R56C23C.F1 to     R56C23B.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1
CTOF_DEL    ---     0.206     R56C23B.A1 to     R56C23B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_3941
ROUTE         1     0.875     R56C23B.F1 to     R54C24A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0
CTOF_DEL    ---     0.206     R54C24A.B0 to     R54C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9041
ROUTE         1     0.362     R54C24A.F0 to     R55C24A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R55C24A.D0 to     R55C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10701
ROUTE         1     0.362     R55C24A.F0 to     R55C23B.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R55C23B.D0 to     R55C23B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9997
ROUTE         1     0.532     R55C23B.F0 to     R54C23C.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R54C23C.C1 to     R54C23C.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.489     R54C23C.F1 to     R54C23C.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R54C23C.A0 to     R54C23C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.000     R54C23C.F0 to    R54C23C.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.663   (25.1% logic, 74.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23D.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23C.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.653ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[34]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.580ns  (25.3% logic, 74.7% route), 13 logic levels.

 Constraint Details:

     11.580ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.653ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R54C23D.CLK to     R54C23D.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 (from w_sclk)
ROUTE         4     1.508     R54C23D.Q1 to     R52C24A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]
CTOF_DEL    ---     0.206     R52C24A.C1 to     R52C24A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10791
ROUTE         1     0.679     R52C24A.F1 to     R52C23D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R52C23D.B1 to     R52C23D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         1     0.489     R52C23D.F1 to     R52C23D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R52C23D.A0 to     R52C23D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         3     0.750     R52C23D.F0 to     R54C22A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R54C22A.C1 to     R54C22A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9995
ROUTE         6     1.126     R54C22A.F1 to     R55C21A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R55C21A.B0 to     R55C21A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4779
ROUTE        48     1.087     R55C21A.F0 to     R56C21D.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R56C21D.D1 to     R56C21D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9043
ROUTE         2     0.499     R56C21D.F1 to     R56C21D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_529.t1
CTOF_DEL    ---     0.206     R56C21D.A0 to     R56C21D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9043
ROUTE         2     0.771     R56C21D.F0 to     R54C24A.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un34_back2back_flag_2
CTOF_DEL    ---     0.206     R54C24A.C0 to     R54C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9041
ROUTE         1     0.362     R54C24A.F0 to     R55C24A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R55C24A.D0 to     R55C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10701
ROUTE         1     0.362     R55C24A.F0 to     R55C23B.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R55C23B.D0 to     R55C23B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9997
ROUTE         1     0.532     R55C23B.F0 to     R54C23C.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R54C23C.C1 to     R54C23C.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.489     R54C23C.F1 to     R54C23C.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R54C23C.A0 to     R54C23C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.000     R54C23C.F0 to    R54C23C.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.580   (25.3% logic, 74.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23D.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23C.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.753ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[34]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.480ns  (25.5% logic, 74.5% route), 13 logic levels.

 Constraint Details:

     11.480ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.753ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R54C23D.CLK to     R54C23D.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 (from w_sclk)
ROUTE         4     1.508     R54C23D.Q1 to     R52C24A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]
CTOF_DEL    ---     0.206     R52C24A.C1 to     R52C24A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10791
ROUTE         1     0.679     R52C24A.F1 to     R52C23D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R52C23D.B1 to     R52C23D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         1     0.489     R52C23D.F1 to     R52C23D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R52C23D.A0 to     R52C23D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         3     0.750     R52C23D.F0 to     R54C22A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R54C22A.C1 to     R54C22A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9995
ROUTE         6     1.126     R54C22A.F1 to     R55C21A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R55C21A.B0 to     R55C21A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4779
ROUTE        48     0.869     R55C21A.F0 to     R56C23A.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R56C23A.D1 to     R56C23A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9044
ROUTE         4     0.513     R56C23A.F1 to     R56C23B.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1
CTOF_DEL    ---     0.206     R56C23B.B1 to     R56C23B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_3941
ROUTE         1     0.875     R56C23B.F1 to     R54C24A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0
CTOF_DEL    ---     0.206     R54C24A.B0 to     R54C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9041
ROUTE         1     0.362     R54C24A.F0 to     R55C24A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R55C24A.D0 to     R55C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10701
ROUTE         1     0.362     R55C24A.F0 to     R55C23B.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R55C23B.D0 to     R55C23B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9997
ROUTE         1     0.532     R55C23B.F0 to     R54C23C.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R54C23C.C1 to     R54C23C.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.489     R54C23C.F1 to     R54C23C.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R54C23C.A0 to     R54C23C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.000     R54C23C.F0 to    R54C23C.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.480   (25.5% logic, 74.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23D.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23C.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.808ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[34]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.425ns  (25.6% logic, 74.4% route), 13 logic levels.

 Constraint Details:

     11.425ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.808ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R54C23D.CLK to     R54C23D.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 (from w_sclk)
ROUTE         4     1.508     R54C23D.Q1 to     R52C24A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]
CTOF_DEL    ---     0.206     R52C24A.C1 to     R52C24A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10791
ROUTE         1     0.679     R52C24A.F1 to     R52C23D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R52C23D.B1 to     R52C23D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         1     0.489     R52C23D.F1 to     R52C23D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R52C23D.A0 to     R52C23D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         3     0.750     R52C23D.F0 to     R54C22A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R54C22A.C1 to     R54C22A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9995
ROUTE         6     1.126     R54C22A.F1 to     R55C21A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R55C21A.B0 to     R55C21A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4779
ROUTE        48     1.087     R55C21A.F0 to     R56C21C.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R56C21C.D0 to     R56C21C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12594
ROUTE         2     0.344     R56C21C.F0 to     R56C21D.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_525.t1
CTOF_DEL    ---     0.206     R56C21D.C0 to     R56C21D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9043
ROUTE         2     0.771     R56C21D.F0 to     R54C24A.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un34_back2back_flag_2
CTOF_DEL    ---     0.206     R54C24A.C0 to     R54C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9041
ROUTE         1     0.362     R54C24A.F0 to     R55C24A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R55C24A.D0 to     R55C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10701
ROUTE         1     0.362     R55C24A.F0 to     R55C23B.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R55C23B.D0 to     R55C23B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9997
ROUTE         1     0.532     R55C23B.F0 to     R54C23C.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R54C23C.C1 to     R54C23C.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.489     R54C23C.F1 to     R54C23C.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R54C23C.A0 to     R54C23C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.000     R54C23C.F0 to    R54C23C.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.425   (25.6% logic, 74.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23D.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23C.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.977ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[34]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.256ns  (26.0% logic, 74.0% route), 13 logic levels.

 Constraint Details:

     11.256ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.977ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R54C23D.CLK to     R54C23D.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 (from w_sclk)
ROUTE         4     1.508     R54C23D.Q1 to     R52C24A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]
CTOF_DEL    ---     0.206     R52C24A.C1 to     R52C24A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10791
ROUTE         1     0.679     R52C24A.F1 to     R52C23D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R52C23D.B1 to     R52C23D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         1     0.489     R52C23D.F1 to     R52C23D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R52C23D.A0 to     R52C23D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         3     0.750     R52C23D.F0 to     R54C22A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R54C22A.C1 to     R54C22A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9995
ROUTE         6     1.126     R54C22A.F1 to     R55C21A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R55C21A.B0 to     R55C21A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4779
ROUTE        48     1.087     R55C21A.F0 to     R56C21A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R56C21A.D0 to     R56C21A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12595
ROUTE         2     0.175     R56C21A.F0 to     R56C21D.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_526.t1
CTOF_DEL    ---     0.206     R56C21D.D0 to     R56C21D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9043
ROUTE         2     0.771     R56C21D.F0 to     R54C24A.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un34_back2back_flag_2
CTOF_DEL    ---     0.206     R54C24A.C0 to     R54C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9041
ROUTE         1     0.362     R54C24A.F0 to     R55C24A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R55C24A.D0 to     R55C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10701
ROUTE         1     0.362     R55C24A.F0 to     R55C23B.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R55C23B.D0 to     R55C23B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9997
ROUTE         1     0.532     R55C23B.F0 to     R54C23C.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R54C23C.C1 to     R54C23C.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.489     R54C23C.F1 to     R54C23C.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R54C23C.A0 to     R54C23C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.000     R54C23C.F0 to    R54C23C.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.256   (26.0% logic, 74.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23D.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23C.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.160ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[35]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.073ns  (26.5% logic, 73.5% route), 13 logic levels.

 Constraint Details:

     11.073ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4708 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.160ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4708 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R54C24B.CLK to     R54C24B.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4708 (from w_sclk)
ROUTE         4     0.915     R54C24B.Q0 to     R52C24A.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[35]
CTOF_DEL    ---     0.206     R52C24A.A1 to     R52C24A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10791
ROUTE         1     0.679     R52C24A.F1 to     R52C23D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R52C23D.B1 to     R52C23D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         1     0.489     R52C23D.F1 to     R52C23D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R52C23D.A0 to     R52C23D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         3     0.750     R52C23D.F0 to     R54C22A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R54C22A.C1 to     R54C22A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9995
ROUTE         6     1.126     R54C22A.F1 to     R55C21A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R55C21A.B0 to     R55C21A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4779
ROUTE        48     1.038     R55C21A.F0 to     R56C23C.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R56C23C.C1 to     R56C23C.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9042
ROUTE         7     0.527     R56C23C.F1 to     R56C23B.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1
CTOF_DEL    ---     0.206     R56C23B.A1 to     R56C23B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_3941
ROUTE         1     0.875     R56C23B.F1 to     R54C24A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0
CTOF_DEL    ---     0.206     R54C24A.B0 to     R54C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9041
ROUTE         1     0.362     R54C24A.F0 to     R55C24A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R55C24A.D0 to     R55C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10701
ROUTE         1     0.362     R55C24A.F0 to     R55C23B.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R55C23B.D0 to     R55C23B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9997
ROUTE         1     0.532     R55C23B.F0 to     R54C23C.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R54C23C.C1 to     R54C23C.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.489     R54C23C.F1 to     R54C23C.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R54C23C.A0 to     R54C23C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.000     R54C23C.F0 to    R54C23C.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.073   (26.5% logic, 73.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4708:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C24B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23C.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.243ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[35]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              10.990ns  (26.7% logic, 73.3% route), 13 logic levels.

 Constraint Details:

     10.990ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4708 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.243ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4708 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R54C24B.CLK to     R54C24B.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4708 (from w_sclk)
ROUTE         4     0.915     R54C24B.Q0 to     R52C24A.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[35]
CTOF_DEL    ---     0.206     R52C24A.A1 to     R52C24A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10791
ROUTE         1     0.679     R52C24A.F1 to     R52C23D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R52C23D.B1 to     R52C23D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         1     0.489     R52C23D.F1 to     R52C23D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R52C23D.A0 to     R52C23D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         3     0.750     R52C23D.F0 to     R54C22A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R54C22A.C1 to     R54C22A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9995
ROUTE         6     1.126     R54C22A.F1 to     R55C21A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R55C21A.B0 to     R55C21A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4779
ROUTE        48     1.087     R55C21A.F0 to     R56C21D.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R56C21D.D1 to     R56C21D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9043
ROUTE         2     0.499     R56C21D.F1 to     R56C21D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_529.t1
CTOF_DEL    ---     0.206     R56C21D.A0 to     R56C21D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9043
ROUTE         2     0.771     R56C21D.F0 to     R54C24A.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un34_back2back_flag_2
CTOF_DEL    ---     0.206     R54C24A.C0 to     R54C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9041
ROUTE         1     0.362     R54C24A.F0 to     R55C24A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R55C24A.D0 to     R55C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10701
ROUTE         1     0.362     R55C24A.F0 to     R55C23B.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R55C23B.D0 to     R55C23B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9997
ROUTE         1     0.532     R55C23B.F0 to     R54C23C.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R54C23C.C1 to     R54C23C.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.489     R54C23C.F1 to     R54C23C.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R54C23C.A0 to     R54C23C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.000     R54C23C.F0 to    R54C23C.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   10.990   (26.7% logic, 73.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4708:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C24B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23C.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.280ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[34]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              10.953ns  (24.8% logic, 75.2% route), 12 logic levels.

 Constraint Details:

     10.953ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.280ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R54C23D.CLK to     R54C23D.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 (from w_sclk)
ROUTE         4     1.508     R54C23D.Q1 to     R52C24A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]
CTOF_DEL    ---     0.206     R52C24A.C1 to     R52C24A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10791
ROUTE         1     0.679     R52C24A.F1 to     R52C23D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R52C23D.B1 to     R52C23D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         1     0.489     R52C23D.F1 to     R52C23D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R52C23D.A0 to     R52C23D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         3     0.750     R52C23D.F0 to     R54C22A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R54C22A.C1 to     R54C22A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9995
ROUTE         6     1.126     R54C22A.F1 to     R55C21A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R55C21A.B0 to     R55C21A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4779
ROUTE        48     1.038     R55C21A.F0 to     R56C23D.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R56C23D.C1 to     R56C23D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9040
ROUTE         4     0.509     R56C23D.F1 to     R56C23A.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_522.t1
CTOF_DEL    ---     0.206     R56C23A.A0 to     R56C23A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9044
ROUTE         4     0.392     R56C23A.F0 to     R56C22D.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_51
CTOF_DEL    ---     0.206     R56C22D.D1 to     R56C22D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4667
ROUTE         1     0.880     R56C22D.F1 to     R55C23A.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_0_6_0
CTOF_DEL    ---     0.206     R55C23A.A0 to     R55C23A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9998
ROUTE         1     0.373     R55C23A.F0 to     R54C23C.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_0_6_5
CTOF_DEL    ---     0.206     R54C23C.D1 to     R54C23C.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.489     R54C23C.F1 to     R54C23C.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R54C23C.A0 to     R54C23C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.000     R54C23C.F0 to    R54C23C.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   10.953   (24.8% logic, 75.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23D.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23C.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.333ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[33]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              10.900ns  (26.9% logic, 73.1% route), 13 logic levels.

 Constraint Details:

     10.900ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.333ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R54C23D.CLK to     R54C23D.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707 (from w_sclk)
ROUTE         4     1.059     R54C23D.Q0 to     R52C24A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[33]
CTOF_DEL    ---     0.206     R52C24A.B0 to     R52C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10791
ROUTE         1     0.362     R52C24A.F0 to     R52C23D.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_1
CTOF_DEL    ---     0.206     R52C23D.D1 to     R52C23D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         1     0.489     R52C23D.F1 to     R52C23D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R52C23D.A0 to     R52C23D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         3     0.750     R52C23D.F0 to     R54C22A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R54C22A.C1 to     R54C22A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9995
ROUTE         6     1.126     R54C22A.F1 to     R55C21A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R55C21A.B0 to     R55C21A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4779
ROUTE        48     1.038     R55C21A.F0 to     R56C23C.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R56C23C.C1 to     R56C23C.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9042
ROUTE         7     0.527     R56C23C.F1 to     R56C23B.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1
CTOF_DEL    ---     0.206     R56C23B.A1 to     R56C23B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_3941
ROUTE         1     0.875     R56C23B.F1 to     R54C24A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0
CTOF_DEL    ---     0.206     R54C24A.B0 to     R54C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9041
ROUTE         1     0.362     R54C24A.F0 to     R55C24A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R55C24A.D0 to     R55C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10701
ROUTE         1     0.362     R55C24A.F0 to     R55C23B.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R55C23B.D0 to     R55C23B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9997
ROUTE         1     0.532     R55C23B.F0 to     R54C23C.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R54C23C.C1 to     R54C23C.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.489     R54C23C.F1 to     R54C23C.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R54C23C.A0 to     R54C23C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.000     R54C23C.F0 to    R54C23C.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   10.900   (26.9% logic, 73.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23D.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23C.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[35]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              10.890ns  (26.9% logic, 73.1% route), 13 logic levels.

 Constraint Details:

     10.890ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4708 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.343ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4708 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R54C24B.CLK to     R54C24B.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4708 (from w_sclk)
ROUTE         4     0.915     R54C24B.Q0 to     R52C24A.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[35]
CTOF_DEL    ---     0.206     R52C24A.A1 to     R52C24A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10791
ROUTE         1     0.679     R52C24A.F1 to     R52C23D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R52C23D.B1 to     R52C23D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         1     0.489     R52C23D.F1 to     R52C23D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R52C23D.A0 to     R52C23D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9999
ROUTE         3     0.750     R52C23D.F0 to     R54C22A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R54C22A.C1 to     R54C22A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9995
ROUTE         6     1.126     R54C22A.F1 to     R55C21A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R55C21A.B0 to     R55C21A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4779
ROUTE        48     0.869     R55C21A.F0 to     R56C23A.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R56C23A.D1 to     R56C23A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9044
ROUTE         4     0.513     R56C23A.F1 to     R56C23B.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1
CTOF_DEL    ---     0.206     R56C23B.B1 to     R56C23B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_3941
ROUTE         1     0.875     R56C23B.F1 to     R54C24A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0
CTOF_DEL    ---     0.206     R54C24A.B0 to     R54C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9041
ROUTE         1     0.362     R54C24A.F0 to     R55C24A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R55C24A.D0 to     R55C24A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10701
ROUTE         1     0.362     R55C24A.F0 to     R55C23B.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R55C23B.D0 to     R55C23B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_9997
ROUTE         1     0.532     R55C23B.F0 to     R54C23C.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R54C23C.C1 to     R54C23C.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.489     R54C23C.F1 to     R54C23C.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R54C23C.A0 to     R54C23C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744
ROUTE         1     0.000     R54C23C.F0 to    R54C23C.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   10.890   (26.9% logic, 73.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4708:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C24B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R54C23C.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

Report:   87.489MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_50m_c" 50.000000   |             |             |
MHz ;                                   |   50.000 MHz|  162.707 MHz|  19  
                                        |             |             |
FREQUENCY NET "w_pll_150m" 150.000000   |             |             |
MHz ;                                   |  150.000 MHz|  177.054 MHz|   2  
                                        |             |             |
FREQUENCY NET "w_pll_100m" 100.000000   |             |             |
MHz ;                                   |  100.000 MHz|   67.737 MHz|   1 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top.w_ethphy_refclk_90"          |             |             |
50.000000 MHz ;                         |   50.000 MHz|  192.827 MHz|   1  
                                        |             |             |
FREQUENCY NET "i_ethphy_refclk_c"       |             |             |
50.000000 MHz ;                         |   50.000 MHz|  177.557 MHz|   7  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top/u_eth_pll/CLKOP" 50.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
_in_c" 100.000000 MHz ;                 |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
os" 100.000000 MHz ;                    |  100.000 MHz|  314.268 MHz|   4  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
op" 300.000000 MHz ;                    |  300.000 MHz|  350.877 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_clk_50m" 50.000000    |             |             |
MHz ;                                   |   50.000 MHz|  200.000 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_ddrclk_100m"          |             |             |
100.000000 MHz ;                        |  100.000 MHz|  350.877 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_ethphy_refclk"        |             |             |
50.000000 MHz ;                         |   50.000 MHz|  200.000 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_tdc1_lvds_serclk"     |             |             |
300.000000 MHz ;                        |  300.000 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_tdc2_lvds_serclk"     |             |             |
300.000000 MHz ;                        |  300.000 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "w_pll_50m" 50.000000 MHz |             |             |
;                                       |   50.000 MHz|   52.938 MHz|   7  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/ddr3_read_data_out[|             |             |
*]" 4.500000 ns ;                       |     4.500 ns|     2.494 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/datavalid_o[*]"    |             |             |
4.400000 ns ;                           |     4.400 ns|     1.889 ns|   0  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_|             |             |
data_val_in[*]" 4.500000 ns ;           |  222.222 MHz|  340.136 MHz|   1  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqs|             |             |
out_in[*]" 4.500000 ns ;                |  222.222 MHz|  333.333 MHz|   2  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/burstdet[*]"       |             |             |
4.500000 ns ;                           |     4.500 ns|     2.323 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/rt_rdclksel[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     2.484 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/rt_dqs_read[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     2.326 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/dqsbufd_pause"     |             |             |
4.500000 ns ;                           |     4.500 ns|     2.353 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/wl_dyndelay[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     1.052 ns|   0  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "w_iddr_sclk2" 150.000000 |             |             |
MHz ;                                   |  150.000 MHz|  199.243 MHz|   6  
                                        |             |             |
FREQUENCY NET "w_iddr_sclk1" 150.000000 |             |             |
MHz ;                                   |  150.000 MHz|  199.641 MHz|   6  
                                        |             |             |
FREQUENCY NET "w_sclk" 50.000000 MHz ;  |   50.000 MHz|   87.489 MHz|  13  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5_mux_0">rser/un1_N_5_mux_0</a>                      |      13|     146|     57.48%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/un1_r_udpcom_byte_size_2_0_data_tmp|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_2_0_data_tmp[6]">[6]</a>                                     |       1|     119|     46.85%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/un1_r_udpcom_byte_size_2_0_I_21_0_S|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_2_0_I_21_0_S1">1</a>                                       |       8|     119|     46.85%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_4">rser/un1_r_byte_txcnt_20_cry_4</a>          |       1|     104|     40.94%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_1_cry_2">rser/un1_r_byte_txcnt_1_cry_2</a>           |       1|      95|     37.40%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_6">rser/un1_r_byte_txcnt_20_cry_6</a>          |       1|      94|     37.01%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/un1_r_udpcom_byte_size_2_0_data_tmp|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_2_0_data_tmp[4]">[4]</a>                                     |       1|      81|     31.89%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/r_byte_txcnt_fast[1]">rser/r_byte_txcnt_fast[1]</a>               |       3|      81|     31.89%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_1_cry_4">rser/un1_r_byte_txcnt_1_cry_4</a>           |       1|      80|     31.50%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_m1_e_0_0">rser/un1_m1_e_0_0</a>                       |       2|      80|     31.50%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_8">rser/un1_r_byte_txcnt_20_cry_8</a>          |       1|      77|     30.31%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/N_1090">rser/N_1090</a>                             |       1|      68|     26.77%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/N_1182">rser/N_1182</a>                             |       1|      68|     26.77%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/N_1242">rser/N_1242</a>                             |       1|      68|     26.77%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113[6]">rser/r_udp_txram_wrdata_113[6]</a>          |       1|      68|     26.77%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_20_cry_2">rser/un1_r_byte_txcnt_20_cry_2</a>          |       1|      65|     25.59%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/r_byte_txcnt_fast[2]">rser/r_byte_txcnt_fast[2]</a>               |       7|      64|     25.20%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/r_byte_txcnt_fast[3]">rser/r_byte_txcnt_fast[3]</a>               |       7|      61|     24.02%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_5_cry_14">rser/un1_r_udpcom_byte_size_5_cry_14</a>    |       1|      58|     22.83%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_5_cry_12">rser/un1_r_udpcom_byte_size_5_cry_12</a>    |       1|      58|     22.83%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_5_cry_15_i">rser/un1_r_udpcom_byte_size_5_cry_15_i</a>  |       2|      58|     22.83%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_sn_N_4_2">rser/r_udp_txram_wrdata_113_sn_N_4_2</a>    |       3|      58|     22.83%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/N_676">rser/N_676</a>                              |       1|      57|     22.44%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_byte_txcnt_1_cry_6">rser/un1_r_byte_txcnt_1_cry_6</a>           |       1|      56|     22.05%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/N_1241">rser/N_1241</a>                             |       1|      54|     21.26%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113[5]">rser/r_udp_txram_wrdata_113[5]</a>          |       1|      54|     21.26%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_5_cry_10">rser/un1_r_udpcom_byte_size_5_cry_10</a>    |       1|      53|     20.87%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/N_1243">rser/N_1243</a>                             |       1|      43|     16.93%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113[7]">rser/r_udp_txram_wrdata_113[7]</a>          |       1|      43|     16.93%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/un1_r_udpcom_byte_size_1_0_data_tmp|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_1_0_data_tmp[6]">[6]</a>                                     |       1|      42|     16.54%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/un1_r_udpcom_byte_size_1_0_I_21_0_S|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_1_0_I_21_0_S1">1</a>                                       |       7|      42|     16.54%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/un1_r_udpcom_byte_size_1_0_data_tmp|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_1_0_data_tmp[4]">[4]</a>                                     |       1|      41|     16.14%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_sn_N_4_3">rser/r_udp_txram_wrdata_113_sn_N_4_3</a>    |      10|      41|     16.14%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_6_9">rser/un1_r_udpcom_byte_size_6_9</a>         |       2|      39|     15.35%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_14_sqmuxa_3_0">rser/r_udp_txram_wrdata_14_sqmuxa_3_0</a>   |       2|      39|     15.35%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_5_cry_8">rser/un1_r_udpcom_byte_size_5_cry_8</a>     |       1|      38|     14.96%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_77_1[5]">rser/r_udp_txram_wrdata_113_77_1[5]</a>     |       1|      34|     13.39%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/r_udp_txram_wrdata_113_sn_m88_i_0_a|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_sn_m88_i_0_a2_0">2_0</a>                                     |       1|      32|     12.60%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_sn_N_157_mux">rser/r_udp_txram_wrdata_113_sn_N_157_mux</a>|      10|      32|     12.60%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_71_bm[7]">rser/r_udp_txram_wrdata_113_71_bm[7]</a>    |       1|      30|     11.81%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udpcom_byte_size_5_cry_6">rser/un1_r_udpcom_byte_size_5_cry_6</a>     |       1|      26|     10.24%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata250">rser/r_udp_txram_wrdata250</a>              |       1|      26|     10.24%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udp_txram_wrdata263_2">rser/un1_r_udp_txram_wrdata263_2</a>        |       1|      26|     10.24%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udp_txram_wrdata263_4">rser/un1_r_udp_txram_wrdata263_4</a>        |       1|      26|     10.24%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udp_txram_wren9_1">rser/un1_r_udp_txram_wren9_1</a>            |       1|      26|     10.24%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udp_txram_wrdata305_i">rser/un1_r_udp_txram_wrdata305_i</a>        |       6|      26|     10.24%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 25 clocks:

Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX   Loads: 1677
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
   Covered under: FREQUENCY NET "w_sclk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: w_pll_50m   Source: u_pll/PLLInst_0.CLKOP   Loads: 879
   Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 56

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 1

Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2   Loads: 58
   Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;   Transfers: 2

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;   Transfers: 1

Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS   Loads: 3930
   Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_50m   Source: u_pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 1

   Clock Domain: w_iddr_sclk2   Source: u2_iddr_tdc2/Inst6_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_iddr_sclk1   Source: u1_iddr_tdc1/Inst6_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: u_eth_top.w_ethphy_refclk_90   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_ethphy_refclk_c   Source: i_ethphy_refclk.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

Clock Domain: w_iddr_sclk2   Source: u2_iddr_tdc2/Inst6_CLKDIVF.CDIVX   Loads: 120
   Covered under: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u2_iddr_tdc2/eclko   Source: u2_iddr_tdc2/Inst5_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: w_iddr_sclk1   Source: u1_iddr_tdc1/Inst6_CLKDIVF.CDIVX   Loads: 120
   Covered under: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u1_iddr_tdc1/eclko   Source: u1_iddr_tdc1/Inst5_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_eth_top/u_eth_pll/CLKOP   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_eth_top.w_ethphy_refclk_90   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS   Loads: 41
   Covered under: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[1]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[0]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   Covered under: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c   Source: i_ddrclk_100m.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u2_iddr_tdc2/eclko   Source: u2_iddr_tdc2/Inst5_ECLKSYNCB.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u2_iddr_tdc2/eclki   Source: u2_iddr_tdc2/Inst3_DLLDELD.Z   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u1_iddr_tdc1/eclko   Source: u1_iddr_tdc1/Inst5_ECLKSYNCB.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u1_iddr_tdc1/eclki   Source: u1_iddr_tdc1/Inst3_DLLDELD.Z   Loads: 1
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 230
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX

Clock Domain: i_ethphy_refclk_c   Source: i_ethphy_refclk.PAD   Loads: 21
   Covered under: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD   Loads: 16
   Covered under: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 254  Score: 54544
Cumulative negative slack: 54544

Constraints cover 2326355 paths, 122 nets, and 83925 connections (97.37% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Wed May 21 20:10:04 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o df1_lidar_top_impl1.twr -gui -msgset D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/promote.xml df1_lidar_top_impl1.ncd df1_lidar_top_impl1.prf 
Design file:     df1_lidar_top_impl1.ncd
Preference file: df1_lidar_top_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "i_clk_50m_c" 50.000000 MHz (0 errors)</A></LI>            745 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "w_pll_150m" 150.000000 MHz (0 errors)</A></LI>            623 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "w_pll_100m" 100.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz (0 errors)</A></LI>            291 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz (0 errors)</A></LI>            108 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_6' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_7' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz (0 errors)</A></LI>            202 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_8' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_9' Target='right'>FREQUENCY PORT "i_clk_50m" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_10' Target='right'>FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_11' Target='right'>FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_12' Target='right'>FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_13' Target='right'>FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_14' Target='right'>FREQUENCY NET "w_pll_50m" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_15' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_16' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_17' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns (0 errors)</A></LI>            32 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_18' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns (0 errors)</A></LI>            4 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_19' Target='right'>FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz (0 errors)</A></LI>            1936 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_20' Target='right'>FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz (0 errors)</A></LI>            2019 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_21' Target='right'>FREQUENCY NET "w_sclk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_22' Target='right'>Timing Rule Check(0 errors)</A></LI>            22 items scored, 0 timing errors detected.

9 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;
            745 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[4]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[4]  (to i_clk_50m_c +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2619 to SLICE_2619 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path SLICE_2619 to SLICE_2619:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R57C37C.CLK to     R57C37C.Q1 SLICE_2619 (from i_clk_50m_c)
ROUTE         2     0.152     R57C37C.Q1 to     R57C37C.A1 r_rst_dlycnt[4]
CTOF_DEL    ---     0.075     R57C37C.A1 to     R57C37C.F1 SLICE_2619
ROUTE         1     0.000     R57C37C.F1 to    R57C37C.DI1 un1_r_rst_dlycnt_4_cry_3_0_S1 (to i_clk_50m_c)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2619:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C37C.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2619:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C37C.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[6]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[6]  (to i_clk_50m_c +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2620 to SLICE_2620 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path SLICE_2620 to SLICE_2620:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R57C37D.CLK to     R57C37D.Q1 SLICE_2620 (from i_clk_50m_c)
ROUTE         2     0.152     R57C37D.Q1 to     R57C37D.A1 r_rst_dlycnt[6]
CTOF_DEL    ---     0.075     R57C37D.A1 to     R57C37D.F1 SLICE_2620
ROUTE         1     0.000     R57C37D.F1 to    R57C37D.DI1 un1_r_rst_dlycnt_4_cry_5_0_S1 (to i_clk_50m_c)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2620:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C37D.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2620:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C37D.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[12]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[12]  (to i_clk_50m_c +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2623 to SLICE_2623 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path SLICE_2623 to SLICE_2623:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R57C38C.CLK to     R57C38C.Q1 SLICE_2623 (from i_clk_50m_c)
ROUTE         3     0.152     R57C38C.Q1 to     R57C38C.A1 r_rst_dlycnt[12]
CTOF_DEL    ---     0.075     R57C38C.A1 to     R57C38C.F1 SLICE_2623
ROUTE         1     0.000     R57C38C.F1 to    R57C38C.DI1 un1_r_rst_dlycnt_4_cry_11_0_S1 (to i_clk_50m_c)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2623:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C38C.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2623:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C38C.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[20]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[20]  (to i_clk_50m_c +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2627 to SLICE_2627 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path SLICE_2627 to SLICE_2627:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R57C39C.CLK to     R57C39C.Q1 SLICE_2627 (from i_clk_50m_c)
ROUTE         3     0.152     R57C39C.Q1 to     R57C39C.A1 r_rst_dlycnt[20]
CTOF_DEL    ---     0.075     R57C39C.A1 to     R57C39C.F1 SLICE_2627
ROUTE         1     0.000     R57C39C.F1 to    R57C39C.DI1 un1_r_rst_dlycnt_4_cry_19_0_S1 (to i_clk_50m_c)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C39C.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C39C.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[22]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[22]  (to i_clk_50m_c +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2628 to SLICE_2628 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path SLICE_2628 to SLICE_2628:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R57C39D.CLK to     R57C39D.Q1 SLICE_2628 (from i_clk_50m_c)
ROUTE         2     0.152     R57C39D.Q1 to     R57C39D.A1 r_rst_dlycnt[22]
CTOF_DEL    ---     0.075     R57C39D.A1 to     R57C39D.F1 SLICE_2628
ROUTE         1     0.000     R57C39D.F1 to    R57C39D.DI1 un1_r_rst_dlycnt_4_cry_21_0_S1 (to i_clk_50m_c)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C39D.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C39D.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.271ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[14]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[14]  (to i_clk_50m_c +)

   Delay:               0.389ns  (60.7% logic, 39.3% route), 2 logic levels.

 Constraint Details:

      0.389ns physical path delay SLICE_2624 to SLICE_2624 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.271ns

 Physical Path Details:

      Data path SLICE_2624 to SLICE_2624:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R57C38D.CLK to     R57C38D.Q1 SLICE_2624 (from i_clk_50m_c)
ROUTE         3     0.153     R57C38D.Q1 to     R57C38D.A1 r_rst_dlycnt[14]
CTOF_DEL    ---     0.075     R57C38D.A1 to     R57C38D.F1 SLICE_2624
ROUTE         1     0.000     R57C38D.F1 to    R57C38D.DI1 un1_r_rst_dlycnt_4_cry_13_0_S1 (to i_clk_50m_c)
                  --------
                    0.389   (60.7% logic, 39.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2624:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C38D.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2624:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C38D.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.274ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[0]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[0]  (to i_clk_50m_c +)

   Delay:               0.392ns  (60.2% logic, 39.8% route), 2 logic levels.

 Constraint Details:

      0.392ns physical path delay SLICE_2617 to SLICE_2617 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.274ns

 Physical Path Details:

      Data path SLICE_2617 to SLICE_2617:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R57C37A.CLK to     R57C37A.Q1 SLICE_2617 (from i_clk_50m_c)
ROUTE         1     0.156     R57C37A.Q1 to     R57C37A.B1 r_rst_dlycnt[0]
CTOF_DEL    ---     0.075     R57C37A.B1 to     R57C37A.F1 SLICE_2617
ROUTE         1     0.000     R57C37A.F1 to    R57C37A.DI1 un1_r_rst_dlycnt_4_cry_0_0_S1 (to i_clk_50m_c)
                  --------
                    0.392   (60.2% logic, 39.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2617:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C37A.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2617:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C37A.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.274ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[2]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[2]  (to i_clk_50m_c +)

   Delay:               0.392ns  (60.2% logic, 39.8% route), 2 logic levels.

 Constraint Details:

      0.392ns physical path delay SLICE_2618 to SLICE_2618 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.274ns

 Physical Path Details:

      Data path SLICE_2618 to SLICE_2618:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R57C37B.CLK to     R57C37B.Q1 SLICE_2618 (from i_clk_50m_c)
ROUTE         1     0.156     R57C37B.Q1 to     R57C37B.B1 r_rst_dlycnt[2]
CTOF_DEL    ---     0.075     R57C37B.B1 to     R57C37B.F1 SLICE_2618
ROUTE         1     0.000     R57C37B.F1 to    R57C37B.DI1 un1_r_rst_dlycnt_4_cry_1_0_S1 (to i_clk_50m_c)
                  --------
                    0.392   (60.2% logic, 39.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2618:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C37B.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2618:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C37B.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[8]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[8]  (to i_clk_50m_c +)

   Delay:               0.394ns  (59.9% logic, 40.1% route), 2 logic levels.

 Constraint Details:

      0.394ns physical path delay SLICE_2621 to SLICE_2621 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_2621 to SLICE_2621:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R57C38A.CLK to     R57C38A.Q1 SLICE_2621 (from i_clk_50m_c)
ROUTE         3     0.158     R57C38A.Q1 to     R57C38A.B1 r_rst_dlycnt[8]
CTOF_DEL    ---     0.075     R57C38A.B1 to     R57C38A.F1 SLICE_2621
ROUTE         1     0.000     R57C38A.F1 to    R57C38A.DI1 un1_r_rst_dlycnt_4_cry_7_0_S1 (to i_clk_50m_c)
                  --------
                    0.394   (59.9% logic, 40.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2621:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C38A.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2621:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C38A.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[10]  (to i_clk_50m_c +)

   Delay:               0.394ns  (59.9% logic, 40.1% route), 2 logic levels.

 Constraint Details:

      0.394ns physical path delay SLICE_2622 to SLICE_2622 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_2622 to SLICE_2622:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R57C38B.CLK to     R57C38B.Q1 SLICE_2622 (from i_clk_50m_c)
ROUTE         3     0.158     R57C38B.Q1 to     R57C38B.B1 r_rst_dlycnt[10]
CTOF_DEL    ---     0.075     R57C38B.B1 to     R57C38B.F1 SLICE_2622
ROUTE         1     0.000     R57C38B.F1 to    R57C38B.DI1 un1_r_rst_dlycnt_4_cry_9_0_S1 (to i_clk_50m_c)
                  --------
                    0.394   (59.9% logic, 40.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C38B.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R57C38B.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;
            623 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r1_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        r2_150mrst_sync  (to w_pll_150m +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay SLICE_3139 to SLICE_11254 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path SLICE_3139 to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R33C54C.CLK to     R33C54C.Q0 SLICE_3139 (from w_pll_150m)
ROUTE         1     0.126     R33C54C.Q0 to     R33C54A.M0 r1_150mrst_sync (to w_pll_150m)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_3139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R33C54C.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_11254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R33C54A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/ctrl_cnt[0]  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/ctrl_cnt[0]  (to w_pll_150m +)

   Delay:               0.293ns  (80.9% logic, 19.1% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3185 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3185 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3185 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R43C30A.CLK to     R43C30A.Q0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3185 (from w_pll_150m)
ROUTE         3     0.056     R43C30A.Q0 to     R43C30A.D0 u1_iddr_tdc1/Inst_rxdll_sync/ctrl_cnt[0]
CTOF_DEL    ---     0.075     R43C30A.D0 to     R43C30A.F0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3185
ROUTE         1     0.000     R43C30A.F0 to    R43C30A.DI0 u1_iddr_tdc1/Inst_rxdll_sync/ctrl_cnt_4[0] (to w_pll_150m)
                  --------
                    0.293   (80.9% logic, 19.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R43C30A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R43C30A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u2_iddr_tdc2/Inst_rxdll_sync/ctrl_cnt[2]  (from w_pll_150m +)
   Destination:    FF         Data in        u2_iddr_tdc2/Inst_rxdll_sync/ctrl_cnt[2]  (to w_pll_150m +)

   Delay:               0.293ns  (80.9% logic, 19.1% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3553 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3553 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3553 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R30C30A.CLK to     R30C30A.Q0 u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3553 (from w_pll_150m)
ROUTE         4     0.056     R30C30A.Q0 to     R30C30A.D0 u2_iddr_tdc2/Inst_rxdll_sync/ctrl_cnt[2]
CTOF_DEL    ---     0.075     R30C30A.D0 to     R30C30A.F0 u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3553
ROUTE         1     0.000     R30C30A.F0 to    R30C30A.DI0 u2_iddr_tdc2/Inst_rxdll_sync/ctrl_cnt_4[2] (to w_pll_150m)
                  --------
                    0.293   (80.9% logic, 19.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R30C30A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R30C30A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u2_iddr_tdc2/Inst_rxdll_sync/ready_cnt[2]  (from w_pll_150m +)
   Destination:    FF         Data in        u2_iddr_tdc2/Inst_rxdll_sync/ready_cnt[2]  (to w_pll_150m +)

   Delay:               0.294ns  (80.6% logic, 19.4% route), 2 logic levels.

 Constraint Details:

      0.294ns physical path delay u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3564 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3564 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3564 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3564:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R28C27A.CLK to     R28C27A.Q0 u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3564 (from w_pll_150m)
ROUTE         4     0.057     R28C27A.Q0 to     R28C27A.D0 u2_iddr_tdc2/Inst_rxdll_sync/ready_cnt[2]
CTOF_DEL    ---     0.075     R28C27A.D0 to     R28C27A.F0 u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3564
ROUTE         1     0.000     R28C27A.F0 to    R28C27A.DI0 u2_iddr_tdc2/Inst_rxdll_sync/N_14 (to w_pll_150m)
                  --------
                    0.294   (80.6% logic, 19.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3564:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R28C27A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3564:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R28C27A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/cs_rx_sync[2]  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/cs_rx_sync[2]  (to w_pll_150m +)

   Delay:               0.296ns  (80.1% logic, 19.9% route), 2 logic levels.

 Constraint Details:

      0.296ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3199 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3199 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.178ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3199 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3199:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R43C29A.CLK to     R43C29A.Q0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3199 (from w_pll_150m)
ROUTE        13     0.059     R43C29A.Q0 to     R43C29A.D0 u1_iddr_tdc1/stop
CTOF_DEL    ---     0.075     R43C29A.D0 to     R43C29A.F0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3199
ROUTE         1     0.000     R43C29A.F0 to    R43C29A.DI0 u1_iddr_tdc1/Inst_rxdll_sync/i17_mux_i (to w_pll_150m)
                  --------
                    0.296   (80.1% logic, 19.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3199:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R43C29A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3199:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R43C29A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.186ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_q1  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_q2  (to w_pll_150m +)

   Delay:               0.303ns  (53.5% logic, 46.5% route), 1 logic levels.

 Constraint Details:

      0.303ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3190 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3190 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.186ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3190 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R45C29B.CLK to     R45C29B.Q0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3190 (from w_pll_150m)
ROUTE         1     0.141     R45C29B.Q0 to     R45C29B.M1 u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_q1 (to w_pll_150m)
                  --------
                    0.303   (53.5% logic, 46.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R45C29B.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R45C29B.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.186ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u2_iddr_tdc2/Inst_rxdll_sync/dll_lock_q1  (from w_pll_150m +)
   Destination:    FF         Data in        u2_iddr_tdc2/Inst_rxdll_sync/dll_lock_q2  (to w_pll_150m +)

   Delay:               0.303ns  (53.5% logic, 46.5% route), 1 logic levels.

 Constraint Details:

      0.303ns physical path delay u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3557 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3557 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.186ns

 Physical Path Details:

      Data path u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3557 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3557:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R27C31C.CLK to     R27C31C.Q0 u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3557 (from w_pll_150m)
ROUTE         1     0.141     R27C31C.Q0 to     R27C31C.M1 u2_iddr_tdc2/Inst_rxdll_sync/dll_lock_q1 (to w_pll_150m)
                  --------
                    0.303   (53.5% logic, 46.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3557:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R27C31C.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3557:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R27C31C.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/ready_cnt[0]  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/ready_cnt[0]  (to w_pll_150m +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3196 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3196 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3196 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R44C29D.CLK to     R44C29D.Q0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3196 (from w_pll_150m)
ROUTE         4     0.069     R44C29D.Q0 to     R44C29D.C0 u1_iddr_tdc1/Inst_rxdll_sync/ready_cnt[0]
CTOF_DEL    ---     0.075     R44C29D.C0 to     R44C29D.F0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3196
ROUTE         1     0.000     R44C29D.F0 to    R44C29D.DI0 u1_iddr_tdc1/Inst_rxdll_sync/N_913_i (to w_pll_150m)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R44C29D.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R44C29D.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u2_iddr_tdc2/Inst_rxdll_sync/ctrl_cnt[0]  (from w_pll_150m +)
   Destination:    FF         Data in        u2_iddr_tdc2/Inst_rxdll_sync/ctrl_cnt[0]  (to w_pll_150m +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3552 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3552 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3552 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3552:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R31C29C.CLK to     R31C29C.Q0 u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3552 (from w_pll_150m)
ROUTE         3     0.069     R31C29C.Q0 to     R31C29C.C0 u2_iddr_tdc2/Inst_rxdll_sync/ctrl_cnt[0]
CTOF_DEL    ---     0.075     R31C29C.C0 to     R31C29C.F0 u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3552
ROUTE         1     0.000     R31C29C.F0 to    R31C29C.DI0 u2_iddr_tdc2/Inst_rxdll_sync/ctrl_cnt_4[0] (to w_pll_150m)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3552:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R31C29C.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_3552:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R31C29C.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/cs_rx_sync[1]  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/assert_stop  (to w_pll_150m +)

   Delay:               0.359ns  (65.7% logic, 34.3% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3184 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3183 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.241ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3184 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R42C29A.CLK to     R42C29A.Q1 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3184 (from w_pll_150m)
ROUTE        11     0.121     R42C29A.Q1 to     R42C29C.D0 u1_iddr_tdc1/Inst_rxdll_sync/cs_rx_sync[1]
CTOF_DEL    ---     0.075     R42C29C.D0 to     R42C29C.F0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3183
ROUTE         2     0.002     R42C29C.F0 to    R42C29C.DI0 u1_iddr_tdc1/Inst_rxdll_sync/ns_rx_sync_0_sqmuxa_1 (to w_pll_150m)
                  --------
                    0.359   (65.7% logic, 34.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3184:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R42C29A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R42C29C.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_0_2(ASIC)  (to w_pll_100m +)

   Delay:               1.594ns  (10.2% logic, 89.8% route), 1 logic levels.

 Constraint Details:

      1.594ns physical path delay SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_0_2 meets
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.131ns

 Physical Path Details:

      Data path SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C38D.CLK to     R56C38D.Q0 SLICE_3141 (from i_clk_50m_c)
ROUTE       999     1.432     R56C38D.Q0 to EBR_R34C17.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.594   (10.2% logic, 89.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R56C38D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C17.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_1_1(ASIC)  (to w_pll_100m +)

   Delay:               1.594ns  (10.2% logic, 89.8% route), 1 logic levels.

 Constraint Details:

      1.594ns physical path delay SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_1_1 meets
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.131ns

 Physical Path Details:

      Data path SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C38D.CLK to     R56C38D.Q0 SLICE_3141 (from i_clk_50m_c)
ROUTE       999     1.432     R56C38D.Q0 to EBR_R34C33.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.594   (10.2% logic, 89.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R56C38D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C33.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_2_0(ASIC)  (to w_pll_100m +)

   Delay:               1.594ns  (10.2% logic, 89.8% route), 1 logic levels.

 Constraint Details:

      1.594ns physical path delay SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_2_0 meets
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.131ns

 Physical Path Details:

      Data path SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C38D.CLK to     R56C38D.Q0 SLICE_3141 (from i_clk_50m_c)
ROUTE       999     1.432     R56C38D.Q0 to EBR_R34C10.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.594   (10.2% logic, 89.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R56C38D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C10.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_2_0(ASIC)  (to w_pll_100m +)

   Delay:               1.594ns  (10.2% logic, 89.8% route), 1 logic levels.

 Constraint Details:

      1.594ns physical path delay SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_2_0 meets
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.131ns

 Physical Path Details:

      Data path SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C38D.CLK to     R56C38D.Q0 SLICE_3141 (from i_clk_50m_c)
ROUTE       999     1.432     R56C38D.Q0 to EBR_R34C44.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.594   (10.2% logic, 89.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R56C38D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C44.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_0_2(ASIC)  (to w_pll_100m +)

   Delay:               1.594ns  (10.2% logic, 89.8% route), 1 logic levels.

 Constraint Details:

      1.594ns physical path delay SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_0_2 meets
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.131ns

 Physical Path Details:

      Data path SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C38D.CLK to     R56C38D.Q0 SLICE_3141 (from i_clk_50m_c)
ROUTE       999     1.432     R56C38D.Q0 to EBR_R34C31.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.594   (10.2% logic, 89.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R56C38D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C31.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_0_2(ASIC)  (to w_pll_100m +)

   Delay:               1.594ns  (10.2% logic, 89.8% route), 1 logic levels.

 Constraint Details:

      1.594ns physical path delay SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_0_2 meets
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.131ns

 Physical Path Details:

      Data path SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C38D.CLK to     R56C38D.Q0 SLICE_3141 (from i_clk_50m_c)
ROUTE       999     1.432     R56C38D.Q0 to EBR_R34C24.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.594   (10.2% logic, 89.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R56C38D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C24.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_1_1(ASIC)  (to w_pll_100m +)

   Delay:               1.594ns  (10.2% logic, 89.8% route), 1 logic levels.

 Constraint Details:

      1.594ns physical path delay SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_1_1 meets
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.131ns

 Physical Path Details:

      Data path SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C38D.CLK to     R56C38D.Q0 SLICE_3141 (from i_clk_50m_c)
ROUTE       999     1.432     R56C38D.Q0 to EBR_R34C19.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.594   (10.2% logic, 89.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R56C38D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C19.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_1_1(ASIC)  (to w_pll_100m +)

   Delay:               1.594ns  (10.2% logic, 89.8% route), 1 logic levels.

 Constraint Details:

      1.594ns physical path delay SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_1_1 meets
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.131ns

 Physical Path Details:

      Data path SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C38D.CLK to     R56C38D.Q0 SLICE_3141 (from i_clk_50m_c)
ROUTE       999     1.432     R56C38D.Q0 to EBR_R34C42.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.594   (10.2% logic, 89.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R56C38D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C42.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_0_2(ASIC)  (to w_pll_100m +)

   Delay:               1.594ns  (10.2% logic, 89.8% route), 1 logic levels.

 Constraint Details:

      1.594ns physical path delay SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_0_2 meets
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.131ns

 Physical Path Details:

      Data path SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C38D.CLK to     R56C38D.Q0 SLICE_3141 (from i_clk_50m_c)
ROUTE       999     1.432     R56C38D.Q0 to EBR_R34C35.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.594   (10.2% logic, 89.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R56C38D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C35.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_2_0(ASIC)  (to w_pll_100m +)

   Delay:               1.594ns  (10.2% logic, 89.8% route), 1 logic levels.

 Constraint Details:

      1.594ns physical path delay SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_2_0 meets
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.131ns

 Physical Path Details:

      Data path SLICE_3141 to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C38D.CLK to     R56C38D.Q0 SLICE_3141 (from i_clk_50m_c)
ROUTE       999     1.432     R56C38D.Q0 to EBR_R34C37.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.594   (10.2% logic, 89.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R56C38D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C37.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;
            291 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_41  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_15  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6282 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6282 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R63C28D.CLK to     R63C28D.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6282 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1     0.126     R63C28D.Q0 to     R63C28B.M1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r12 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6282:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R63C28D.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R63C28B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.228ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_54  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10629 meets
      0.060ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.060ns) by 0.228ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10629:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R65C29A.CLK to     R65C29A.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 (from u_eth_top.w_ethphy_refclk_90)
ROUTE        24     0.126     R65C29A.Q0 to     R65C29C.CE u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_dcfifo_empty (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R65C29A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10629:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R65C29C.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_46  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_20  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.367ns  (43.9% logic, 56.1% route), 1 logic levels.

 Constraint Details:

      0.367ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6279 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6286 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.250ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6279 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6286:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R64C29D.CLK to     R64C29D.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6279 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1     0.206     R64C29D.Q1 to     R66C29D.M0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r7 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.367   (43.9% logic, 56.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R64C29D.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R66C29D.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_42  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_16  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.367ns  (43.9% logic, 56.1% route), 1 logic levels.

 Constraint Details:

      0.367ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6281 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.250ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6281 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R62C28A.CLK to     R62C28A.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6281 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1     0.206     R62C28A.Q1 to     R63C28B.M0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r11 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.367   (43.9% logic, 56.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R62C28A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R63C28B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_48  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_22  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.367ns  (43.9% logic, 56.1% route), 1 logic levels.

 Constraint Details:

      0.367ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6278 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6285 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.250ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6278 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6285:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R64C29A.CLK to     R64C29A.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6278 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1     0.206     R64C29A.Q1 to     R66C29A.M0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r5 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.367   (43.9% logic, 56.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R64C29A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6285:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R66C29A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_47  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_21  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.368ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.368ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6279 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6285 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.251ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6279 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6285:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R64C29D.CLK to     R64C29D.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6279 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1     0.206     R64C29D.Q0 to     R66C29A.M1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r6 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.368   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R64C29D.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6285:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R66C29A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.253ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_92  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_79  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.371ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2211 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6242 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.253ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2211 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6242:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R64C27B.CLK to     R64C27B.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2211 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         4     0.134     R64C27B.Q0 to     R63C27A.D0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_0
CTOF_DEL    ---     0.075     R63C27A.D0 to     R63C27A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6242
ROUTE         1     0.000     R63C27A.F0 to    R63C27A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/r_gdata_0 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.371   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2211:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R64C27B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R63C27A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.258ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_89  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_63  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.375ns  (42.9% logic, 57.1% route), 1 logic levels.

 Constraint Details:

      0.375ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2212 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6263 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.258ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2212 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R64C27C.CLK to     R64C27C.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2212 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     0.214     R64C27C.Q1 to     R63C27C.M1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_3 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.375   (42.9% logic, 57.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R64C27C.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R63C27C.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_90  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_64  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.376ns  (43.1% logic, 56.9% route), 1 logic levels.

 Constraint Details:

      0.376ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2212 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6263 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.259ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2212 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R64C27C.CLK to     R64C27C.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2212 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     0.214     R64C27C.Q0 to     R63C27C.M0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_2 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.376   (43.1% logic, 56.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R64C27C.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R63C27C.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_88  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_76  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.384ns  (61.7% logic, 38.3% route), 2 logic levels.

 Constraint Details:

      0.384ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2213 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6243 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.266ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2213 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6243:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R64C27D.CLK to     R64C27D.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2213 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     0.147     R64C27D.Q0 to     R63C27B.C1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_4
CTOF_DEL    ---     0.075     R63C27B.C1 to     R63C27B.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6243
ROUTE         1     0.000     R63C27B.F1 to    R63C27B.DI1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/r_gdata_3 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.384   (61.7% logic, 38.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R64C27D.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R63C27B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;
            108 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_17  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_5  (to i_ethphy_refclk_c +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6219 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6222 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6219 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6222:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C27C.CLK to     R56C27C.Q0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6219 (from i_ethphy_refclk_c)
ROUTE         1     0.126     R56C27C.Q0 to     R56C27A.M0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w2 (to i_ethphy_refclk_c)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R56C27C.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R56C27A.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.185ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_16  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_4  (to i_ethphy_refclk_c +)

   Delay:               0.302ns  (53.3% logic, 46.7% route), 1 logic levels.

 Constraint Details:

      0.302ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6219 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6222 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.185ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6219 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6222:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R56C27C.CLK to     R56C27C.Q1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6219 (from i_ethphy_refclk_c)
ROUTE         1     0.141     R56C27C.Q1 to     R56C27A.M1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w3 (to i_ethphy_refclk_c)
                  --------
                    0.302   (53.3% logic, 46.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R56C27C.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R56C27A.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.186ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_15  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_3  (to i_ethphy_refclk_c +)

   Delay:               0.303ns  (53.5% logic, 46.5% route), 1 logic levels.

 Constraint Details:

      0.303ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6220 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6223 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.186ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6220 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C26D.CLK to     R56C26D.Q0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6220 (from i_ethphy_refclk_c)
ROUTE         1     0.141     R56C26D.Q0 to     R56C27D.M0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w4 (to i_ethphy_refclk_c)
                  --------
                    0.303   (53.5% logic, 46.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R56C26D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R56C27D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_57  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_45  (to i_ethphy_refclk_c +)

   Delay:               0.312ns  (51.9% logic, 48.1% route), 1 logic levels.

 Constraint Details:

      0.312ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6238 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.195ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6238:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C25D.CLK to     R56C25D.Q0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 (from i_ethphy_refclk_c)
ROUTE         5     0.150     R56C25D.Q0 to     R56C26A.M0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_4 (to i_ethphy_refclk_c)
                  --------
                    0.312   (51.9% logic, 48.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R56C25D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R56C26A.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_14  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_2  (to i_ethphy_refclk_c +)

   Delay:               0.367ns  (43.9% logic, 56.1% route), 1 logic levels.

 Constraint Details:

      0.367ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6220 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6223 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.250ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6220 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R56C26D.CLK to     R56C26D.Q1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6220 (from i_ethphy_refclk_c)
ROUTE         1     0.206     R56C26D.Q1 to     R56C27D.M1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w5 (to i_ethphy_refclk_c)
                  --------
                    0.367   (43.9% logic, 56.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R56C26D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R56C27D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_18  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_6  (to i_ethphy_refclk_c +)

   Delay:               0.367ns  (43.9% logic, 56.1% route), 1 logic levels.

 Constraint Details:

      0.367ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6218 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6221 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.250ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6218 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6221:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R55C28C.CLK to     R55C28C.Q1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6218 (from i_ethphy_refclk_c)
ROUTE         1     0.206     R55C28C.Q1 to     R57C28D.M1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w1 (to i_ethphy_refclk_c)
                  --------
                    0.367   (43.9% logic, 56.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R55C28C.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R57C28D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_19  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_7  (to i_ethphy_refclk_c +)

   Delay:               0.368ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.368ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6218 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6221 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.251ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6218 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6221:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R55C28C.CLK to     R55C28C.Q0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6218 (from i_ethphy_refclk_c)
ROUTE         1     0.206     R55C28C.Q0 to     R57C28D.M0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w0 (to i_ethphy_refclk_c)
                  --------
                    0.368   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R55C28C.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R57C28D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_59  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_54  (to i_ethphy_refclk_c +)

   Delay:               0.372ns  (63.7% logic, 36.3% route), 2 logic levels.

 Constraint Details:

      0.372ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6227 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.254ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6227:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C25C.CLK to     R56C25C.Q0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238 (from i_ethphy_refclk_c)
ROUTE         5     0.135     R56C25C.Q0 to     R57C25C.D1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_2
CTOF_DEL    ---     0.075     R57C25C.D1 to     R57C25C.F1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6227
ROUTE         1     0.000     R57C25C.F1 to    R57C25C.DI1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/w_gdata_1 (to i_ethphy_refclk_c)
                  --------
                    0.372   (63.7% logic, 36.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R56C25C.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R57C25C.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_56  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_50  (to i_ethphy_refclk_c +)

   Delay:               0.373ns  (43.2% logic, 56.8% route), 1 logic levels.

 Constraint Details:

      0.373ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6229 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.256ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R56C25D.CLK to     R56C25D.Q1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 (from i_ethphy_refclk_c)
ROUTE         6     0.212     R56C25D.Q1 to     R55C25A.M1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_5 (to i_ethphy_refclk_c)
                  --------
                    0.373   (43.2% logic, 56.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R56C25D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R55C25A.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.258ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_59  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_47  (to i_ethphy_refclk_c +)

   Delay:               0.375ns  (43.2% logic, 56.8% route), 1 logic levels.

 Constraint Details:

      0.375ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6237 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.258ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C25C.CLK to     R56C25C.Q0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238 (from i_ethphy_refclk_c)
ROUTE         5     0.213     R56C25C.Q0 to     R57C25B.M0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_2 (to i_ethphy_refclk_c)
                  --------
                    0.375   (43.2% logic, 56.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R56C25C.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R57C25B.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;
            202 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d1  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d2  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_3918 to u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_3918 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_3918 to u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_3918:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R45C11A.CLK to     R45C11A.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_3918 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         1     0.126     R45C11A.Q0 to     R45C11A.M1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d1 (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_3918:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R45C11A.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_3918:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R45C11A.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[0]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[0]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.294ns  (80.6% logic, 19.4% route), 2 logic levels.

 Constraint Details:

      0.294ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R44C17B.CLK to     R44C17B.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         9     0.057     R44C17B.Q0 to     R44C17B.D0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[0]
CTOF_DEL    ---     0.075     R44C17B.D0 to     R44C17B.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916
ROUTE         1     0.000     R44C17B.F0 to    R44C17B.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag_ns[0] (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.294   (80.6% logic, 19.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R44C17B.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3916:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R44C17B.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[1]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[1]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.295ns  (80.3% logic, 19.7% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3926 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3926 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3926 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3926:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R45C16B.CLK to     R45C16B.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3926 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7     0.058     R45C16B.Q0 to     R45C16B.D0 u_ddr3/ddr3_ipcore_inst/U1_clocking/uddcntln_sync
CTOF_DEL    ---     0.075     R45C16B.D0 to     R45C16B.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3926
ROUTE         1     0.000     R45C16B.F0 to    R45C16B.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_84_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.295   (80.3% logic, 19.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3926:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R45C16B.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3926:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R45C16B.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.295ns  (80.3% logic, 19.7% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3923 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3923 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3923 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3923:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R44C16A.CLK to     R44C16A.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3923 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     0.058     R44C16A.Q0 to     R44C16A.D0 u_ddr3/ddr3_ipcore_inst/U1_clocking/ready
CTOF_DEL    ---     0.075     R44C16A.D0 to     R44C16A.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3923
ROUTE         1     0.000     R44C16A.F0 to    R44C16A.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[0] (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.295   (80.3% logic, 19.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3923:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R44C16A.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3923:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R44C16A.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[0]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[0]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.295ns  (80.3% logic, 19.7% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3913 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3913 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3913 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3913:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R44C17A.CLK to     R44C17A.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3913 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     0.058     R44C17A.Q0 to     R44C17A.D0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0
CTOF_DEL    ---     0.075     R44C17A.D0 to     R44C17A.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3913
ROUTE         1     0.000     R44C17A.F0 to    R44C17A.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_17_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.295   (80.3% logic, 19.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3913:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R44C17A.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3913:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R44C17A.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R45C17C.CLK to     R45C17C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        12     0.069     R45C17C.Q0 to     R45C17C.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause
CTOF_DEL    ---     0.075     R45C17C.C0 to     R45C17C.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919
ROUTE         1     0.000     R45C17C.F0 to    R45C17C.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[2] (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R45C17C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R45C17C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.307ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.307ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.189ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R45C16C.CLK to     R45C16C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7     0.070     R45C16C.Q0 to     R45C16C.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.075     R45C16C.C0 to     R45C16C.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915
ROUTE         1     0.000     R45C16C.F0 to    R45C16C.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[3] (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.307   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R45C16C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R45C16C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.308ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.308ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.190ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R45C18D.CLK to     R45C18D.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        10     0.071     R45C18D.Q0 to     R45C18D.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]
CTOF_DEL    ---     0.075     R45C18D.C0 to     R45C18D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914
ROUTE         1     0.000     R45C18D.F0 to    R45C18D.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_15_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.308   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R45C18D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3914:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R45C18D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.245ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[4]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.363ns  (65.3% logic, 34.7% route), 2 logic levels.

 Constraint Details:

      0.363ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.245ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R45C17D.CLK to     R45C17D.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         8     0.126     R45C17D.Q0 to     R45C17A.D0 u_ddr3/ddr3_ipcore_inst/U1_clocking/stop
CTOF_DEL    ---     0.075     R45C17A.D0 to     R45C17A.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922
ROUTE         1     0.000     R45C17A.F0 to    R45C17A.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[5] (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.363   (65.3% logic, 34.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R45C17D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3922:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R45C17A.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[4]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.384ns  (61.7% logic, 38.3% route), 2 logic levels.

 Constraint Details:

      0.384ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.266ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R45C16C.CLK to     R45C16C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7     0.147     R45C16C.Q0 to     R45C17D.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.075     R45C17D.C0 to     R45C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924
ROUTE         1     0.000     R45C17D.F0 to    R45C17D.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_88_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.384   (61.7% logic, 38.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R45C16C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3924:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to    R45C17D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_8"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_9"></A>Preference: FREQUENCY PORT "i_clk_50m" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_10"></A>Preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_11"></A>Preference: FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_12"></A>Preference: FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_13"></A>Preference: FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_14"></A>Preference: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u3/U1/U1/FF_12  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u3/U1/U1/FF_44  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_HV_control/u3/U1/U1/SLICE_3591 to u_HV_control/u3/U1/U1/SLICE_3702 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_HV_control/u3/U1/U1/SLICE_3591 to u_HV_control/u3/U1/U1/SLICE_3702:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R48C57A.CLK to     R48C57A.Q1 u_HV_control/u3/U1/U1/SLICE_3591 (from w_pll_50m)
ROUTE         1     0.126     R48C57A.Q1 to     R48C57B.M1 u_HV_control/u3/U1/U1/multiplier_or2_19 (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_3591:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R48C57A.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_3702:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R48C57B.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_motor_control/u2_motor_drive/u_divider2/r_quotient[15]  (from w_pll_50m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider2/o_quotient[15]  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_motor_control/u2_motor_drive/u_divider2/SLICE_7377 to u_motor_control/u2_motor_drive/u_divider2/SLICE_7406 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_motor_control/u2_motor_drive/u_divider2/SLICE_7377 to u_motor_control/u2_motor_drive/u_divider2/SLICE_7406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R53C69C.CLK to     R53C69C.Q1 u_motor_control/u2_motor_drive/u_divider2/SLICE_7377 (from w_pll_50m)
ROUTE         1     0.126     R53C69C.Q1 to     R53C69B.M1 u_motor_control/u2_motor_drive/u_divider2/r_quotient[15] (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_motor_control/u2_motor_drive/u_divider2/SLICE_7377:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R53C69C.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_motor_control/u2_motor_drive/u_divider2/SLICE_7406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R53C69B.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u6/G_5  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u6/G_6  (to w_pll_50m +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_HV_control/u6/SLICE_3829 to u_HV_control/u6/SLICE_3829 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_HV_control/u6/SLICE_3829 to u_HV_control/u6/SLICE_3829:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R62C54A.CLK to     R62C54A.Q0 u_HV_control/u6/SLICE_3829 (from w_pll_50m)
ROUTE         1     0.126     R62C54A.Q0 to     R62C54A.M1 u_HV_control/u6/G_5 (to w_pll_50m)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u6/SLICE_3829:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R62C54A.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u6/SLICE_3829:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R62C54A.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u3/U1/U1/FF_27  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u3/U1/U1/FF_59  (to w_pll_50m +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_HV_control/u3/U1/U1/SLICE_3584 to u_HV_control/u3/U1/U1/SLICE_3695 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_HV_control/u3/U1/U1/SLICE_3584 to u_HV_control/u3/U1/U1/SLICE_3695:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R53C59A.CLK to     R53C59A.Q0 u_HV_control/u3/U1/U1/SLICE_3584 (from w_pll_50m)
ROUTE         1     0.126     R53C59A.Q0 to     R53C59D.M0 u_HV_control/u3/U1/U1/multiplier_or2_4 (to w_pll_50m)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_3584:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R53C59A.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_3695:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R53C59D.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u3/U1/U1/FF_31  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u3/U1/U1/FF_63  (to w_pll_50m +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_HV_control/u3/U1/U1/SLICE_3582 to u_HV_control/u3/U1/U1/SLICE_3693 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_HV_control/u3/U1/U1/SLICE_3582 to u_HV_control/u3/U1/U1/SLICE_3693:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R49C60D.CLK to     R49C60D.Q0 u_HV_control/u3/U1/U1/SLICE_3582 (from w_pll_50m)
ROUTE         1     0.126     R49C60D.Q0 to     R49C60C.M0 u_HV_control/u3/U1/U1/multiplier_or2_0 (to w_pll_50m)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_3582:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R49C60D.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_3693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R49C60C.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u3/r_dac_value[2]  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u_hvpwm_ctrl/r_pwm_value[0]  (to w_pll_50m +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_HV_control/u3/SLICE_3567 to u_HV_control/u_hvpwm_ctrl/SLICE_3891 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_HV_control/u3/SLICE_3567 to u_HV_control/u_hvpwm_ctrl/SLICE_3891:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R8C39C.CLK to      R8C39C.Q0 u_HV_control/u3/SLICE_3567 (from w_pll_50m)
ROUTE         1     0.126      R8C39C.Q0 to      R8C39A.M0 u_HV_control/o_dac_value[0] (to w_pll_50m)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u3/SLICE_3567:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to     R8C39C.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u_hvpwm_ctrl/SLICE_3891:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to     R8C39A.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u6/G_1  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u6/G_2  (to w_pll_50m +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_HV_control/u6/SLICE_3826 to u_HV_control/u6/SLICE_3826 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_HV_control/u6/SLICE_3826 to u_HV_control/u6/SLICE_3826:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R62C51B.CLK to     R62C51B.Q0 u_HV_control/u6/SLICE_3826 (from w_pll_50m)
ROUTE         1     0.126     R62C51B.Q0 to     R62C51B.M1 u_HV_control/u6/G_1 (to w_pll_50m)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u6/SLICE_3826:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R62C51B.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u6/SLICE_3826:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R62C51B.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_motor_control/u0_signal_dejitter/r_signal_sample[2]  (from w_pll_50m +)
   Destination:    FF         Data in        u_motor_control/u0_signal_dejitter/r_signal_out  (to w_pll_50m +)

   Delay:               0.289ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay u_motor_control/u0_signal_dejitter/SLICE_7071 to u_motor_control/u0_signal_dejitter/SLICE_7407 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.172ns

 Physical Path Details:

      Data path u_motor_control/u0_signal_dejitter/SLICE_7071 to u_motor_control/u0_signal_dejitter/SLICE_7407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R48C79C.CLK to     R48C79C.Q1 u_motor_control/u0_signal_dejitter/SLICE_7071 (from w_pll_50m)
ROUTE         3     0.128     R48C79C.Q1 to     R48C79A.M0 u_motor_control/u0_signal_dejitter/r_signal_sample[2] (to w_pll_50m)
                  --------
                    0.289   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_motor_control/u0_signal_dejitter/SLICE_7071:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R48C79C.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_motor_control/u0_signal_dejitter/SLICE_7407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R48C79A.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_motor_control/u1_motor_drive/u_divider1/r_quotient[9]  (from w_pll_50m +)
   Destination:    FF         Data in        u_motor_control/u1_motor_drive/u_divider1/o_quotient[9]  (to w_pll_50m +)

   Delay:               0.289ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay u_motor_control/u1_motor_drive/u_divider1/SLICE_7165 to u_motor_control/u1_motor_drive/u_divider1/SLICE_7227 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.172ns

 Physical Path Details:

      Data path u_motor_control/u1_motor_drive/u_divider1/SLICE_7165 to u_motor_control/u1_motor_drive/u_divider1/SLICE_7227:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R42C54D.CLK to     R42C54D.Q1 u_motor_control/u1_motor_drive/u_divider1/SLICE_7165 (from w_pll_50m)
ROUTE         2     0.128     R42C54D.Q1 to     R42C54C.M1 u_motor_control/u1_motor_drive/u_divider1/r_quotient[9] (to w_pll_50m)
                  --------
                    0.289   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_motor_control/u1_motor_drive/u_divider1/SLICE_7165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R42C54D.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_motor_control/u1_motor_drive/u_divider1/SLICE_7227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R42C54C.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u5/r_pulse_value8[7]  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u5/r_pulse_value7[7]  (to w_pll_50m +)

   Delay:               0.289ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay u_HV_control/u5/SLICE_3788 to u_HV_control/u5/SLICE_3783 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.172ns

 Physical Path Details:

      Data path u_HV_control/u5/SLICE_3788 to u_HV_control/u5/SLICE_3783:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R65C31A.CLK to     R65C31A.Q1 u_HV_control/u5/SLICE_3788 (from w_pll_50m)
ROUTE         2     0.128     R65C31A.Q1 to     R65C31D.M1 u_HV_control/u5/r_pulse_value8[7] (to w_pll_50m)
                  --------
                    0.289   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u5/SLICE_3788:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R65C31A.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u5/SLICE_3783:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R65C31D.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_15"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    CLKDIVF    Port           u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF(ASIC)  (to u_ddr3/ddr3_ipcore_inst/eclk +)

   Delay:               1.238ns  (19.1% logic, 80.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.192    R45C16C.CLK to     R45C16C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3915 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7     0.466     R45C16C.Q0 to      R45C2C.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.088      R45C2C.C0 to      R45C2C.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12659
ROUTE        47     0.830      R45C2C.F0 to  CLKDIV_L1.RST u_ddr3/ddr3_ipcore_inst/ddr_rst (to u_ddr3/ddr3_ipcore_inst/eclk)
                  --------
                    1.576   (17.8% logic, 82.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/dll_rst  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    CLKDIVF    Port           u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF(ASIC)  (to u_ddr3/ddr3_ipcore_inst/eclk +)

   Delay:               1.562ns  (15.2% logic, 84.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.192     R67C2D.CLK to      R67C2D.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3921 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         2     0.792      R67C2D.Q0 to      R45C2C.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/dll_rst
CTOF_DEL    ---     0.088      R45C2C.B0 to      R45C2C.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12659
ROUTE        47     0.830      R45C2C.F0 to  CLKDIV_L1.RST u_ddr3/ddr3_ipcore_inst/ddr_rst (to u_ddr3/ddr3_ipcore_inst/eclk)
                  --------
                    1.902   (14.7% logic, 85.3% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_16"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause  (to w_sclk +)

   Delay:               0.651ns  (36.4% logic, 63.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.192    R45C17C.CLK to     R45C17C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3919 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        12     0.585     R45C17C.Q0 to      R44C8D.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause
CTOF_DEL    ---     0.088      R44C8D.C0 to      R44C8D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_4994
ROUTE         1     0.000      R44C8D.F0 to     R44C8D.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause_2 (to w_sclk)
                  --------
                    0.865   (32.4% logic, 67.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good  (to w_sclk +)

   Delay:               0.796ns  (29.8% logic, 70.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.192    R44C16A.CLK to     R44C16A.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_3923 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     0.739     R44C16A.Q0 to     R45C11B.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/ready
CTOF_DEL    ---     0.088     R45C11B.C0 to     R45C11B.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_5231
ROUTE         1     0.000     R45C11B.F0 to    R45C11B.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good_2 (to w_sclk)
                  --------
                    1.019   (27.5% logic, 72.5% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_17"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
            32 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.510ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA  (to w_sclk +)

   Delay:               0.488ns  (33.0% logic, 67.0% route), 1 logic levels.

 Constraint Details:

      0.488ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[12]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.510ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[12]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R44C2A.CLK to      R44C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     0.327      R44C2A.Q1 to *_L38A.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.488   (33.0% logic, 67.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[12]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38A.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.510ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r6  (to w_sclk +)

   Delay:               0.488ns  (33.0% logic, 67.0% route), 1 logic levels.

 Constraint Details:

      0.488ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[13]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.510ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[13]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R44C2A.CLK to      R44C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     0.327      R44C2A.Q1 to *_L38B.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.488   (33.0% logic, 67.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[13]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38B.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.510ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA  (to w_sclk +)

   Delay:               0.488ns  (33.0% logic, 67.0% route), 1 logic levels.

 Constraint Details:

      0.488ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[12]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.510ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[12]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R44C2A.CLK to      R44C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     0.327      R44C2A.Q1 to *_L38A.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.488   (33.0% logic, 67.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[12]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38A.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.510ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r6  (to w_sclk +)

   Delay:               0.488ns  (33.0% logic, 67.0% route), 1 logic levels.

 Constraint Details:

      0.488ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[13]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.510ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[13]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R44C2A.CLK to      R44C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     0.327      R44C2A.Q1 to *_L38B.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.488   (33.0% logic, 67.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[13]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38B.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.521ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r7  (to w_sclk +)

   Delay:               0.499ns  (32.3% logic, 67.7% route), 1 logic levels.

 Constraint Details:

      0.499ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[15]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.521ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[15]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R44C2A.CLK to      R44C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     0.338      R44C2A.Q1 to *_L38D.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.499   (32.3% logic, 67.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[15]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38D.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.523ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r11  (to w_sclk +)

   Delay:               0.501ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      0.501ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[8]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.523ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[8]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R44C2A.CLK to      R44C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     0.340      R44C2A.Q1 to *_L35D.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.501   (32.1% logic, 67.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[8]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L35D.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.591ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r8  (to w_sclk +)

   Delay:               0.569ns  (28.3% logic, 71.7% route), 1 logic levels.

 Constraint Details:

      0.569ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[14]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.591ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R44C2A.CLK to      R44C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     0.408      R44C2A.Q1 to *_L38C.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.569   (28.3% logic, 71.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38C.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.593ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r9  (to w_sclk +)

   Delay:               0.571ns  (28.2% logic, 71.8% route), 1 logic levels.

 Constraint Details:

      0.571ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[9]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.593ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[9]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R44C2A.CLK to      R44C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     0.410      R44C2A.Q1 to *_L35C.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.571   (28.2% logic, 71.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[9]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L35C.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.595ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r7  (to w_sclk +)

   Delay:               0.573ns  (28.1% logic, 71.9% route), 1 logic levels.

 Constraint Details:

      0.573ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[15]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.595ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[15]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R44C2A.CLK to      R44C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     0.412      R44C2A.Q1 to *_L38D.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.573   (28.1% logic, 71.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[15]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38D.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.595ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r8  (to w_sclk +)

   Delay:               0.573ns  (28.1% logic, 71.9% route), 1 logic levels.

 Constraint Details:

      0.573ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[14]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.595ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 to em_ddr_data[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R44C2A.CLK to      R44C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957 (from w_sclk)
ROUTE        16     0.412      R44C2A.Q1 to *_L38C.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.573   (28.1% logic, 71.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R44C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38C.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.

Report:    0.488ns is the minimum delay for this preference.


================================================================================
<A name="par_twr_pref_1_18"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.770ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               0.795ns  (29.7% logic, 70.3% route), 2 logic levels.

 Constraint Details:

      0.795ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[1]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.025ns) by 0.770ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R42C5B.CLK to      R42C5B.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 (from w_sclk)
ROUTE         2     0.313      R42C5B.Q1 to      R41C4C.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]
CTOF_DEL    ---     0.075      R41C4C.B0 to      R41C4C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_12597
ROUTE         1     0.246      R41C4C.F0 to *_L41A.TXDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int (to w_sclk)
                  --------
                    0.795   (29.7% logic, 70.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R42C5B.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L41A.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.840ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               0.865ns  (27.3% logic, 72.7% route), 2 logic levels.

 Constraint Details:

      0.865ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[1]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.025ns) by 0.840ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R42C5B.CLK to      R42C5B.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 (from w_sclk)
ROUTE         2     0.313      R42C5B.Q1 to      R41C4A.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]
CTOF_DEL    ---     0.075      R41C4A.B0 to      R41C4A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_12600
ROUTE         1     0.316      R41C4A.F0 to *_L41A.TXDATA3 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db1a (to w_sclk)
                  --------
                    0.865   (27.3% logic, 72.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R42C5B.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L41A.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.099ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               1.124ns  (21.1% logic, 78.9% route), 2 logic levels.

 Constraint Details:

      1.124ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[0]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.025ns) by 1.099ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R42C5B.CLK to      R42C5B.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 (from w_sclk)
ROUTE         2     0.211      R42C5B.Q0 to      R44C4A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]
CTOF_DEL    ---     0.075      R44C4A.D0 to      R44C4A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_12601
ROUTE         1     0.676      R44C4A.F0 to *_L65A.TXDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int (to w_sclk)
                  --------
                    1.124   (21.1% logic, 78.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R42C5B.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L65A.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.117ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               1.142ns  (20.8% logic, 79.2% route), 2 logic levels.

 Constraint Details:

      1.142ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[0]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.025ns) by 1.117ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R42C5B.CLK to      R42C5B.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856 (from w_sclk)
ROUTE         2     0.211      R42C5B.Q0 to      R44C4B.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]
CTOF_DEL    ---     0.075      R44C4B.D0 to      R44C4B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_12604
ROUTE         1     0.694      R44C4B.F0 to *_L65A.TXDATA3 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db1a (to w_sclk)
                  --------
                    1.142   (20.8% logic, 79.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4856:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R42C5B.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L65A.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.

Report:    0.795ns is the minimum delay for this preference.


================================================================================
<A name="par_twr_pref_1_19"></A>Preference: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;
            1936 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_83  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_7_0/RAM0  (to w_iddr_sclk2 +)
                   FF                        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_7_0/RAM0

   Delay:               0.311ns  (52.1% logic, 47.9% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_7652 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_7_0.89 meets
      0.137ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.137ns) by 0.174ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_7652 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_7_0.89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R64C46D.CLK to     R64C46D.Q0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_7652 (from w_iddr_sclk2)
ROUTE        24     0.149     R64C46D.Q0 to     R64C47C.C0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/wptr_2
ZERO_DEL    ---     0.000     R64C47C.C0 to  R64C47C.WADO2 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_7_0
ROUTE         1     0.000  R64C47C.WADO2 to   R64C47A.WAD2 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_7_0/WAD2_INT (to w_iddr_sclk2)
                  --------
                    0.311   (52.1% logic, 47.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_7652:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R64C46D.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_7_0.89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R64C47A.WCK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_83  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_0/RAM0  (to w_iddr_sclk2 +)
                   FF                        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_0/RAM0

   Delay:               0.311ns  (52.1% logic, 47.9% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_7652 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_0.59 meets
      0.137ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.137ns) by 0.174ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_7652 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_0.59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R64C46D.CLK to     R64C46D.Q0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_7652 (from w_iddr_sclk2)
ROUTE        24     0.149     R64C46D.Q0 to     R64C48C.C0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/wptr_2
ZERO_DEL    ---     0.000     R64C48C.C0 to  R64C48C.WADO2 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_0
ROUTE         1     0.000  R64C48C.WADO2 to   R64C48A.WAD2 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_0/WAD2_INT (to w_iddr_sclk2)
                  --------
                    0.311   (52.1% logic, 47.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_7652:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R64C46D.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_0.59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R64C48A.WCK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_crc8_d8/lfsr_q[2]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_crc8_d8/lfsr_q[2]  (to w_iddr_sclk2 +)

   Delay:               0.294ns  (80.6% logic, 19.4% route), 2 logic levels.

 Constraint Details:

      0.294ns physical path delay u_mpt2042_top/u2_lvds_dec/u_crc8_d8/SLICE_7657 to u_mpt2042_top/u2_lvds_dec/u_crc8_d8/SLICE_7657 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_crc8_d8/SLICE_7657 to u_mpt2042_top/u2_lvds_dec/u_crc8_d8/SLICE_7657:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R65C43A.CLK to     R65C43A.Q0 u_mpt2042_top/u2_lvds_dec/u_crc8_d8/SLICE_7657 (from w_iddr_sclk2)
ROUTE         3     0.057     R65C43A.Q0 to     R65C43A.D0 u_mpt2042_top/u2_lvds_dec/w_crc_out[2]
CTOF_DEL    ---     0.075     R65C43A.D0 to     R65C43A.F0 u_mpt2042_top/u2_lvds_dec/u_crc8_d8/SLICE_7657
ROUTE         1     0.000     R65C43A.F0 to    R65C43A.DI0 u_mpt2042_top/u2_lvds_dec/u_crc8_d8/lfsr_q_3[2] (to w_iddr_sclk2)
                  --------
                    0.294   (80.6% logic, 19.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_crc8_d8/SLICE_7657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R65C43A.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_crc8_d8/SLICE_7657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R65C43A.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[2]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_5_2/RAM1  (to w_iddr_sclk2 +)
                   FF                        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_5_2/RAM1

   Delay:               0.295ns  (54.9% logic, 45.1% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7604 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_5_2.83 meets
      0.113ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.113ns) by 0.182ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7604 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_5_2.83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R62C43C.CLK to     R62C43C.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_7604 (from w_iddr_sclk2)
ROUTE         8     0.133     R62C43C.Q0 to     R60C43C.D1 u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[2]
ZERO_DEL    ---     0.000     R60C43C.D1 to   R60C43C.WDO2 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_5_2
ROUTE         1     0.000   R60C43C.WDO2 to    R60C43B.WD0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_5_2/WD2_INT (to w_iddr_sclk2)
                  --------
                    0.295   (54.9% logic, 45.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R62C43C.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_5_2.83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R60C43B.WCK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_idle_k285_cnt[0]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_idle_k285_cnt[0]  (to w_iddr_sclk2 +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7589 to u_mpt2042_top/u2_lvds_dec/SLICE_7589 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7589 to u_mpt2042_top/u2_lvds_dec/SLICE_7589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R55C38C.CLK to     R55C38C.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_7589 (from w_iddr_sclk2)
ROUTE         3     0.069     R55C38C.Q0 to     R55C38C.C0 u_mpt2042_top/u2_lvds_dec/r_idle_k285_cnt[0]
CTOF_DEL    ---     0.075     R55C38C.C0 to     R55C38C.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7589
ROUTE         1     0.000     R55C38C.F0 to    R55C38C.DI0 u_mpt2042_top/u2_lvds_dec/fb (to w_iddr_sclk2)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7589:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R55C38C.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7589:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R55C38C.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_crc_datain[2]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_crc_datain[2]  (to w_iddr_sclk2 +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7579 to u_mpt2042_top/u2_lvds_dec/SLICE_7579 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7579 to u_mpt2042_top/u2_lvds_dec/SLICE_7579:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R64C43D.CLK to     R64C43D.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_7579 (from w_iddr_sclk2)
ROUTE         3     0.069     R64C43D.Q0 to     R64C43D.C0 u_mpt2042_top/u2_lvds_dec/r_crc_datain[2]
CTOF_DEL    ---     0.075     R64C43D.C0 to     R64C43D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7579
ROUTE         1     0.000     R64C43D.F0 to    R64C43D.DI0 u_mpt2042_top/u2_lvds_dec/r_crc_datain_r[2] (to w_iddr_sclk2)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7579:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R64C43D.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7579:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R64C43D.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_crc_datain[4]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_crc_datain[4]  (to w_iddr_sclk2 +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7580 to u_mpt2042_top/u2_lvds_dec/SLICE_7580 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7580 to u_mpt2042_top/u2_lvds_dec/SLICE_7580:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R64C42C.CLK to     R64C42C.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_7580 (from w_iddr_sclk2)
ROUTE         4     0.069     R64C42C.Q0 to     R64C42C.C0 u_mpt2042_top/u2_lvds_dec/r_crc_datain[4]
CTOF_DEL    ---     0.075     R64C42C.C0 to     R64C42C.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7580
ROUTE         1     0.000     R64C42C.F0 to    R64C42C.DI0 u_mpt2042_top/u2_lvds_dec/r_crc_datain_r[4] (to w_iddr_sclk2)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7580:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R64C42C.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7580:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R64C42C.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_idlesig_k285  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_idlesig_k285  (to w_iddr_sclk2 +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7590 to u_mpt2042_top/u2_lvds_dec/SLICE_7590 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7590 to u_mpt2042_top/u2_lvds_dec/SLICE_7590:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R57C40C.CLK to     R57C40C.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_7590 (from w_iddr_sclk2)
ROUTE         4     0.069     R57C40C.Q0 to     R57C40C.C0 u_mpt2042_top/u2_lvds_dec/r_idlesig_k285
CTOF_DEL    ---     0.075     R57C40C.C0 to     R57C40C.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7590
ROUTE         1     0.000     R57C40C.F0 to    R57C40C.DI0 u_mpt2042_top/u2_lvds_dec/r_idlesig_k285_r_0 (to w_iddr_sclk2)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7590:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R57C40C.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7590:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R57C40C.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_crc_datain[6]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_crc_datain[6]  (to w_iddr_sclk2 +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7581 to u_mpt2042_top/u2_lvds_dec/SLICE_7581 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7581 to u_mpt2042_top/u2_lvds_dec/SLICE_7581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R64C44D.CLK to     R64C44D.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_7581 (from w_iddr_sclk2)
ROUTE         4     0.069     R64C44D.Q0 to     R64C44D.C0 u_mpt2042_top/u2_lvds_dec/r_crc_datain[6]
CTOF_DEL    ---     0.075     R64C44D.C0 to     R64C44D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7581
ROUTE         1     0.000     R64C44D.F0 to    R64C44D.DI0 u_mpt2042_top/u2_lvds_dec/r_crc_datain_r[6] (to w_iddr_sclk2)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R64C44D.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R64C44D.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_comma_clkcnt[0]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_comma_clkcnt[0]  (to w_iddr_sclk2 +)

   Delay:               0.308ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.308ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_7574 to u_mpt2042_top/u2_lvds_dec/SLICE_7574 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.190ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_7574 to u_mpt2042_top/u2_lvds_dec/SLICE_7574:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R56C40C.CLK to     R56C40C.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_7574 (from w_iddr_sclk2)
ROUTE         6     0.071     R56C40C.Q0 to     R56C40C.C0 u_mpt2042_top/u2_lvds_dec/r_comma_clkcnt[0]
CTOF_DEL    ---     0.075     R56C40C.C0 to     R56C40C.F0 u_mpt2042_top/u2_lvds_dec/SLICE_7574
ROUTE         1     0.000     R56C40C.F0 to    R56C40C.DI0 u_mpt2042_top/u2_lvds_dec/r_comma_clkcnt_rst0 (to w_iddr_sclk2)
                  --------
                    0.308   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R56C40C.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_7574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R56C40C.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_20"></A>Preference: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;
            2019 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_24  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_8  (to w_iddr_sclk1 +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7466 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7470 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7466 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7470:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R41C34A.CLK to     R41C34A.Q1 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7466 (from w_iddr_sclk1)
ROUTE         1     0.126     R41C34A.Q1 to     R41C34C.M1 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/r_gcount_w1 (to w_iddr_sclk1)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R41C34A.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7470:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R41C34C.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_25  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_9  (to w_iddr_sclk1 +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7466 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7470 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7466 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7470:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R41C34A.CLK to     R41C34A.Q0 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7466 (from w_iddr_sclk1)
ROUTE         1     0.126     R41C34A.Q0 to     R41C34C.M0 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/r_gcount_w0 (to w_iddr_sclk1)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R41C34A.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7470:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R41C34C.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.173ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_94  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_78  (to w_iddr_sclk1 +)

   Delay:               0.290ns  (55.5% logic, 44.5% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_382 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7493 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.173ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_382 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7493:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R44C37A.CLK to     R44C37A.Q1 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_382 (from w_iddr_sclk1)
ROUTE         6     0.129     R44C37A.Q1 to     R44C37C.M1 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/wcount_7 (to w_iddr_sclk1)
                  --------
                    0.290   (55.5% logic, 44.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_382:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R44C37A.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7493:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R44C37C.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_crc8_d8/lfsr_q[2]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/u_crc8_d8/lfsr_q[2]  (to w_iddr_sclk1 +)

   Delay:               0.294ns  (80.6% logic, 19.4% route), 2 logic levels.

 Constraint Details:

      0.294ns physical path delay u_mpt2042_top/u1_lvds_dec/u_crc8_d8/SLICE_7496 to u_mpt2042_top/u1_lvds_dec/u_crc8_d8/SLICE_7496 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_crc8_d8/SLICE_7496 to u_mpt2042_top/u1_lvds_dec/u_crc8_d8/SLICE_7496:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R51C35B.CLK to     R51C35B.Q0 u_mpt2042_top/u1_lvds_dec/u_crc8_d8/SLICE_7496 (from w_iddr_sclk1)
ROUTE         3     0.057     R51C35B.Q0 to     R51C35B.D0 u_mpt2042_top/u1_lvds_dec/w_crc_out[2]
CTOF_DEL    ---     0.075     R51C35B.D0 to     R51C35B.F0 u_mpt2042_top/u1_lvds_dec/u_crc8_d8/SLICE_7496
ROUTE         1     0.000     R51C35B.F0 to    R51C35B.DI0 u_mpt2042_top/u1_lvds_dec/u_crc8_d8/lfsr_q_3[2] (to w_iddr_sclk1)
                  --------
                    0.294   (80.6% logic, 19.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_crc8_d8/SLICE_7496:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R51C35B.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_crc8_d8/SLICE_7496:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R51C35B.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_crc_datain[4]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_crc_datain[4]  (to w_iddr_sclk1 +)

   Delay:               0.294ns  (80.6% logic, 19.4% route), 2 logic levels.

 Constraint Details:

      0.294ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7419 to u_mpt2042_top/u1_lvds_dec/SLICE_7419 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7419 to u_mpt2042_top/u1_lvds_dec/SLICE_7419:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R53C35A.CLK to     R53C35A.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7419 (from w_iddr_sclk1)
ROUTE         4     0.057     R53C35A.Q0 to     R53C35A.D0 u_mpt2042_top/u1_lvds_dec/r_crc_datain[4]
CTOF_DEL    ---     0.075     R53C35A.D0 to     R53C35A.F0 u_mpt2042_top/u1_lvds_dec/SLICE_7419
ROUTE         1     0.000     R53C35A.F0 to    R53C35A.DI0 u_mpt2042_top/u1_lvds_dec/N_230_i (to w_iddr_sclk1)
                  --------
                    0.294   (80.6% logic, 19.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7419:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R53C35A.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7419:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R53C35A.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[0]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[0]  (to w_iddr_sclk1 +)

   Delay:               0.294ns  (80.6% logic, 19.4% route), 2 logic levels.

 Constraint Details:

      0.294ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7428 to u_mpt2042_top/u1_lvds_dec/SLICE_7428 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7428 to u_mpt2042_top/u1_lvds_dec/SLICE_7428:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C39B.CLK to     R42C39B.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7428 (from w_iddr_sclk1)
ROUTE         3     0.057     R42C39B.Q0 to     R42C39B.D0 u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[0]
CTOF_DEL    ---     0.075     R42C39B.D0 to     R42C39B.F0 u_mpt2042_top/u1_lvds_dec/SLICE_7428
ROUTE         1     0.000     R42C39B.F0 to    R42C39B.DI0 u_mpt2042_top/u1_lvds_dec/fb (to w_iddr_sclk1)
                  --------
                    0.294   (80.6% logic, 19.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R42C39B.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R42C39B.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_95  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_79  (to w_iddr_sclk1 +)

   Delay:               0.294ns  (55.1% logic, 44.9% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_382 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7493 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.177ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_382 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7493:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R44C37A.CLK to     R44C37A.Q0 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_382 (from w_iddr_sclk1)
ROUTE         5     0.132     R44C37A.Q0 to     R44C37C.M0 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/wcount_6 (to w_iddr_sclk1)
                  --------
                    0.294   (55.1% logic, 44.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_382:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R44C37A.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7493:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R44C37C.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[6]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1/RAM1  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1/RAM1

   Delay:               0.295ns  (54.9% logic, 45.1% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7445 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1 meets
      0.113ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.113ns) by 0.182ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7445 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R52C37A.CLK to     R52C37A.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7445 (from w_iddr_sclk1)
ROUTE         8     0.133     R52C37A.Q0 to     R52C38C.D1 u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[6]
ZERO_DEL    ---     0.000     R52C38C.D1 to   R52C38C.WDO2 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1.21
ROUTE         1     0.000   R52C38C.WDO2 to    R52C38B.WD0 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1/WD2_INT (to w_iddr_sclk1)
                  --------
                    0.295   (54.9% logic, 45.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R52C37A.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R52C38B.WCK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.185ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_18  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_2  (to w_iddr_sclk1 +)

   Delay:               0.302ns  (53.3% logic, 46.7% route), 1 logic levels.

 Constraint Details:

      0.302ns physical path delay u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7469 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7473 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.185ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7469 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7473:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R41C35C.CLK to     R41C35C.Q1 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7469 (from w_iddr_sclk1)
ROUTE         1     0.141     R41C35C.Q1 to     R41C35B.M1 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/r_gcount_w7 (to w_iddr_sclk1)
                  --------
                    0.302   (53.3% logic, 46.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7469:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R41C35C.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7473:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R41C35B.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.185ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[6]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_3_1/RAM1  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_3_1/RAM1

   Delay:               0.298ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7445 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_3_1.31 meets
      0.113ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.113ns) by 0.185ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7445 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_3_1.31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R52C37A.CLK to     R52C37A.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7445 (from w_iddr_sclk1)
ROUTE         8     0.136     R52C37A.Q0 to     R51C37C.D1 u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[6]
ZERO_DEL    ---     0.000     R51C37C.D1 to   R51C37C.WDO2 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_3_1.30
ROUTE         1     0.000   R51C37C.WDO2 to    R51C37B.WD0 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_3_1/WD2_INT (to w_iddr_sclk1)
                  --------
                    0.298   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R52C37A.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_3_1.31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R51C37B.WCK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_21"></A>Preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/FF_23  (from w_sclk +)
   Destination:    FF         Data in        u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/FF_5  (to w_sclk +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_3510 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_3515 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_3510 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R40C29A.CLK to     R40C29A.Q1 u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_3510 (from w_sclk)
ROUTE         1     0.126     R40C29A.Q1 to     R40C29D.M0 u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/r_gcount_w5 (to w_sclk)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R40C29A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R40C29D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r4  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r5  (to w_sclk +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_4839 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_4839 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_4839 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_4839:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R30C13D.CLK to     R30C13D.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_4839 (from w_sclk)
ROUTE         1     0.126     R30C13D.Q1 to     R30C13D.M0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r4_Q (to w_sclk)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_4839:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R30C13D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_4839:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R30C13D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/FF_23  (from w_sclk +)
   Destination:    FF         Data in        u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/FF_5  (to w_sclk +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_3472 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_3477 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_3472 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_3477:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R39C16A.CLK to     R39C16A.Q1 u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_3472 (from w_sclk)
ROUTE         1     0.126     R39C16A.Q1 to     R39C16D.M0 u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/r_gcount_w5 (to w_sclk)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_3472:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R39C16A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_3477:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R39C16D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in_1[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0_r  (to w_sclk +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4857 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_4832 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4857 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_4832:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R42C5A.CLK to      R42C5A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4857 (from w_sclk)
ROUTE         1     0.126      R42C5A.Q1 to      R42C5D.M0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in_1[1] (to w_sclk)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_4857:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R42C5A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_4832:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R42C5D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r1  (to w_sclk +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5068 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5068 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5068 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5068:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R29C10B.CLK to     R29C10B.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5068 (from w_sclk)
ROUTE         1     0.126     R29C10B.Q1 to     R29C10B.M0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r (to w_sclk)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5068:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R29C10B.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5068:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R29C10B.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r5  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/cal_bc4_d1  (to w_sclk +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_4839 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/SLICE_5129 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_4839 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/SLICE_5129:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R30C13D.CLK to     R30C13D.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_4839 (from w_sclk)
ROUTE         1     0.126     R30C13D.Q0 to     R30C13B.M0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r5_Q (to w_sclk)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_4839:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R30C13D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/SLICE_5129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R30C13B.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/cal_bc4_d2  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/cal_bc4_d3  (to w_sclk +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/SLICE_5130 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/SLICE_5130 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/SLICE_5130 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/SLICE_5130:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R37C13D.CLK to     R37C13D.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/SLICE_5130 (from w_sclk)
ROUTE         1     0.126     R37C13D.Q0 to     R37C13D.M1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/cal_bc4_d2_Q (to w_sclk)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/SLICE_5130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R37C13D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/SLICE_5130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R37C13D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/active_0_d  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/active_0  (to w_sclk +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/SLICE_4669 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/SLICE_3943 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/SLICE_4669 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/SLICE_3943:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R66C9D.CLK to      R66C9D.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/SLICE_4669 (from w_sclk)
ROUTE         1     0.126      R66C9D.Q0 to      R66C9B.M0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/active_0_d (to w_sclk)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/SLICE_4669:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R66C9D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/SLICE_3943:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R66C9B.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/p_read2  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/p_read3  (to w_sclk +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5034 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5034 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5034 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5034:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R32C12C.CLK to     R32C12C.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5034 (from w_sclk)
ROUTE         1     0.126     R32C12C.Q0 to     R32C12C.M1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/p_read2 (to w_sclk)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5034:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R32C12C.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5034:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R32C12C.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/FF_28  (from w_sclk +)
   Destination:    FF         Data in        u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/FF_10  (to w_sclk +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_3508 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_3512 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_3508 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R38C29A.CLK to     R38C29A.Q0 u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_3508 (from w_sclk)
ROUTE         1     0.126     R38C29A.Q0 to     R38C29B.M1 u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/r_gcount_w0 (to w_sclk)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_3508:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R38C29A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R38C29B.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_22"></A>Internal Preference: Timing Rule Check
            22 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: em_ddr_dqs[0]_MGIOL meets ECLK to DQSW skew range from -6.719ns to -0.078ns

   Max skew of -0.225ns meets timing requirement of -0.078ns by 0.147ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L65A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS65.ECLK to    LDQS65.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1     0.316    LDQS65.DQSW to  IOL_L65A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    1.636   (17.0% logic, 83.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.407ns meets timing requirement of -6.719ns by 6.312ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L65A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS65.ECLK to    LDQS65.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1     0.316    LDQS65.DQSW to  IOL_L65A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    1.859   (15.2% logic, 84.8% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_dqs[1]_MGIOL meets ECLK to DQSW skew range from -6.719ns to -0.078ns

   Max skew of -0.225ns meets timing requirement of -0.078ns by 0.147ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L41A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw)
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS41.ECLK to    LDQS41.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         1     0.316    LDQS41.DQSW to  IOL_L41A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw
                  --------
                    1.636   (17.0% logic, 83.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.407ns meets timing requirement of -6.719ns by 6.312ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L41A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw)
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS41.ECLK to    LDQS41.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         1     0.316    LDQS41.DQSW to  IOL_L41A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw
                  --------
                    1.859   (15.2% logic, 84.8% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: i_tdc1_lvds_serdata_MGIOL meets ECLK to CLK skew range from -6.685ns to -0.050ns

   Max skew of -0.620ns meets timing requirement of -0.050ns by 0.570ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278        K16.PAD to      K16.PADDI i_tdc1_lvds_serclk
ROUTE         1     0.031      K16.PADDI to    DLLDEL_20.A u1_iddr_tdc1/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_20.A to    DLLDEL_20.Z u1_iddr_tdc1/Inst3_DLLDELD
ROUTE         1     0.309    DLLDEL_20.Z to *NC1_BK2.ECLKI u1_iddr_tdc1/eclki
C2OUT_DEL   ---     0.000 *NC1_BK2.ECLKI to *NC1_BK2.ECLKO u1_iddr_tdc1/Inst5_ECLKSYNCB
ROUTE         3     0.268 *NC1_BK2.ECLKO to  IOL_R26A.ECLK u1_iddr_tdc1/eclko (to w_iddr_sclk1)
                  --------
                    1.719   (64.6% logic, 35.4% route), 3 logic levels.

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278        K16.PAD to      K16.PADDI i_tdc1_lvds_serclk
ROUTE         1     0.031      K16.PADDI to    DLLDEL_20.A u1_iddr_tdc1/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_20.A to    DLLDEL_20.Z u1_iddr_tdc1/Inst3_DLLDELD
ROUTE         1     0.309    DLLDEL_20.Z to *NC1_BK2.ECLKI u1_iddr_tdc1/eclki
C2OUT_DEL   ---     0.000 *NC1_BK2.ECLKI to *NC1_BK2.ECLKO u1_iddr_tdc1/Inst5_ECLKSYNCB
ROUTE         3     0.186 *NC1_BK2.ECLKO to CLKDIV_R1.CLKI u1_iddr_tdc1/eclko
CLKOUT_DEL  ---     0.167 CLKDIV_R1.CLKI to *KDIV_R1.CDIVX u1_iddr_tdc1/Inst6_CLKDIVF
ROUTE       120     0.535 *KDIV_R1.CDIVX to   IOL_R26A.CLK w_iddr_sclk1
                  --------
                    2.339   (54.6% logic, 45.4% route), 4 logic levels.

   Min skew of -0.837ns meets timing requirement of -6.685ns by 5.848ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282        K16.PAD to      K16.PADDI i_tdc1_lvds_serclk
ROUTE         1     0.031      K16.PADDI to    DLLDEL_20.A u1_iddr_tdc1/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_20.A to    DLLDEL_20.Z u1_iddr_tdc1/Inst3_DLLDELD
ROUTE         1     0.318    DLLDEL_20.Z to *NC1_BK2.ECLKI u1_iddr_tdc1/eclki
C2OUT_DEL   ---     0.000 *NC1_BK2.ECLKI to *NC1_BK2.ECLKO u1_iddr_tdc1/Inst5_ECLKSYNCB
ROUTE         3     0.177 *NC1_BK2.ECLKO to  IOL_R26A.ECLK u1_iddr_tdc1/eclko (to w_iddr_sclk1)
                  --------
                    1.641   (67.9% logic, 32.1% route), 3 logic levels.

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282        K16.PAD to      K16.PADDI i_tdc1_lvds_serclk
ROUTE         1     0.031      K16.PADDI to    DLLDEL_20.A u1_iddr_tdc1/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_20.A to    DLLDEL_20.Z u1_iddr_tdc1/Inst3_DLLDELD
ROUTE         1     0.318    DLLDEL_20.Z to *NC1_BK2.ECLKI u1_iddr_tdc1/eclki
C2OUT_DEL   ---     0.000 *NC1_BK2.ECLKI to *NC1_BK2.ECLKO u1_iddr_tdc1/Inst5_ECLKSYNCB
ROUTE         3     0.202 *NC1_BK2.ECLKO to CLKDIV_R1.CLKI u1_iddr_tdc1/eclko
CLKOUT_DEL  ---     0.177 CLKDIV_R1.CLKI to *KDIV_R1.CDIVX u1_iddr_tdc1/Inst6_CLKDIVF
ROUTE       120     0.635 *KDIV_R1.CDIVX to   IOL_R26A.CLK w_iddr_sclk1
                  --------
                    2.478   (52.1% logic, 47.9% route), 4 logic levels.


Passed: i_tdc2_lvds_serdata_MGIOL meets ECLK to CLK skew range from -6.685ns to -0.050ns

   Max skew of -0.620ns meets timing requirement of -0.050ns by 0.570ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278        J16.PAD to      J16.PADDI i_tdc2_lvds_serclk
ROUTE         1     0.031      J16.PADDI to    DLLDEL_21.A u2_iddr_tdc2/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_21.A to    DLLDEL_21.Z u2_iddr_tdc2/Inst3_DLLDELD
ROUTE         1     0.309    DLLDEL_21.Z to *NC0_BK2.ECLKI u2_iddr_tdc2/eclki
C2OUT_DEL   ---     0.000 *NC0_BK2.ECLKI to *NC0_BK2.ECLKO u2_iddr_tdc2/Inst5_ECLKSYNCB
ROUTE         3     0.268 *NC0_BK2.ECLKO to  IOL_R29A.ECLK u2_iddr_tdc2/eclko (to w_iddr_sclk2)
                  --------
                    1.719   (64.6% logic, 35.4% route), 3 logic levels.

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278        J16.PAD to      J16.PADDI i_tdc2_lvds_serclk
ROUTE         1     0.031      J16.PADDI to    DLLDEL_21.A u2_iddr_tdc2/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_21.A to    DLLDEL_21.Z u2_iddr_tdc2/Inst3_DLLDELD
ROUTE         1     0.309    DLLDEL_21.Z to *NC0_BK2.ECLKI u2_iddr_tdc2/eclki
C2OUT_DEL   ---     0.000 *NC0_BK2.ECLKI to *NC0_BK2.ECLKO u2_iddr_tdc2/Inst5_ECLKSYNCB
ROUTE         3     0.186 *NC0_BK2.ECLKO to CLKDIV_R0.CLKI u2_iddr_tdc2/eclko
CLKOUT_DEL  ---     0.167 CLKDIV_R0.CLKI to *KDIV_R0.CDIVX u2_iddr_tdc2/Inst6_CLKDIVF
ROUTE       120     0.535 *KDIV_R0.CDIVX to   IOL_R29A.CLK w_iddr_sclk2
                  --------
                    2.339   (54.6% logic, 45.4% route), 4 logic levels.

   Min skew of -0.837ns meets timing requirement of -6.685ns by 5.848ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282        J16.PAD to      J16.PADDI i_tdc2_lvds_serclk
ROUTE         1     0.031      J16.PADDI to    DLLDEL_21.A u2_iddr_tdc2/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_21.A to    DLLDEL_21.Z u2_iddr_tdc2/Inst3_DLLDELD
ROUTE         1     0.318    DLLDEL_21.Z to *NC0_BK2.ECLKI u2_iddr_tdc2/eclki
C2OUT_DEL   ---     0.000 *NC0_BK2.ECLKI to *NC0_BK2.ECLKO u2_iddr_tdc2/Inst5_ECLKSYNCB
ROUTE         3     0.177 *NC0_BK2.ECLKO to  IOL_R29A.ECLK u2_iddr_tdc2/eclko (to w_iddr_sclk2)
                  --------
                    1.641   (67.9% logic, 32.1% route), 3 logic levels.

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282        J16.PAD to      J16.PADDI i_tdc2_lvds_serclk
ROUTE         1     0.031      J16.PADDI to    DLLDEL_21.A u2_iddr_tdc2/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_21.A to    DLLDEL_21.Z u2_iddr_tdc2/Inst3_DLLDELD
ROUTE         1     0.318    DLLDEL_21.Z to *NC0_BK2.ECLKI u2_iddr_tdc2/eclki
C2OUT_DEL   ---     0.000 *NC0_BK2.ECLKI to *NC0_BK2.ECLKO u2_iddr_tdc2/Inst5_ECLKSYNCB
ROUTE         3     0.202 *NC0_BK2.ECLKO to CLKDIV_R0.CLKI u2_iddr_tdc2/eclko
CLKOUT_DEL  ---     0.177 CLKDIV_R0.CLKI to *KDIV_R0.CDIVX u2_iddr_tdc2/Inst6_CLKDIVF
ROUTE       120     0.635 *KDIV_R0.CDIVX to   IOL_R29A.CLK w_iddr_sclk2
                  --------
                    2.478   (52.1% logic, 47.9% route), 4 logic levels.


Passed: em_ddr_data[0]_MGIOL meets ECLK to DQSW270 skew range from -6.715ns to -0.069ns

   Max skew of -0.983ns meets timing requirement of -0.069ns by 0.914ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L62D.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS65.ECLK to LDQS65.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS65.DQSW270 to *_L62D.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    2.394   (43.3% logic, 56.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.165ns meets timing requirement of -6.715ns by 5.550ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L62D.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS65.ECLK to LDQS65.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS65.DQSW270 to *_L62D.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    2.617   (39.7% logic, 60.3% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[10]_MGIOL meets ECLK to DQSW270 skew range from -6.715ns to -0.069ns

   Max skew of -0.983ns meets timing requirement of -0.069ns by 0.914ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L35B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L35B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.394   (43.3% logic, 56.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.165ns meets timing requirement of -6.715ns by 5.550ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L35B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L35B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.617   (39.7% logic, 60.3% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[11]_MGIOL meets ECLK to DQSW270 skew range from -6.715ns to -0.069ns

   Max skew of -0.983ns meets timing requirement of -0.069ns by 0.914ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L35A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L35A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.394   (43.3% logic, 56.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.165ns meets timing requirement of -6.715ns by 5.550ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L35A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L35A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.617   (39.7% logic, 60.3% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[12]_MGIOL meets ECLK to DQSW270 skew range from -6.715ns to -0.069ns

   Max skew of -0.983ns meets timing requirement of -0.069ns by 0.914ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L38A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L38A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.394   (43.3% logic, 56.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.165ns meets timing requirement of -6.715ns by 5.550ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L38A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L38A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.617   (39.7% logic, 60.3% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[13]_MGIOL meets ECLK to DQSW270 skew range from -6.715ns to -0.069ns

   Max skew of -0.983ns meets timing requirement of -0.069ns by 0.914ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L38B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L38B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.394   (43.3% logic, 56.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.165ns meets timing requirement of -6.715ns by 5.550ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L38B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L38B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.617   (39.7% logic, 60.3% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[14]_MGIOL meets ECLK to DQSW270 skew range from -6.715ns to -0.069ns

   Max skew of -0.983ns meets timing requirement of -0.069ns by 0.914ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L38C.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L38C.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.394   (43.3% logic, 56.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.165ns meets timing requirement of -6.715ns by 5.550ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L38C.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L38C.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.617   (39.7% logic, 60.3% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_50m_c" 50.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.270 ns|   2  
                                        |             |             |
FREQUENCY NET "w_pll_150m" 150.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.171 ns|   1  
                                        |             |             |
FREQUENCY NET "w_pll_100m" 100.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.131 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top.w_ethphy_refclk_90"          |             |             |
50.000000 MHz ;                         |     0.000 ns|     0.171 ns|   1  
                                        |             |             |
FREQUENCY NET "i_ethphy_refclk_c"       |             |             |
50.000000 MHz ;                         |     0.000 ns|     0.171 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top/u_eth_pll/CLKOP" 50.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
_in_c" 100.000000 MHz ;                 |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
os" 100.000000 MHz ;                    |     0.000 ns|     0.171 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
op" 300.000000 MHz ;                    |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_clk_50m" 50.000000    |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_ddrclk_100m"          |             |             |
100.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_ethphy_refclk"        |             |             |
50.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_tdc1_lvds_serclk"     |             |             |
300.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_tdc2_lvds_serclk"     |             |             |
300.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "w_pll_50m" 50.000000 MHz |             |             |
;                                       |     0.000 ns|     0.170 ns|   1  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_|             |             |
data_val_in[*]" 4.500000 ns ;           |     0.000 ns|     0.488 ns|   1  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqs|             |             |
out_in[*]" 4.500000 ns ;                |     0.000 ns|     0.795 ns|   2  
                                        |             |             |
FREQUENCY NET "w_iddr_sclk2" 150.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.174 ns|   2  
                                        |             |             |
FREQUENCY NET "w_iddr_sclk1" 150.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.170 ns|   1  
                                        |             |             |
FREQUENCY NET "w_sclk" 50.000000 MHz ;  |     0.000 ns|     0.170 ns|   1  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 25 clocks:

Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX   Loads: 1677
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
   Covered under: FREQUENCY NET "w_sclk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: w_pll_50m   Source: u_pll/PLLInst_0.CLKOP   Loads: 879
   Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 56

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 1

Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2   Loads: 58
   Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;   Transfers: 2

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;   Transfers: 1

Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS   Loads: 3930
   Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_50m   Source: u_pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 1

   Clock Domain: w_iddr_sclk2   Source: u2_iddr_tdc2/Inst6_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_iddr_sclk1   Source: u1_iddr_tdc1/Inst6_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: u_eth_top.w_ethphy_refclk_90   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_ethphy_refclk_c   Source: i_ethphy_refclk.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

Clock Domain: w_iddr_sclk2   Source: u2_iddr_tdc2/Inst6_CLKDIVF.CDIVX   Loads: 120
   Covered under: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u2_iddr_tdc2/eclko   Source: u2_iddr_tdc2/Inst5_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: w_iddr_sclk1   Source: u1_iddr_tdc1/Inst6_CLKDIVF.CDIVX   Loads: 120
   Covered under: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u1_iddr_tdc1/eclko   Source: u1_iddr_tdc1/Inst5_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_eth_top/u_eth_pll/CLKOP   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_eth_top.w_ethphy_refclk_90   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS   Loads: 41
   Covered under: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[1]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[0]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   Covered under: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c   Source: i_ddrclk_100m.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u2_iddr_tdc2/eclko   Source: u2_iddr_tdc2/Inst5_ECLKSYNCB.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u2_iddr_tdc2/eclki   Source: u2_iddr_tdc2/Inst3_DLLDELD.Z   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u1_iddr_tdc1/eclko   Source: u1_iddr_tdc1/Inst5_ECLKSYNCB.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u1_iddr_tdc1/eclki   Source: u1_iddr_tdc1/Inst3_DLLDELD.Z   Loads: 1
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 230
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX

Clock Domain: i_ethphy_refclk_c   Source: i_ethphy_refclk.PAD   Loads: 21
   Covered under: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD   Loads: 16
   Covered under: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2326355 paths, 27 nets, and 83923 connections (97.37% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 254 (setup), 0 (hold)
Score: 54544 (setup), 0 (hold)
Cumulative negative slack: 54544 (54544+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
