

================================================================
== Vitis HLS Report for 'mmult'
================================================================
* Date:           Mon Apr 29 16:17:41 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        mmult
* Solution:       sol-mmult-def (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.619 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26177|    26177|  0.262 ms|  0.262 ms|  26178|  26178|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mmult_Pipeline_LOOPA1_LOOPA2_fu_199  |mmult_Pipeline_LOOPA1_LOOPA2  |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
        |grp_mmult_Pipeline_LOOPB1_LOOPB2_fu_214  |mmult_Pipeline_LOOPB1_LOOPB2  |     1035|     1035|  10.350 us|  10.350 us|  1035|  1035|       no|
        |grp_mmult_Pipeline_LOOP3_LOOP4_fu_230    |mmult_Pipeline_LOOP3_LOOP4    |      588|      588|   5.880 us|   5.880 us|   588|   588|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTERLOOP1_OUTERLOOP2  |    26176|    26176|      1636|          -|          -|    16|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    141|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       12|  320|   39302|  51085|    -|
|Memory           |      224|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1797|    -|
|Register         |        -|    -|     286|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      236|  320|   39588|  53023|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       84|  145|      37|     99|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |A_m_axi_U                                |A_m_axi                       |        4|    0|    830|    734|    0|
    |B_m_axi_U                                |B_m_axi                       |        4|    0|    830|    734|    0|
    |C_m_axi_U                                |C_m_axi                       |        4|    0|    830|    734|    0|
    |control_s_axi_U                          |control_s_axi                 |        0|    0|    246|    424|    0|
    |grp_mmult_Pipeline_LOOP3_LOOP4_fu_230    |mmult_Pipeline_LOOP3_LOOP4    |        0|  320|  36214|  47988|    0|
    |grp_mmult_Pipeline_LOOPA1_LOOPA2_fu_199  |mmult_Pipeline_LOOPA1_LOOPA2  |        0|    0|     67|    145|    0|
    |grp_mmult_Pipeline_LOOPB1_LOOPB2_fu_214  |mmult_Pipeline_LOOPB1_LOOPB2  |        0|    0|    285|    326|    0|
    +-----------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |Total                                    |                              |       12|  320|  39302|  51085|    0|
    +-----------------------------------------+------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Abuf_U    |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Abuf_1_U  |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Abuf_2_U  |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Abuf_3_U  |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Abuf_4_U  |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Abuf_5_U  |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Abuf_6_U  |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Abuf_7_U  |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Bbuf_U    |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Bbuf_1_U  |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Bbuf_2_U  |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Bbuf_3_U  |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Bbuf_4_U  |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Bbuf_5_U  |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Bbuf_6_U  |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    |Bbuf_7_U  |Abuf_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|   128|   32|     1|         4096|
    +----------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                         |      224|  0|   0|    0|  2048|  512|    16|        65536|
    +----------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_335_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln43_2_fu_279_p2              |         +|   0|  0|  13|           5|           1|
    |add_ln43_fu_291_p2                |         +|   0|  0|  11|           3|           1|
    |add_ln44_fu_354_p2                |         +|   0|  0|  11|           3|           1|
    |icmp_ln43_fu_273_p2               |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln44_fu_297_p2               |      icmp|   0|  0|  13|           3|           4|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln43_1_fu_311_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln43_fu_303_p3             |    select|   0|  0|   3|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 141|          86|          82|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |A_ARADDR                  |  14|          3|   64|        192|
    |A_ARLEN                   |  14|          3|   32|         96|
    |A_ARVALID                 |  14|          3|    1|          3|
    |A_RREADY                  |   9|          2|    1|          2|
    |A_blk_n_AR                |   9|          2|    1|          2|
    |Abuf_1_address0           |  14|          3|    7|         21|
    |Abuf_1_ce0                |  14|          3|    1|          3|
    |Abuf_1_ce1                |   9|          2|    1|          2|
    |Abuf_1_ce2                |   9|          2|    1|          2|
    |Abuf_1_ce3                |   9|          2|    1|          2|
    |Abuf_1_ce4                |   9|          2|    1|          2|
    |Abuf_1_ce5                |   9|          2|    1|          2|
    |Abuf_1_ce6                |   9|          2|    1|          2|
    |Abuf_1_ce7                |   9|          2|    1|          2|
    |Abuf_1_we0                |   9|          2|    1|          2|
    |Abuf_2_address0           |  14|          3|    7|         21|
    |Abuf_2_ce0                |  14|          3|    1|          3|
    |Abuf_2_ce1                |   9|          2|    1|          2|
    |Abuf_2_ce2                |   9|          2|    1|          2|
    |Abuf_2_ce3                |   9|          2|    1|          2|
    |Abuf_2_ce4                |   9|          2|    1|          2|
    |Abuf_2_ce5                |   9|          2|    1|          2|
    |Abuf_2_ce6                |   9|          2|    1|          2|
    |Abuf_2_ce7                |   9|          2|    1|          2|
    |Abuf_2_we0                |   9|          2|    1|          2|
    |Abuf_3_address0           |  14|          3|    7|         21|
    |Abuf_3_ce0                |  14|          3|    1|          3|
    |Abuf_3_ce1                |   9|          2|    1|          2|
    |Abuf_3_ce2                |   9|          2|    1|          2|
    |Abuf_3_ce3                |   9|          2|    1|          2|
    |Abuf_3_ce4                |   9|          2|    1|          2|
    |Abuf_3_ce5                |   9|          2|    1|          2|
    |Abuf_3_ce6                |   9|          2|    1|          2|
    |Abuf_3_ce7                |   9|          2|    1|          2|
    |Abuf_3_we0                |   9|          2|    1|          2|
    |Abuf_4_address0           |  14|          3|    7|         21|
    |Abuf_4_ce0                |  14|          3|    1|          3|
    |Abuf_4_ce1                |   9|          2|    1|          2|
    |Abuf_4_ce2                |   9|          2|    1|          2|
    |Abuf_4_ce3                |   9|          2|    1|          2|
    |Abuf_4_ce4                |   9|          2|    1|          2|
    |Abuf_4_ce5                |   9|          2|    1|          2|
    |Abuf_4_ce6                |   9|          2|    1|          2|
    |Abuf_4_ce7                |   9|          2|    1|          2|
    |Abuf_4_we0                |   9|          2|    1|          2|
    |Abuf_5_address0           |  14|          3|    7|         21|
    |Abuf_5_ce0                |  14|          3|    1|          3|
    |Abuf_5_ce1                |   9|          2|    1|          2|
    |Abuf_5_ce2                |   9|          2|    1|          2|
    |Abuf_5_ce3                |   9|          2|    1|          2|
    |Abuf_5_ce4                |   9|          2|    1|          2|
    |Abuf_5_ce5                |   9|          2|    1|          2|
    |Abuf_5_ce6                |   9|          2|    1|          2|
    |Abuf_5_ce7                |   9|          2|    1|          2|
    |Abuf_5_we0                |   9|          2|    1|          2|
    |Abuf_6_address0           |  14|          3|    7|         21|
    |Abuf_6_ce0                |  14|          3|    1|          3|
    |Abuf_6_ce1                |   9|          2|    1|          2|
    |Abuf_6_ce2                |   9|          2|    1|          2|
    |Abuf_6_ce3                |   9|          2|    1|          2|
    |Abuf_6_ce4                |   9|          2|    1|          2|
    |Abuf_6_ce5                |   9|          2|    1|          2|
    |Abuf_6_ce6                |   9|          2|    1|          2|
    |Abuf_6_ce7                |   9|          2|    1|          2|
    |Abuf_6_we0                |   9|          2|    1|          2|
    |Abuf_7_address0           |  14|          3|    7|         21|
    |Abuf_7_ce0                |  14|          3|    1|          3|
    |Abuf_7_ce1                |   9|          2|    1|          2|
    |Abuf_7_ce2                |   9|          2|    1|          2|
    |Abuf_7_ce3                |   9|          2|    1|          2|
    |Abuf_7_ce4                |   9|          2|    1|          2|
    |Abuf_7_ce5                |   9|          2|    1|          2|
    |Abuf_7_ce6                |   9|          2|    1|          2|
    |Abuf_7_ce7                |   9|          2|    1|          2|
    |Abuf_7_we0                |   9|          2|    1|          2|
    |Abuf_address0             |  14|          3|    7|         21|
    |Abuf_ce0                  |  14|          3|    1|          3|
    |Abuf_ce1                  |   9|          2|    1|          2|
    |Abuf_ce2                  |   9|          2|    1|          2|
    |Abuf_ce3                  |   9|          2|    1|          2|
    |Abuf_ce4                  |   9|          2|    1|          2|
    |Abuf_ce5                  |   9|          2|    1|          2|
    |Abuf_ce6                  |   9|          2|    1|          2|
    |Abuf_ce7                  |   9|          2|    1|          2|
    |Abuf_we0                  |   9|          2|    1|          2|
    |B_ARVALID                 |   9|          2|    1|          2|
    |B_RREADY                  |   9|          2|    1|          2|
    |Bbuf_1_address0           |  14|          3|    7|         21|
    |Bbuf_1_ce0                |  14|          3|    1|          3|
    |Bbuf_1_ce1                |   9|          2|    1|          2|
    |Bbuf_1_ce2                |   9|          2|    1|          2|
    |Bbuf_1_ce3                |   9|          2|    1|          2|
    |Bbuf_1_ce4                |   9|          2|    1|          2|
    |Bbuf_1_ce5                |   9|          2|    1|          2|
    |Bbuf_1_ce6                |   9|          2|    1|          2|
    |Bbuf_1_ce7                |   9|          2|    1|          2|
    |Bbuf_1_we0                |   9|          2|    1|          2|
    |Bbuf_2_address0           |  14|          3|    7|         21|
    |Bbuf_2_ce0                |  14|          3|    1|          3|
    |Bbuf_2_ce1                |   9|          2|    1|          2|
    |Bbuf_2_ce2                |   9|          2|    1|          2|
    |Bbuf_2_ce3                |   9|          2|    1|          2|
    |Bbuf_2_ce4                |   9|          2|    1|          2|
    |Bbuf_2_ce5                |   9|          2|    1|          2|
    |Bbuf_2_ce6                |   9|          2|    1|          2|
    |Bbuf_2_ce7                |   9|          2|    1|          2|
    |Bbuf_2_we0                |   9|          2|    1|          2|
    |Bbuf_3_address0           |  14|          3|    7|         21|
    |Bbuf_3_ce0                |  14|          3|    1|          3|
    |Bbuf_3_ce1                |   9|          2|    1|          2|
    |Bbuf_3_ce2                |   9|          2|    1|          2|
    |Bbuf_3_ce3                |   9|          2|    1|          2|
    |Bbuf_3_ce4                |   9|          2|    1|          2|
    |Bbuf_3_ce5                |   9|          2|    1|          2|
    |Bbuf_3_ce6                |   9|          2|    1|          2|
    |Bbuf_3_ce7                |   9|          2|    1|          2|
    |Bbuf_3_we0                |   9|          2|    1|          2|
    |Bbuf_4_address0           |  14|          3|    7|         21|
    |Bbuf_4_ce0                |  14|          3|    1|          3|
    |Bbuf_4_ce1                |   9|          2|    1|          2|
    |Bbuf_4_ce2                |   9|          2|    1|          2|
    |Bbuf_4_ce3                |   9|          2|    1|          2|
    |Bbuf_4_ce4                |   9|          2|    1|          2|
    |Bbuf_4_ce5                |   9|          2|    1|          2|
    |Bbuf_4_ce6                |   9|          2|    1|          2|
    |Bbuf_4_ce7                |   9|          2|    1|          2|
    |Bbuf_4_we0                |   9|          2|    1|          2|
    |Bbuf_5_address0           |  14|          3|    7|         21|
    |Bbuf_5_ce0                |  14|          3|    1|          3|
    |Bbuf_5_ce1                |   9|          2|    1|          2|
    |Bbuf_5_ce2                |   9|          2|    1|          2|
    |Bbuf_5_ce3                |   9|          2|    1|          2|
    |Bbuf_5_ce4                |   9|          2|    1|          2|
    |Bbuf_5_ce5                |   9|          2|    1|          2|
    |Bbuf_5_ce6                |   9|          2|    1|          2|
    |Bbuf_5_ce7                |   9|          2|    1|          2|
    |Bbuf_5_we0                |   9|          2|    1|          2|
    |Bbuf_6_address0           |  14|          3|    7|         21|
    |Bbuf_6_ce0                |  14|          3|    1|          3|
    |Bbuf_6_ce1                |   9|          2|    1|          2|
    |Bbuf_6_ce2                |   9|          2|    1|          2|
    |Bbuf_6_ce3                |   9|          2|    1|          2|
    |Bbuf_6_ce4                |   9|          2|    1|          2|
    |Bbuf_6_ce5                |   9|          2|    1|          2|
    |Bbuf_6_ce6                |   9|          2|    1|          2|
    |Bbuf_6_ce7                |   9|          2|    1|          2|
    |Bbuf_6_we0                |   9|          2|    1|          2|
    |Bbuf_7_address0           |  14|          3|    7|         21|
    |Bbuf_7_ce0                |  14|          3|    1|          3|
    |Bbuf_7_ce1                |   9|          2|    1|          2|
    |Bbuf_7_ce2                |   9|          2|    1|          2|
    |Bbuf_7_ce3                |   9|          2|    1|          2|
    |Bbuf_7_ce4                |   9|          2|    1|          2|
    |Bbuf_7_ce5                |   9|          2|    1|          2|
    |Bbuf_7_ce6                |   9|          2|    1|          2|
    |Bbuf_7_ce7                |   9|          2|    1|          2|
    |Bbuf_7_we0                |   9|          2|    1|          2|
    |Bbuf_address0             |  14|          3|    7|         21|
    |Bbuf_ce0                  |  14|          3|    1|          3|
    |Bbuf_ce1                  |   9|          2|    1|          2|
    |Bbuf_ce2                  |   9|          2|    1|          2|
    |Bbuf_ce3                  |   9|          2|    1|          2|
    |Bbuf_ce4                  |   9|          2|    1|          2|
    |Bbuf_ce5                  |   9|          2|    1|          2|
    |Bbuf_ce6                  |   9|          2|    1|          2|
    |Bbuf_ce7                  |   9|          2|    1|          2|
    |Bbuf_we0                  |   9|          2|    1|          2|
    |C_AWVALID                 |   9|          2|    1|          2|
    |C_BREADY                  |   9|          2|    1|          2|
    |C_WVALID                  |   9|          2|    1|          2|
    |ap_NS_fsm                 |  65|         15|    1|         15|
    |indvar_flatten153_fu_106  |   9|          2|    5|         10|
    |m_fu_102                  |   9|          2|    3|          6|
    |n_fu_98                   |   9|          2|    3|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |1797|        396|  372|        982|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |A_offset_read_reg_416                                 |  64|   0|   64|          0|
    |B_offset_read_reg_411                                 |  64|   0|   64|          0|
    |C_offset_read_reg_406                                 |  64|   0|   64|          0|
    |ap_CS_fsm                                             |  14|   0|   14|          0|
    |grp_mmult_Pipeline_LOOP3_LOOP4_fu_230_ap_start_reg    |   1|   0|    1|          0|
    |grp_mmult_Pipeline_LOOPA1_LOOPA2_fu_199_ap_start_reg  |   1|   0|    1|          0|
    |grp_mmult_Pipeline_LOOPB1_LOOPB2_fu_214_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten153_fu_106                              |   5|   0|    5|          0|
    |m_fu_102                                              |   3|   0|    3|          0|
    |n_fu_98                                               |   3|   0|    3|          0|
    |sext_ln46_mid2_v_reg_429                              |  62|   0|   62|          0|
    |trunc_ln43_reg_424                                    |   2|   0|    2|          0|
    |trunc_ln53_reg_435                                    |   2|   0|    2|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 286|   0|  286|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         mmult|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         mmult|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         mmult|  return value|
|m_axi_A_AWVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_AWADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_AWID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_AWSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WVALID         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WREADY         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_WDATA          |  out|   32|       m_axi|             A|       pointer|
|m_axi_A_WSTRB          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_WLAST          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WID            |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WUSER          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_ARADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_ARID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_ARSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RDATA          |   in|   32|       m_axi|             A|       pointer|
|m_axi_A_RLAST          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_BRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_B_AWVALID        |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_AWREADY        |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_AWADDR         |  out|   64|       m_axi|             B|       pointer|
|m_axi_B_AWID           |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_AWLEN          |  out|    8|       m_axi|             B|       pointer|
|m_axi_B_AWSIZE         |  out|    3|       m_axi|             B|       pointer|
|m_axi_B_AWBURST        |  out|    2|       m_axi|             B|       pointer|
|m_axi_B_AWLOCK         |  out|    2|       m_axi|             B|       pointer|
|m_axi_B_AWCACHE        |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_AWPROT         |  out|    3|       m_axi|             B|       pointer|
|m_axi_B_AWQOS          |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_AWREGION       |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_AWUSER         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_WVALID         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_WREADY         |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_WDATA          |  out|   32|       m_axi|             B|       pointer|
|m_axi_B_WSTRB          |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_WLAST          |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_WID            |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_WUSER          |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_ARVALID        |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_ARREADY        |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_ARADDR         |  out|   64|       m_axi|             B|       pointer|
|m_axi_B_ARID           |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_ARLEN          |  out|    8|       m_axi|             B|       pointer|
|m_axi_B_ARSIZE         |  out|    3|       m_axi|             B|       pointer|
|m_axi_B_ARBURST        |  out|    2|       m_axi|             B|       pointer|
|m_axi_B_ARLOCK         |  out|    2|       m_axi|             B|       pointer|
|m_axi_B_ARCACHE        |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_ARPROT         |  out|    3|       m_axi|             B|       pointer|
|m_axi_B_ARQOS          |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_ARREGION       |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_ARUSER         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_RVALID         |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_RREADY         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_RDATA          |   in|   32|       m_axi|             B|       pointer|
|m_axi_B_RLAST          |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_RID            |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_RUSER          |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_RRESP          |   in|    2|       m_axi|             B|       pointer|
|m_axi_B_BVALID         |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_BREADY         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_BRESP          |   in|    2|       m_axi|             B|       pointer|
|m_axi_B_BID            |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_BUSER          |   in|    1|       m_axi|             B|       pointer|
|m_axi_C_AWVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_AWADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_AWID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_AWSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WVALID         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WREADY         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_WDATA          |  out|   32|       m_axi|             C|       pointer|
|m_axi_C_WSTRB          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_WLAST          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WID            |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WUSER          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_ARADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_ARID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_ARSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RDATA          |   in|   32|       m_axi|             C|       pointer|
|m_axi_C_RLAST          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RUSER          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_BRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BUSER          |   in|    1|       m_axi|             C|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

