INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:32:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 buffer5/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.615ns period=7.230ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.615ns period=7.230ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.230ns  (clk rise@7.230ns - clk rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 2.112ns (30.910%)  route 4.721ns (69.090%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.713 - 7.230 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2066, unset)         0.508     0.508    buffer5/clk
    SLICE_X41Y66         FDRE                                         r  buffer5/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer5/dataReg_reg[1]/Q
                         net (fo=5, routed)           0.310     1.034    buffer5/control/outs_reg[5]_0[1]
    SLICE_X43Y66         LUT3 (Prop_lut3_I0_O)        0.043     1.077 r  buffer5/control/dataReg[1]_i_1__2/O
                         net (fo=7, routed)           0.309     1.386    buffer5/control/dataReg_reg[1]
    SLICE_X41Y66         LUT6 (Prop_lut6_I3_O)        0.043     1.429 r  buffer5/control/result0_i_6/O
                         net (fo=4, routed)           0.194     1.624    buffer5/control/result0_i_6_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.043     1.667 r  buffer5/control/result0_i_1/O
                         net (fo=1, routed)           0.097     1.764    cmpi0/DI[1]
    SLICE_X42Y67         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.256     2.020 r  cmpi0/result0/CO[2]
                         net (fo=20, routed)          0.175     2.195    fork10/control/generateBlocks[3].regblock/CO[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I4_O)        0.122     2.317 f  fork10/control/generateBlocks[3].regblock/dataReg[0]_i_3__1/O
                         net (fo=5, routed)           0.187     2.504    control_merge1/tehb/control/dataReg_reg[0]_3
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.043     2.547 r  control_merge1/tehb/control/dataReg[28]_i_3/O
                         net (fo=15, routed)          0.311     2.858    control_merge1/tehb/control/dataReg_reg[0]
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.043     2.901 r  control_merge1/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=64, routed)          0.391     3.292    control_merge1/tehb/control/transmitValue_reg_1
    SLICE_X42Y62         LUT6 (Prop_lut6_I2_O)        0.043     3.335 f  control_merge1/tehb/control/ltOp_carry__2_i_20/O
                         net (fo=7, routed)           0.241     3.576    control_merge1/tehb/control/dataReg_reg[25]
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.043     3.619 f  control_merge1/tehb/control/level5_c1[15]_i_16/O
                         net (fo=1, routed)           0.221     3.839    control_merge1/tehb/control/level5_c1[15]_i_16_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I0_O)        0.043     3.882 r  control_merge1/tehb/control/level5_c1[15]_i_8/O
                         net (fo=68, routed)          0.555     4.438    control_merge1/tehb/control/dataReg_reg[29]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.043     4.481 r  control_merge1/tehb/control/ltOp_carry__0_i_4__0/O
                         net (fo=1, routed)           0.348     4.829    addf0/operator/ltOp_carry__1_0[0]
    SLICE_X40Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.105 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.105    addf0/operator/ltOp_carry__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.155 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.155    addf0/operator/ltOp_carry__1_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.205 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.205    addf0/operator/ltOp_carry__2_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.327 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=95, routed)          0.315     5.642    control_merge1/tehb/control/CO[0]
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.127     5.769 r  control_merge1/tehb/control/i__carry_i_2/O
                         net (fo=1, routed)           0.246     6.015    addf0/operator/p_1_in[2]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     6.206 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.206    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.359 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.424     6.782    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.119     6.901 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.105     7.006    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X38Y69         LUT4 (Prop_lut4_I0_O)        0.043     7.049 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.292     7.341    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X39Y68         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.230     7.230 r  
                                                      0.000     7.230 r  clk (IN)
                         net (fo=2066, unset)         0.483     7.713    addf0/operator/RightShifterComponent/clk
    SLICE_X39Y68         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     7.713    
                         clock uncertainty           -0.035     7.677    
    SLICE_X39Y68         FDRE (Setup_fdre_C_R)       -0.295     7.382    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.382    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  0.041    




