Info (10281): Verilog HDL Declaration information at RISC_V_Single_Cycle.sv(31): object "rx_data" differs only in case from object "Rx_Data" in the same scope File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle.sv Line: 31
Info (10281): Verilog HDL Declaration information at RISC_V_Core_Mul.sv(34): object "JalrMux" differs only in case from object "JALRMUX" in the same scope File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core_Mul.sv Line: 34
Info (10281): Verilog HDL Declaration information at RISC_V_Core_Mul.sv(48): object "AMux" differs only in case from object "AMUX" in the same scope File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core_Mul.sv Line: 48
Info (10281): Verilog HDL Declaration information at Mem_Map_Controler_Mul.sv(19): object "Rx_Data" differs only in case from object "rx_data" in the same scope File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler_Mul.sv Line: 19
Info (10281): Verilog HDL Declaration information at RISC_V_Multi_Cycle.sv(32): object "rx_data" differs only in case from object "Rx_Data" in the same scope File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle.sv Line: 32
Info (10281): Verilog HDL Declaration information at RISC_V_Core.sv(39): object "PCp4" differs only in case from object "PCP4" in the same scope File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 39
Info (10281): Verilog HDL Declaration information at RISC_V_Core.sv(31): object "JalrMux" differs only in case from object "JALRMUX" in the same scope File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 31
Info (10281): Verilog HDL Declaration information at UART_Full_Duplex.sv(13): object "rx" differs only in case from object "RX" in the same scope File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 13
Info (10281): Verilog HDL Declaration information at UART_Full_Duplex.sv(23): object "tx" differs only in case from object "TX" in the same scope File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 23
Info (10281): Verilog HDL Declaration information at Mem_Map_Controler.sv(19): object "Rx_Data" differs only in case from object "rx_data" in the same scope File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler.sv Line: 19
Warning (10262): Verilog HDL Event Control warning at GPIO.sv(24): event expression is a constant File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv Line: 24
