--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml controller_fsm.twx controller_fsm.ncd -o
controller_fsm.twr controller_fsm.pcf

Design file:              controller_fsm.ncd
Physical constraint file: controller_fsm.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
B0          |    1.346(F)|    0.658(F)|clk_BUFGP         |   0.000|
go          |    1.365(F)|    0.789(F)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Tcnt        |    9.120(F)|clk_BUFGP         |   0.000|
Tf0         |    9.212(F)|clk_BUFGP         |   0.000|
Tf1         |    9.104(F)|clk_BUFGP         |   0.000|
Tn          |    9.084(F)|clk_BUFGP         |   0.000|
Tout        |    9.481(F)|clk_BUFGP         |   0.000|
fn_sel<0>   |    9.096(F)|clk_BUFGP         |   0.000|
fn_sel<1>   |    9.742(F)|clk_BUFGP         |   0.000|
fn_sel<2>   |   10.246(F)|clk_BUFGP         |   0.000|
ldcnt       |    9.071(F)|clk_BUFGP         |   0.000|
ldf0        |    9.263(F)|clk_BUFGP         |   0.000|
ldf1        |    9.438(F)|clk_BUFGP         |   0.000|
ldn         |    9.085(F)|clk_BUFGP         |   0.000|
ldout       |    9.477(F)|clk_BUFGP         |   0.000|
over        |    9.452(F)|clk_BUFGP         |   0.000|
state<0>    |   10.293(F)|clk_BUFGP         |   0.000|
state<1>    |    9.972(F)|clk_BUFGP         |   0.000|
state<2>    |   10.153(F)|clk_BUFGP         |   0.000|
state<3>    |   10.046(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    4.820|
---------------+---------+---------+---------+---------+


Analysis completed Thu Aug 17 15:23:21 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 142 MB



