#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 21 03:52:18 2019
# Process ID: 30585
# Current directory: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/synth_1
# Command line: vivado -log vga_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_test.tcl
# Log file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/synth_1/vga_test.vds
# Journal file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source vga_test.tcl -notrace
Command: synth_design -top vga_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30599 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1386.188 ; gain = 0.000 ; free physical = 2893 ; free virtual = 5950
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_test' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga_test.v:9]
	Parameter BLACK bound to: 12'b000000000000 
	Parameter WHITE bound to: 12'b111111111111 
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga_sync.v:9]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 490 - type: integer 
	Parameter VS_END bound to: 492 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (1#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga_sync.v:9]
INFO: [Synth 8-6157] synthesizing module 'start_screen_image' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:9]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:23]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:24]
WARNING: [Synth 8-567] referenced signal 'state' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:33]
WARNING: [Synth 8-567] referenced signal 'image0' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:33]
WARNING: [Synth 8-567] referenced signal 'image1' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:33]
WARNING: [Synth 8-3848] Net image0[0] in module/entity start_screen_image does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:16]
WARNING: [Synth 8-3848] Net image1[0] in module/entity start_screen_image does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:17]
INFO: [Synth 8-6155] done synthesizing module 'start_screen_image' (2#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:9]
WARNING: [Synth 8-689] width (10) of port connection 'x' does not match port width (1) of module 'start_screen_image' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga_test.v:39]
WARNING: [Synth 8-689] width (9) of port connection 'y' does not match port width (1) of module 'start_screen_image' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga_test.v:39]
WARNING: [Synth 8-3848] Net seg in module/entity vga_test does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga_test.v:10]
WARNING: [Synth 8-3848] Net dp in module/entity vga_test does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga_test.v:11]
WARNING: [Synth 8-3848] Net an in module/entity vga_test does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga_test.v:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_test' (3#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga_test.v:9]
WARNING: [Synth 8-3331] design start_screen_image has unconnected port y
WARNING: [Synth 8-3331] design vga_test has unconnected port seg[6]
WARNING: [Synth 8-3331] design vga_test has unconnected port seg[5]
WARNING: [Synth 8-3331] design vga_test has unconnected port seg[4]
WARNING: [Synth 8-3331] design vga_test has unconnected port seg[3]
WARNING: [Synth 8-3331] design vga_test has unconnected port seg[2]
WARNING: [Synth 8-3331] design vga_test has unconnected port seg[1]
WARNING: [Synth 8-3331] design vga_test has unconnected port seg[0]
WARNING: [Synth 8-3331] design vga_test has unconnected port dp
WARNING: [Synth 8-3331] design vga_test has unconnected port an[3]
WARNING: [Synth 8-3331] design vga_test has unconnected port an[2]
WARNING: [Synth 8-3331] design vga_test has unconnected port an[1]
WARNING: [Synth 8-3331] design vga_test has unconnected port an[0]
WARNING: [Synth 8-3331] design vga_test has unconnected port ps2_data
WARNING: [Synth 8-3331] design vga_test has unconnected port ps2_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1417.602 ; gain = 31.414 ; free physical = 2905 ; free virtual = 5962
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1417.602 ; gain = 31.414 ; free physical = 2905 ; free virtual = 5962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1417.602 ; gain = 31.414 ; free physical = 2905 ; free virtual = 5962
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1710.008 ; gain = 0.000 ; free physical = 2656 ; free virtual = 5713
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1710.008 ; gain = 0.000 ; free physical = 2656 ; free virtual = 5713
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1710.008 ; gain = 0.000 ; free physical = 2656 ; free virtual = 5713
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1710.008 ; gain = 0.000 ; free physical = 2656 ; free virtual = 5713
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1710.008 ; gain = 323.820 ; free physical = 2732 ; free virtual = 5789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1710.008 ; gain = 323.820 ; free physical = 2732 ; free virtual = 5789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1710.008 ; gain = 323.820 ; free physical = 2733 ; free virtual = 5790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1710.008 ; gain = 323.820 ; free physical = 2724 ; free virtual = 5781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_screen_image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design vga_test has unconnected port seg[6]
WARNING: [Synth 8-3331] design vga_test has unconnected port seg[5]
WARNING: [Synth 8-3331] design vga_test has unconnected port seg[4]
WARNING: [Synth 8-3331] design vga_test has unconnected port seg[3]
WARNING: [Synth 8-3331] design vga_test has unconnected port seg[2]
WARNING: [Synth 8-3331] design vga_test has unconnected port seg[1]
WARNING: [Synth 8-3331] design vga_test has unconnected port seg[0]
WARNING: [Synth 8-3331] design vga_test has unconnected port dp
WARNING: [Synth 8-3331] design vga_test has unconnected port an[3]
WARNING: [Synth 8-3331] design vga_test has unconnected port an[2]
WARNING: [Synth 8-3331] design vga_test has unconnected port an[1]
WARNING: [Synth 8-3331] design vga_test has unconnected port an[0]
WARNING: [Synth 8-3331] design vga_test has unconnected port ps2_data
WARNING: [Synth 8-3331] design vga_test has unconnected port ps2_clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1710.008 ; gain = 323.820 ; free physical = 2708 ; free virtual = 5767
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.008 ; gain = 327.820 ; free physical = 2585 ; free virtual = 5643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1735.039 ; gain = 348.852 ; free physical = 2581 ; free virtual = 5640
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1736.047 ; gain = 349.859 ; free physical = 2581 ; free virtual = 5640
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.047 ; gain = 349.859 ; free physical = 2581 ; free virtual = 5640
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.047 ; gain = 349.859 ; free physical = 2581 ; free virtual = 5640
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.047 ; gain = 349.859 ; free physical = 2581 ; free virtual = 5640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.047 ; gain = 349.859 ; free physical = 2581 ; free virtual = 5640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.047 ; gain = 349.859 ; free physical = 2581 ; free virtual = 5640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.047 ; gain = 349.859 ; free physical = 2581 ; free virtual = 5640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |     4|
|6     |LUT4   |     6|
|7     |LUT5   |    13|
|8     |LUT6   |    14|
|9     |FDRE   |    24|
|10    |IBUF   |     2|
|11    |OBUF   |    14|
|12    |OBUFT  |    12|
+------+-------+------+

Report Instance Areas: 
+------+-----------+---------+------+
|      |Instance   |Module   |Cells |
+------+-----------+---------+------+
|1     |top        |         |    94|
|2     |  VGA_SYNC |vga_sync |    59|
+------+-----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.047 ; gain = 349.859 ; free physical = 2581 ; free virtual = 5640
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1736.047 ; gain = 57.453 ; free physical = 2634 ; free virtual = 5693
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.055 ; gain = 349.859 ; free physical = 2634 ; free virtual = 5693
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.055 ; gain = 0.000 ; free physical = 2578 ; free virtual = 5637
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.055 ; gain = 349.953 ; free physical = 2633 ; free virtual = 5692
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.055 ; gain = 0.000 ; free physical = 2633 ; free virtual = 5692
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/synth_1/vga_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_test_utilization_synth.rpt -pb vga_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 03:52:39 2019...
