==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.1
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock with a period of 5ns.
@I [HLS-10] Setting target device to 'xc5vtx240tff1759-2'
@I [HLS-10] Importing test bench file 'src/simple_test.cpp' ... 
@I [HLS-10] Analyzing design file 'src/time_gen.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Elapsed time: 1.73 seconds; current memory usage: 25.2 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'time_gen' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'time_gen' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 25.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'time_gen' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 25.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'time_gen' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'time_gen/time_ms' to 'ap_vld' (register).
@I [RTGEN-500] Setting interface mode on function 'time_gen' to 'ap_ctrl_hs'.
@W [RTGEN-101] Global scalar 'p_time_ms' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'p_time_ns' will not be exposed as RTL port.
@I [RTGEN-100] Finished creating RTL model for 'time_gen'.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 25.7 MB.
@I [WSYSC-301] Generating RTL SystemC for 'time_gen'.
@I [WVHDL-304] Generating RTL VHDL for 'time_gen'.
@I [WVLOG-307] Generating RTL Verilog for 'time_gen'.
@I [HLS-10] Finished generating all RTL models.
@I [HLS-112] Total elapsed time: 11.782 seconds; peak memory usage: 25.7 MB.
