=====
SETUP
-0.448
8.701
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n1007_s2
3.617
4.678
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s19
5.099
6.198
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16
7.029
7.654
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s17
8.075
8.701
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.701
=====
SETUP
-0.445
8.698
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n1007_s2
3.617
4.678
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s19
5.099
6.198
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16
7.029
7.655
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s15
7.666
8.698
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1
8.698
=====
SETUP
-0.240
8.493
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n1007_s2
3.617
4.678
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s19
5.099
6.198
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.029
7.655
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s16
7.671
8.493
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1
8.493
=====
SETUP
0.228
15.308
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.608
10.707
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
10.713
11.535
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
12.036
12.661
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1
15.308
=====
SETUP
0.228
15.308
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.608
10.707
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
10.713
11.535
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
12.036
12.661
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1
15.308
=====
SETUP
0.228
15.308
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.608
10.707
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
10.713
11.535
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
12.036
12.661
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1
15.308
=====
SETUP
0.632
7.978
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
3.302
4.363
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
4.782
5.808
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
6.246
7.272
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
7.978
=====
SETUP
0.992
7.618
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
3.302
4.363
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
4.782
5.808
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
6.246
7.272
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1
7.618
=====
SETUP
0.992
7.618
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
3.302
4.363
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
4.782
5.808
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
6.246
7.272
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1
7.618
=====
SETUP
1.339
14.196
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.608
10.707
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
10.713
11.535
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
12.036
12.661
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1
14.196
=====
SETUP
1.339
14.196
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.608
10.707
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
10.713
11.535
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
12.036
12.661
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1
14.196
=====
SETUP
1.339
14.196
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.608
10.707
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
10.713
11.535
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
12.036
12.661
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1
14.196
=====
SETUP
1.339
14.196
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.608
10.707
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
10.713
11.535
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
12.036
12.661
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1
14.196
=====
SETUP
1.349
14.187
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.608
10.707
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
10.713
11.535
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
12.036
12.661
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1
14.187
=====
SETUP
1.349
14.187
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.608
10.707
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
10.713
11.535
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
12.036
12.661
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1
14.187
=====
SETUP
1.509
13.670
15.179
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.608
10.707
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
10.713
11.535
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n716_s0
12.848
13.670
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1
13.670
=====
SETUP
1.509
13.670
15.179
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.608
10.707
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
10.713
11.535
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n709_s0
12.848
13.670
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1
13.670
=====
SETUP
1.642
6.968
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.570
3.372
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.793
4.825
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.368
6.170
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1
6.968
=====
SETUP
1.642
6.968
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.570
3.372
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.793
4.825
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.368
6.170
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1
6.968
=====
SETUP
1.642
6.968
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.570
3.372
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.793
4.825
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.368
6.170
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1
6.968
=====
SETUP
1.642
6.968
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.570
3.372
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.793
4.825
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.368
6.170
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1
6.968
=====
SETUP
1.642
6.968
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.570
3.372
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.793
4.825
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.368
6.170
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1
6.968
=====
SETUP
1.642
6.968
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.570
3.372
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.793
4.825
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.368
6.170
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1
6.968
=====
SETUP
1.642
6.968
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.570
3.372
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.793
4.825
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.368
6.170
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1
6.968
=====
SETUP
1.642
6.968
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.570
3.372
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.793
4.825
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.368
6.170
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1
6.968
=====
HOLD
0.531
2.192
1.661
adcSdo0_ibuf
0.000
0.844
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n436_s0
1.820
2.192
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0
2.192
=====
HOLD
0.531
2.192
1.661
adcSdo0_ibuf
0.000
0.844
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n429_s0
1.820
2.192
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0
2.192
=====
HOLD
0.586
2.231
1.646
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0
2.231
=====
HOLD
0.708
2.339
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s2
1.967
2.339
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
2.339
=====
HOLD
0.708
2.339
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n198_s2
1.967
2.339
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
2.339
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
out2_s1
1.811
2.144
n209_s2
2.146
2.518
out2_s1
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
cnt_0_s0
1.811
2.144
n76_s2
2.146
2.518
cnt_0_s0
2.518
=====
HOLD
0.709
2.340
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611_s2
1.968
2.340
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
2.340
=====
HOLD
0.709
2.340
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
1.968
2.340
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
2.340
=====
HOLD
0.709
2.340
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478_s2
1.968
2.340
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
2.340
=====
HOLD
0.710
2.341
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s1
1.969
2.341
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
2.341
=====
HOLD
0.711
2.342
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s5
1.970
2.342
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4
2.342
=====
HOLD
0.712
2.343
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1
1.971
2.343
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
2.343
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_2_s0
1.811
2.144
n74_s
2.146
2.540
cnt_2_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_18_s0
1.811
2.144
n58_s
2.146
2.540
cnt_18_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_20_s0
1.811
2.144
n56_s
2.146
2.540
cnt_20_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_24_s0
1.811
2.144
n52_s
2.146
2.540
cnt_24_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_26_s0
1.811
2.144
n50_s
2.146
2.540
cnt_26_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_30_s0
1.811
2.144
n46_s
2.146
2.540
cnt_30_s0
2.540
=====
HOLD
0.731
2.542
1.811
clk_ibuf
0.000
0.844
cnt_6_s0
1.811
2.144
n70_s
2.148
2.542
cnt_6_s0
2.542
=====
HOLD
0.731
2.542
1.811
clk_ibuf
0.000
0.844
cnt_8_s0
1.811
2.144
n68_s
2.148
2.542
cnt_8_s0
2.542
=====
HOLD
0.731
2.542
1.811
clk_ibuf
0.000
0.844
cnt_12_s0
1.811
2.144
n64_s
2.148
2.542
cnt_12_s0
2.542
=====
HOLD
0.731
2.542
1.811
clk_ibuf
0.000
0.844
cnt_14_s0
1.811
2.144
n62_s
2.148
2.542
cnt_14_s0
2.542
=====
HOLD
0.823
2.469
1.646
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0
2.469
=====
HOLD
0.823
2.469
1.646
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_3_s0
2.469
