$date
	Thu Sep 25 11:33:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Adder_4_tb $end
$var wire 5 ! s [4:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module four $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 5 & s [4:0] $end
$var wire 3 ' c [2:0] $end
$scope module first $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * bar $end
$var wire 1 + baz $end
$var wire 1 , ci $end
$var wire 1 - co $end
$var wire 1 . foo $end
$var wire 1 / quux $end
$var wire 1 0 s $end
$var wire 1 1 temp $end
$upscope $end
$scope module fourth $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 bar $end
$var wire 1 5 baz $end
$var wire 1 6 ci $end
$var wire 1 7 co $end
$var wire 1 8 foo $end
$var wire 1 9 quux $end
$var wire 1 : s $end
$var wire 1 ; temp $end
$upscope $end
$scope module second $end
$var wire 1 < a $end
$var wire 1 = b $end
$var wire 1 > bar $end
$var wire 1 ? baz $end
$var wire 1 @ ci $end
$var wire 1 A co $end
$var wire 1 B foo $end
$var wire 1 C quux $end
$var wire 1 D s $end
$var wire 1 E temp $end
$upscope $end
$scope module third $end
$var wire 1 F a $end
$var wire 1 G b $end
$var wire 1 H bar $end
$var wire 1 I baz $end
$var wire 1 J ci $end
$var wire 1 K co $end
$var wire 1 L foo $end
$var wire 1 M quux $end
$var wire 1 N s $end
$var wire 1 O temp $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 !
b1 &
10
11
1)
b1 #
b1 %
#20
1D
1N
b1111 !
b1111 &
1:
1E
1O
1;
1=
1G
13
b1111 #
b1111 %
#30
1>
1?
1H
1I
14
15
1@
1J
16
1-
1A
b111 '
1K
17
00
1/
1D
1C
1N
1M
b11110 !
b11110 &
1:
19
01
1.
0E
1B
0O
1L
0;
18
1(
1<
1F
12
b1111 "
b1111 $
#40
0D
0N
b10000 !
b10000 &
0:
1E
0B
0?
1O
0L
0I
1;
08
05
0<
0F
02
b1 "
b1 $
#50
