// Seed: 3069379506
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wand id_6;
  output uwire id_5;
  input wire id_4;
  output supply1 id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = -1;
  assign id_3 = 1;
  assign id_5 = 1;
  parameter id_9 = 1'd0 - 1;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd99
) (
    input tri0 id_0
    , id_3,
    input wand id_1
);
  logic [7:0] id_4;
  assign id_3 = -1;
  assign id_3 = id_4[-1];
  wire id_5;
  wire [-1 : 1] id_6, id_7, id_8, id_9, id_10, id_11, id_12, _id_13, id_14, id_15, id_16;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_14,
      id_9,
      id_16,
      id_7,
      id_5
  );
  wire id_17;
  wire [1 : {  id_13  { "" }  }] id_18;
endmodule
