<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
rc: 1 (means success: 0)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v</a>
defines: 
time_elapsed: 0.221s
ram usage: 21160 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v</a>
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:62:73: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                           : ... In instance bsg_fifo_1r1w_large.big1p.rd_circ_ptr
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:63:37: Operator ADD expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                           : ... In instance bsg_fifo_1r1w_large.big1p.rd_circ_ptr
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:72:30: Operator LT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;ptr_n&#39; generates 31 bits.
                                                                                                           : ... In instance bsg_fifo_1r1w_large.big1p.rd_circ_ptr
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:72:81: Operator GT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                           : ... In instance bsg_fifo_1r1w_large.big1p.rd_circ_ptr
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:27:28: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                         : ... In instance bsg_fifo_1r1w_large.round_robin_n_to_1
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:33:14: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                         : ... In instance bsg_fifo_1r1w_large.round_robin_n_to_1
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:58:46: Operator SHIFTL expects 2 bits on the LHS, but LHS&#39;s VARREF &#39;yumi_i&#39; generates 1 bits.
                                                                                                                     : ... In instance bsg_fifo_1r1w_large.round_robin_n_to_1
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:41:13: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                               : ... In instance bsg_fifo_1r1w_large.twofer[0].little
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:46:13: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                               : ... In instance bsg_fifo_1r1w_large.twofer[0].little
%Error: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:56:4: Cannot find file containing module: &#39;bsg_mem_1r1w&#39;
        ... Looked in:
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w.v
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w.sv
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w.v
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w.sv
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w.v
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w.sv
             bsg_mem_1r1w
             bsg_mem_1r1w.v
             bsg_mem_1r1w.sv
             obj_dir/bsg_mem_1r1w
             obj_dir/bsg_mem_1r1w.v
             obj_dir/bsg_mem_1r1w.sv
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:141:44: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;full_r&#39; generates 1 bits.
                                                                                                            : ... In instance bsg_fifo_1r1w_large.twofer[0].little
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:141:44: Operator ADD expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                                            : ... In instance bsg_fifo_1r1w_large.twofer[0].little
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v:10:13: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                                         : ... In instance bsg_fifo_1r1w_large.rr222
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v:14:14: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                                         : ... In instance bsg_fifo_1r1w_large.rr222
%Error: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v:28:38: Width of :+ or :- is &lt; 0: 32&#39;hffffffff
                                                                                                             : ... In instance bsg_fifo_1r1w_large.rr222
%Error: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v:28:58: Width of :+ or :- is &lt; 0: 32&#39;hffffffff
                                                                                                             : ... In instance bsg_fifo_1r1w_large.rr222
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v:28:28: Operator COND expects 4 bits on the Conditional True, but Conditional True&#39;s REPLICATE generates -2 bits.
                                                                                                                     : ... In instance bsg_fifo_1r1w_large.rr222
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:17:13: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                                     : ... In instance bsg_fifo_1r1w_large.big1p
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:27:14: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                                     : ... In instance bsg_fifo_1r1w_large.big1p
%Error: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:111:4: Cannot find file containing module: &#39;bsg_mem_1rw_sync&#39;
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:26:13: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                             : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:30:35: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                             : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:37:21: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                             : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:38:25: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                             : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:69:44: Operator AND expects 2 bits on the LHS, but LHS&#39;s VARREF &#39;valid_i&#39; generates 1 bits.
                                                                                                                         : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:69:44: Operator AND expects 2 bits on the RHS, but RHS&#39;s VARREF &#39;ready_o&#39; generates 1 bits.
                                                                                                                         : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:72:13: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;data_r&#39; generates 9 bits.
                                                                                                                         : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:79:12: Bit extraction of var[5:0] requires 3 bit index, not 2 bits.
                                                                                                                         : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:88:36: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;yumi_cnt_i&#39; generates 2 bits.
                                                                                                                         : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:90:22: Bit extraction of var[5:0] requires 3 bit index, not 2 bits.
                                                                                                                         : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-119" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:119</a>:13: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                       : ... In instance bsg_fifo_1r1w_large
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-124" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:124</a>:14: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                       : ... In instance bsg_fifo_1r1w_large
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-131" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:131</a>:9: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                                      : ... In instance bsg_fifo_1r1w_large
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-159" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:159</a>:7: Output port connection &#39;data_o&#39; expects 6 bits on the pin connection, but pin connection&#39;s VARREF &#39;data_sipo&#39; generates 4 bits.
                                                                                                                  : ... In instance bsg_fifo_1r1w_large
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-164" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:164</a>:9: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                                      : ... In instance bsg_fifo_1r1w_large
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-188" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:188</a>:9: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                                      : ... In instance bsg_fifo_1r1w_large
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-227" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:227</a>:9: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                                      : ... In instance bsg_fifo_1r1w_large
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-255" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:255</a>:14: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                       : ... In instance bsg_fifo_1r1w_large
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-267" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:267</a>:40: Width of :+ or :- is &lt; 0: 32&#39;hffffffff
                                                                                                           : ... In instance bsg_fifo_1r1w_large
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-267" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:267</a>:16: Input port connection &#39;data_i&#39; expects 3 bits on the pin connection, but pin connection&#39;s SEL generates -1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_large
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-298" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:298</a>:16: Operator ADD expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_large
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-298" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:298</a>:31: Operator ADD expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_large
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-299" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:299</a>:16: Operator ADD expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_large
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-299" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:299</a>:34: Operator ADD expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_large
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-300" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:300</a>:16: Operator ADD expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_large
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-300" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:300</a>:39: Operator ADD expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_large
%Error: Exiting due to 5 error(s)
+ exit 1

</pre>
</body>