create_clock -name CLOCK_50 -period 20 [get_ports {CLOCK_50}]

derive_pll_clocks

derive_clock_uncertainty

set_clock_groups -asynchronous -group [get_clocks {inst6|altpll_component|auto_generated|pll1|clk[0]}] -group [get_clocks {inst6|altpll_component|auto_generated|pll1|clk[1]}]

set_input_delay -clock { inst6|altpll_component|auto_generated|pll1|clk[0] } 2 [get_ports {DIFFB}]
set_input_delay -clock { inst6|altpll_component|auto_generated|pll1|clk[0] } 2 [get_ports {DIFFG}]
set_input_delay -clock { inst6|altpll_component|auto_generated|pll1|clk[0] } 2 [get_ports {DIFFR}]

set_input_delay -clock { inst6|altpll_component|auto_generated|pll1|clk[0] } 2 [get_ports {* newt reset}]
set_output_delay -clock { inst6|altpll_component|auto_generated|pll1|clk[0] } 1.5 [get_ports {D* yvalid follow}]
set_output_delay -clock { inst6|altpll_component|auto_generated|pll1|clk[0] } 1.5 [get_ports {V* yvalid follow}]