# System Semiconductor Design Final Project
CNN Accelerator

## **âš¡ Overview :**
This project involves the design and implementation of a CNN accelerator in Verilog. <br>
The primary goal was to overcome the performance bottlenecks of convolution operations by applying a parallel architecture and enhancing the core MAC unit.

## **ğŸ›  Tools :**
Verilog, OpenROAD

## **ğŸ›ï¸ Architecture :**
The final architecture consists of a **convolver** controlling parallel MAC devices. <br>
This design is structured to efficiently perform a 5x5 convolution on a 98x98 image.

## **ğŸ“œ Results :**
Achieved significant performance improvement by implementing a parallel MAC unit featuring Booth's algorithm multipliers and a Carry-Save Adder (CSA) tree. <br>
Functional correctness was verified through a testbench simulation in Ncverilog, which completed in 105,815 cycles.

<br>

#### *Referenced Document*
[Docs](https://github.com/J-HanRyang/CNN_Accelerator/tree/main/System_Semi/Docs)

<br>

ë³¸ í”„ë¡œì íŠ¸ëŠ” 2024ë…„ 1í•™ê¸° í¬í•­ê³µê³¼ëŒ€í•™êµ 'ì‹œìŠ¤í…œ ë°˜ë„ì²´ ì„¤ê³„' ìˆ˜ì—…ì˜ ìµœì¢… í”„ë¡œì íŠ¸ë¡œ ì§„í–‰ë˜ì—ˆìŠµë‹ˆë‹¤. <br>
ë³¸ ìë£ŒëŠ” í¬íŠ¸í´ë¦¬ì˜¤ ëª©ì ìœ¼ë¡œ ê³µê°œí•˜ë©°, ê³¼ì œ í‘œì ˆ ë“± ë¹„ìœ¤ë¦¬ì  ëª©ì ìœ¼ë¡œ ì‚¬ìš©ë  ìˆ˜ ì—†ìŠµë‹ˆë‹¤.
