<stg><name>tiled_conv</name>


<trans_list>

<trans id="374" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="24" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="27" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="29" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="30" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %kernel_group = alloca i32 1

]]></Node>
<StgValue><ssdm name="kernel_group"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
entry:1 %conv_bias_buf_V_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
entry:2 %conv_bias_buf_V_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
entry:3 %conv_bias_buf_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
entry:4 %conv_bias_buf_V_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="32">
<![CDATA[
entry:5 %tj = alloca i32 1

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="32">
<![CDATA[
entry:6 %indvar_flatten279 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten279"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="32">
<![CDATA[
entry:7 %ti = alloca i32 1

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="32">
<![CDATA[
entry:8 %indvar_flatten478 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten478"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map

]]></Node>
<StgValue><ssdm name="output_feature_map_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias

]]></Node>
<StgValue><ssdm name="layer_bias_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights

]]></Node>
<StgValue><ssdm name="layer_weights_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map

]]></Node>
<StgValue><ssdm name="input_feature_map_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
entry:13 %val_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_V_loc"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="112" op_0_bw="64">
<![CDATA[
entry:14 %p_lcssa14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_lcssa14_loc"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry:15 %conv_bias_buf_V_0_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_3_loc"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry:16 %conv_bias_buf_V_1_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_3_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
entry:17 %conv_bias_buf_V_2_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_3_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
entry:18 %conv_bias_buf_V_3_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_3_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:19 %spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln13"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 1, void @empty_16, void @empty_17, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 1, void @empty_18, void @empty_17, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_19, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_20, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_19, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_20, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_19, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_20, void @empty_14, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_19, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_20, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_20, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="736" op_0_bw="64">
<![CDATA[
entry:33 %conv_in_buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="112" op_0_bw="64">
<![CDATA[
entry:34 %conv_wt_buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="112">
<![CDATA[
entry:35 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i112 %conv_wt_buf_V

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="320" op_0_bw="64">
<![CDATA[
entry:36 %conv_out_buf5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf5"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="320" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %conv_out_buf5_addr = getelementptr i320 %conv_out_buf5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_out_buf5_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="320" op_1_bw="7">
<![CDATA[
entry:38 %store_ln887 = store i320 0, i7 %conv_out_buf5_addr

]]></Node>
<StgValue><ssdm name="store_ln887"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:39 %store_ln50 = store i14 0, i14 %indvar_flatten478

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:40 %store_ln50 = store i5 0, i5 %ti

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:41 %store_ln50 = store i11 0, i11 %indvar_flatten279

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:42 %store_ln50 = store i6 0, i6 %tj

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:43 %store_ln50 = store i5 0, i5 %kernel_group

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
entry:44 %br_ln50 = br void %for.body97

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body97:0 %tj_1 = load i6 %tj

]]></Node>
<StgValue><ssdm name="tj_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body97:1 %indvar_flatten478_load = load i14 %indvar_flatten478

]]></Node>
<StgValue><ssdm name="indvar_flatten478_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="6">
<![CDATA[
for.body97:2 %empty = trunc i6 %tj_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.body97:3 %tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="7">
<![CDATA[
for.body97:4 %p_cast15 = zext i7 %tmp_6

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.body97:5 %tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty, i4 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="9">
<![CDATA[
for.body97:6 %p_cast = zext i9 %tmp_8

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:7 %add_ln133 = add i10 %p_cast, i10 %p_cast15

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:8 %shl_ln133_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:9 %or_ln133 = or i10 %add_ln133, i10 1

]]></Node>
<StgValue><ssdm name="or_ln133"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:10 %shl_ln133_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %or_ln133, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_3"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:11 %or_ln133_1 = or i10 %add_ln133, i10 2

]]></Node>
<StgValue><ssdm name="or_ln133_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:12 %shl_ln133_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %or_ln133_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_4"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:13 %or_ln133_2 = or i10 %add_ln133, i10 3

]]></Node>
<StgValue><ssdm name="or_ln133_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:14 %shl_ln133_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %or_ln133_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_5"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:15 %add_ln133_1 = add i10 %add_ln133, i10 4

]]></Node>
<StgValue><ssdm name="add_ln133_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:16 %shl_ln133_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_6"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:17 %add_ln133_2 = add i10 %add_ln133, i10 5

]]></Node>
<StgValue><ssdm name="add_ln133_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:18 %shl_ln133_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_7"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:19 %add_ln133_8 = add i10 %add_ln133, i10 6

]]></Node>
<StgValue><ssdm name="add_ln133_8"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:20 %shl_ln133_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_8, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_8"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:21 %add_ln133_10 = add i10 %add_ln133, i10 7

]]></Node>
<StgValue><ssdm name="add_ln133_10"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:22 %shl_ln133_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_10, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_9"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:23 %add_ln133_12 = add i10 %add_ln133, i10 8

]]></Node>
<StgValue><ssdm name="add_ln133_12"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:24 %shl_ln133_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_12, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_s"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:25 %add_ln133_14 = add i10 %add_ln133, i10 9

]]></Node>
<StgValue><ssdm name="add_ln133_14"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:26 %shl_ln133_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_14, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:27 %add_ln133_16 = add i10 %add_ln133, i10 10

]]></Node>
<StgValue><ssdm name="add_ln133_16"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:28 %shl_ln133_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_16, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_10"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:29 %add_ln133_18 = add i10 %add_ln133, i10 11

]]></Node>
<StgValue><ssdm name="add_ln133_18"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:30 %shl_ln133_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_18, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_11"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:31 %add_ln133_20 = add i10 %add_ln133, i10 12

]]></Node>
<StgValue><ssdm name="add_ln133_20"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:32 %shl_ln133_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_20, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_12"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:33 %add_ln133_22 = add i10 %add_ln133, i10 13

]]></Node>
<StgValue><ssdm name="add_ln133_22"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:34 %shl_ln133_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_22, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_13"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:35 %add_ln133_23 = add i10 %add_ln133, i10 14

]]></Node>
<StgValue><ssdm name="add_ln133_23"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:36 %shl_ln133_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_23, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_14"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:37 %add_ln133_24 = add i10 %add_ln133, i10 15

]]></Node>
<StgValue><ssdm name="add_ln133_24"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:38 %shl_ln133_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_24, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_15"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:39 %add_ln133_25 = add i10 %add_ln133, i10 16

]]></Node>
<StgValue><ssdm name="add_ln133_25"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:40 %shl_ln133_16 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_25, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_16"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:41 %add_ln133_26 = add i10 %add_ln133, i10 17

]]></Node>
<StgValue><ssdm name="add_ln133_26"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:42 %shl_ln133_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_26, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_17"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:43 %add_ln133_27 = add i10 %add_ln133, i10 18

]]></Node>
<StgValue><ssdm name="add_ln133_27"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:44 %shl_ln133_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_27, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_18"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body97:45 %add_ln133_28 = add i10 %add_ln133, i10 19

]]></Node>
<StgValue><ssdm name="add_ln133_28"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body97:46 %shl_ln133_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_28, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_19"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body97:47 %icmp_ln50 = icmp_eq  i14 %indvar_flatten478_load, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body97:48 %add_ln50_1 = add i14 %indvar_flatten478_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body97:49 %br_ln50 = br i1 %icmp_ln50, void %for.inc109, void %for.end111

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc109:0 %kernel_group_load = load i5 %kernel_group

]]></Node>
<StgValue><ssdm name="kernel_group_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc109:1 %indvar_flatten279_load_1 = load i11 %indvar_flatten279

]]></Node>
<StgValue><ssdm name="indvar_flatten279_load_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc109:6 %icmp_ln53 = icmp_eq  i11 %indvar_flatten279_load_1, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc109:33 %not_exitcond_flatten281 = xor i1 %icmp_ln53, i1 1

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten281"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc109:34 %icmp_ln66 = icmp_eq  i5 %kernel_group_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc109:35 %icmp_ln66_mid2477 = and i1 %icmp_ln66, i1 %not_exitcond_flatten281

]]></Node>
<StgValue><ssdm name="icmp_ln66_mid2477"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc109:38 %or_ln53 = or i1 %icmp_ln66_mid2477, i1 %icmp_ln53

]]></Node>
<StgValue><ssdm name="or_ln53"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc109:39 %select_ln53 = select i1 %or_ln53, i5 0, i5 %kernel_group_load

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="5">
<![CDATA[
for.inc109:109 %trunc_ln68 = trunc i5 %select_ln53

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0">
<![CDATA[
for.end111:0 %ret_ln104 = ret

]]></Node>
<StgValue><ssdm name="ret_ln104"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="136" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc109:7 %tj_mid2292 = select i1 %icmp_ln53, i6 0, i6 %tj_1

]]></Node>
<StgValue><ssdm name="tj_mid2292"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc109:12 %tj_cast14_mid2315 = select i1 %icmp_ln53, i5 0, i5 %empty

]]></Node>
<StgValue><ssdm name="tj_cast14_mid2315"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:13 %zext_ln133_1_mid2323 = select i1 %icmp_ln53, i11 0, i11 %shl_ln133_2

]]></Node>
<StgValue><ssdm name="zext_ln133_1_mid2323"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:14 %zext_ln133_3_mid2331 = select i1 %icmp_ln53, i11 2, i11 %shl_ln133_3

]]></Node>
<StgValue><ssdm name="zext_ln133_3_mid2331"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:15 %zext_ln133_5_mid2339 = select i1 %icmp_ln53, i11 4, i11 %shl_ln133_4

]]></Node>
<StgValue><ssdm name="zext_ln133_5_mid2339"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:16 %zext_ln133_7_mid2347 = select i1 %icmp_ln53, i11 6, i11 %shl_ln133_5

]]></Node>
<StgValue><ssdm name="zext_ln133_7_mid2347"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:17 %zext_ln133_9_mid2355 = select i1 %icmp_ln53, i11 8, i11 %shl_ln133_6

]]></Node>
<StgValue><ssdm name="zext_ln133_9_mid2355"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:18 %zext_ln133_11_mid2363 = select i1 %icmp_ln53, i11 10, i11 %shl_ln133_7

]]></Node>
<StgValue><ssdm name="zext_ln133_11_mid2363"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:19 %zext_ln133_13_mid2371 = select i1 %icmp_ln53, i11 12, i11 %shl_ln133_8

]]></Node>
<StgValue><ssdm name="zext_ln133_13_mid2371"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:20 %zext_ln133_15_mid2379 = select i1 %icmp_ln53, i11 14, i11 %shl_ln133_9

]]></Node>
<StgValue><ssdm name="zext_ln133_15_mid2379"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:21 %zext_ln133_17_mid2387 = select i1 %icmp_ln53, i11 16, i11 %shl_ln133_s

]]></Node>
<StgValue><ssdm name="zext_ln133_17_mid2387"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:22 %zext_ln133_19_mid2395 = select i1 %icmp_ln53, i11 18, i11 %shl_ln133_1

]]></Node>
<StgValue><ssdm name="zext_ln133_19_mid2395"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:23 %zext_ln133_21_mid2403 = select i1 %icmp_ln53, i11 20, i11 %shl_ln133_10

]]></Node>
<StgValue><ssdm name="zext_ln133_21_mid2403"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:24 %zext_ln133_23_mid2411 = select i1 %icmp_ln53, i11 22, i11 %shl_ln133_11

]]></Node>
<StgValue><ssdm name="zext_ln133_23_mid2411"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:25 %zext_ln133_25_mid2419 = select i1 %icmp_ln53, i11 24, i11 %shl_ln133_12

]]></Node>
<StgValue><ssdm name="zext_ln133_25_mid2419"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:26 %zext_ln133_27_mid2427 = select i1 %icmp_ln53, i11 26, i11 %shl_ln133_13

]]></Node>
<StgValue><ssdm name="zext_ln133_27_mid2427"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:27 %zext_ln133_29_mid2435 = select i1 %icmp_ln53, i11 28, i11 %shl_ln133_14

]]></Node>
<StgValue><ssdm name="zext_ln133_29_mid2435"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:28 %zext_ln133_31_mid2443 = select i1 %icmp_ln53, i11 30, i11 %shl_ln133_15

]]></Node>
<StgValue><ssdm name="zext_ln133_31_mid2443"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:29 %zext_ln133_33_mid2451 = select i1 %icmp_ln53, i11 32, i11 %shl_ln133_16

]]></Node>
<StgValue><ssdm name="zext_ln133_33_mid2451"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:30 %zext_ln133_35_mid2459 = select i1 %icmp_ln53, i11 34, i11 %shl_ln133_17

]]></Node>
<StgValue><ssdm name="zext_ln133_35_mid2459"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:31 %zext_ln133_37_mid2467 = select i1 %icmp_ln53, i11 36, i11 %shl_ln133_18

]]></Node>
<StgValue><ssdm name="zext_ln133_37_mid2467"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:32 %zext_ln66_mid2475 = select i1 %icmp_ln53, i11 38, i11 %shl_ln133_19

]]></Node>
<StgValue><ssdm name="zext_ln66_mid2475"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc109:36 %add_ln53 = add i6 %tj_mid2292, i6 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="6">
<![CDATA[
for.inc109:40 %empty_53 = trunc i6 %add_ln53

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc109:41 %p_mid = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_53, i2 0

]]></Node>
<StgValue><ssdm name="p_mid"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="7">
<![CDATA[
for.inc109:42 %p_cast15_mid1 = zext i7 %p_mid

]]></Node>
<StgValue><ssdm name="p_cast15_mid1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc109:43 %p_mid2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_53, i4 0

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="9">
<![CDATA[
for.inc109:44 %p_cast_mid1 = zext i9 %p_mid2

]]></Node>
<StgValue><ssdm name="p_cast_mid1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc109:45 %select_ln53_1 = select i1 %icmp_ln66_mid2477, i5 %empty_53, i5 %tj_cast14_mid2315

]]></Node>
<StgValue><ssdm name="select_ln53_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:46 %add_ln133_29 = add i10 %p_cast_mid1, i10 %p_cast15_mid1

]]></Node>
<StgValue><ssdm name="add_ln133_29"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:47 %shl_ln133_2_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_29, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_2_mid1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:48 %select_ln53_2 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_2_mid1, i11 %zext_ln133_1_mid2323

]]></Node>
<StgValue><ssdm name="select_ln53_2"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:49 %or_ln133_3 = or i10 %add_ln133_29, i10 1

]]></Node>
<StgValue><ssdm name="or_ln133_3"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:50 %shl_ln133_3_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %or_ln133_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_3_mid1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:51 %select_ln53_3 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_3_mid1, i11 %zext_ln133_3_mid2331

]]></Node>
<StgValue><ssdm name="select_ln53_3"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:52 %or_ln133_4 = or i10 %add_ln133_29, i10 2

]]></Node>
<StgValue><ssdm name="or_ln133_4"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:53 %shl_ln133_4_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %or_ln133_4, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_4_mid1"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:54 %select_ln53_4 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_4_mid1, i11 %zext_ln133_5_mid2339

]]></Node>
<StgValue><ssdm name="select_ln53_4"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:55 %or_ln133_5 = or i10 %add_ln133_29, i10 3

]]></Node>
<StgValue><ssdm name="or_ln133_5"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:56 %shl_ln133_5_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %or_ln133_5, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_5_mid1"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:57 %select_ln53_5 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_5_mid1, i11 %zext_ln133_7_mid2347

]]></Node>
<StgValue><ssdm name="select_ln53_5"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:58 %add_ln133_30 = add i10 %add_ln133_29, i10 4

]]></Node>
<StgValue><ssdm name="add_ln133_30"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:59 %shl_ln133_6_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_30, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_6_mid1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:60 %select_ln53_6 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_6_mid1, i11 %zext_ln133_9_mid2355

]]></Node>
<StgValue><ssdm name="select_ln53_6"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:61 %add_ln133_31 = add i10 %add_ln133_29, i10 5

]]></Node>
<StgValue><ssdm name="add_ln133_31"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:62 %shl_ln133_7_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_31, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_7_mid1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:63 %select_ln53_7 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_7_mid1, i11 %zext_ln133_11_mid2363

]]></Node>
<StgValue><ssdm name="select_ln53_7"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:64 %add_ln133_32 = add i10 %add_ln133_29, i10 6

]]></Node>
<StgValue><ssdm name="add_ln133_32"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:65 %shl_ln133_8_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_32, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_8_mid1"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:66 %select_ln53_8 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_8_mid1, i11 %zext_ln133_13_mid2371

]]></Node>
<StgValue><ssdm name="select_ln53_8"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:67 %add_ln133_33 = add i10 %add_ln133_29, i10 7

]]></Node>
<StgValue><ssdm name="add_ln133_33"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:68 %shl_ln133_9_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_33, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_9_mid1"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:69 %select_ln53_9 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_9_mid1, i11 %zext_ln133_15_mid2379

]]></Node>
<StgValue><ssdm name="select_ln53_9"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:70 %add_ln133_34 = add i10 %add_ln133_29, i10 8

]]></Node>
<StgValue><ssdm name="add_ln133_34"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:71 %shl_ln133_10_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_34, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_10_mid1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:72 %select_ln53_10 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_10_mid1, i11 %zext_ln133_17_mid2387

]]></Node>
<StgValue><ssdm name="select_ln53_10"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:73 %add_ln133_35 = add i10 %add_ln133_29, i10 9

]]></Node>
<StgValue><ssdm name="add_ln133_35"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:74 %shl_ln133_11_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_35, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_11_mid1"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:75 %select_ln53_11 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_11_mid1, i11 %zext_ln133_19_mid2395

]]></Node>
<StgValue><ssdm name="select_ln53_11"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:76 %add_ln133_36 = add i10 %add_ln133_29, i10 10

]]></Node>
<StgValue><ssdm name="add_ln133_36"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:77 %shl_ln133_12_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_36, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_12_mid1"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:78 %select_ln53_12 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_12_mid1, i11 %zext_ln133_21_mid2403

]]></Node>
<StgValue><ssdm name="select_ln53_12"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:79 %add_ln133_37 = add i10 %add_ln133_29, i10 11

]]></Node>
<StgValue><ssdm name="add_ln133_37"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:80 %shl_ln133_13_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_37, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_13_mid1"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:81 %select_ln53_13 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_13_mid1, i11 %zext_ln133_23_mid2411

]]></Node>
<StgValue><ssdm name="select_ln53_13"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:82 %add_ln133_38 = add i10 %add_ln133_29, i10 12

]]></Node>
<StgValue><ssdm name="add_ln133_38"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:83 %shl_ln133_14_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_38, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_14_mid1"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:84 %select_ln53_14 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_14_mid1, i11 %zext_ln133_25_mid2419

]]></Node>
<StgValue><ssdm name="select_ln53_14"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:85 %add_ln133_39 = add i10 %add_ln133_29, i10 13

]]></Node>
<StgValue><ssdm name="add_ln133_39"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:86 %shl_ln133_15_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_39, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_15_mid1"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:87 %select_ln53_15 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_15_mid1, i11 %zext_ln133_27_mid2427

]]></Node>
<StgValue><ssdm name="select_ln53_15"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:88 %add_ln133_40 = add i10 %add_ln133_29, i10 14

]]></Node>
<StgValue><ssdm name="add_ln133_40"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:89 %shl_ln133_16_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_40, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_16_mid1"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:90 %select_ln53_16 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_16_mid1, i11 %zext_ln133_29_mid2435

]]></Node>
<StgValue><ssdm name="select_ln53_16"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:91 %add_ln133_41 = add i10 %add_ln133_29, i10 15

]]></Node>
<StgValue><ssdm name="add_ln133_41"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:92 %shl_ln133_17_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_41, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_17_mid1"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:93 %select_ln53_17 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_17_mid1, i11 %zext_ln133_31_mid2443

]]></Node>
<StgValue><ssdm name="select_ln53_17"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:94 %add_ln133_42 = add i10 %add_ln133_29, i10 16

]]></Node>
<StgValue><ssdm name="add_ln133_42"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:95 %shl_ln133_18_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_42, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_18_mid1"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:96 %select_ln53_18 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_18_mid1, i11 %zext_ln133_33_mid2451

]]></Node>
<StgValue><ssdm name="select_ln53_18"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:97 %add_ln133_43 = add i10 %add_ln133_29, i10 17

]]></Node>
<StgValue><ssdm name="add_ln133_43"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:98 %shl_ln133_19_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_43, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_19_mid1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:99 %select_ln53_19 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_19_mid1, i11 %zext_ln133_35_mid2459

]]></Node>
<StgValue><ssdm name="select_ln53_19"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:100 %add_ln133_44 = add i10 %add_ln133_29, i10 18

]]></Node>
<StgValue><ssdm name="add_ln133_44"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:101 %shl_ln133_20_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_44, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_20_mid1"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:102 %select_ln53_20 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_20_mid1, i11 %zext_ln133_37_mid2467

]]></Node>
<StgValue><ssdm name="select_ln53_20"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc109:103 %add_ln133_45 = add i10 %add_ln133_29, i10 19

]]></Node>
<StgValue><ssdm name="add_ln133_45"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_mid2477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc109:104 %shl_ln133_21_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_45, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln133_21_mid1"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc109:105 %select_ln53_21 = select i1 %icmp_ln66_mid2477, i11 %shl_ln133_21_mid1, i11 %zext_ln66_mid2475

]]></Node>
<StgValue><ssdm name="select_ln53_21"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc109:106 %select_ln53_22 = select i1 %icmp_ln66_mid2477, i6 %add_ln53, i6 %tj_mid2292

]]></Node>
<StgValue><ssdm name="select_ln53_22"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="5">
<![CDATA[
for.inc109:107 %zext_ln66 = zext i5 %select_ln53

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc109:110 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln68, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="7">
<![CDATA[
for.inc109:111 %zext_ln68 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc109:112 %add_ln68 = add i64 %zext_ln68, i64 %layer_bias_read

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc109:113 %mul_ln68 = mul i16 %zext_ln66, i16 1176

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc109:2 %ti_load = load i5 %ti

]]></Node>
<StgValue><ssdm name="ti_load"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc109:3 %add_ln50 = add i5 %ti_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc109:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_TILE_DEPTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc109:5 %empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc109:8 %p_mid2299_v_v = select i1 %icmp_ln53, i5 %add_ln50, i5 %ti_load

]]></Node>
<StgValue><ssdm name="p_mid2299_v_v"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="5">
<![CDATA[
for.inc109:9 %p_mid2299_v = zext i5 %p_mid2299_v_v

]]></Node>
<StgValue><ssdm name="p_mid2299_v"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc109:10 %p_mid2299 = mul i9 %p_mid2299_v, i9 23

]]></Node>
<StgValue><ssdm name="p_mid2299"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="5">
<![CDATA[
for.inc109:11 %empty_52 = trunc i5 %p_mid2299_v_v

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc109:37 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_COL_TILE_DEPTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc109:108 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="16">
<![CDATA[
for.inc109:114 %zext_ln68_1 = zext i16 %mul_ln68

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc109:115 %add_ln68_1 = add i64 %zext_ln68_1, i64 %layer_weights_read

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc109:116 %icmp_ln68 = icmp_eq  i5 %select_ln53, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc109:117 %br_ln68 = br i1 %icmp_ln68, void %for.inc, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="736" op_2_bw="16" op_3_bw="64" op_4_bw="4" op_5_bw="5">
<![CDATA[
if.then:0 %call_ln69 = call void @load_input_tile_block_from_DRAM.0.0, i736 %conv_in_buf_V, i16 %fm, i64 %input_feature_map_read, i4 %empty_52, i5 %select_ln53_1

]]></Node>
<StgValue><ssdm name="call_ln69"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="246" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="736" op_2_bw="16" op_3_bw="64" op_4_bw="4" op_5_bw="5">
<![CDATA[
if.then:0 %call_ln69 = call void @load_input_tile_block_from_DRAM.0.0, i736 %conv_in_buf_V, i16 %fm, i64 %input_feature_map_read, i4 %empty_52, i5 %select_ln53_1

]]></Node>
<StgValue><ssdm name="call_ln69"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln75 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:4 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln68_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="63">
<![CDATA[
for.inc:5 %sext_ln76 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc:6 %wt_addr = getelementptr i16 %wt, i64 %sext_ln76

]]></Node>
<StgValue><ssdm name="wt_addr"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc:7 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:9 %trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln68, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="253" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc:7 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="254" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc:7 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="255" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc:7 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="256" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc:7 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="257" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc:7 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="258" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc:7 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="259" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="112" op_4_bw="0">
<![CDATA[
for.inc:8 %call_ln76 = call void @tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, i16 %wt, i63 %trunc_ln, i112 %conv_wt_buf_V

]]></Node>
<StgValue><ssdm name="call_ln76"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="260" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="112" op_4_bw="0">
<![CDATA[
for.inc:8 %call_ln76 = call void @tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, i16 %wt, i63 %trunc_ln, i112 %conv_wt_buf_V

]]></Node>
<StgValue><ssdm name="call_ln76"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="63">
<![CDATA[
for.inc:10 %sext_ln94 = sext i63 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc:11 %wt_addr_1 = getelementptr i16 %wt, i64 %sext_ln94

]]></Node>
<StgValue><ssdm name="wt_addr_1"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:12 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="264" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:12 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="265" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:12 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="266" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:12 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="267" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:12 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="268" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:12 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="269" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:12 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16">
<![CDATA[
for.inc:0 %conv_bias_buf_V_0_2_load = load i16 %conv_bias_buf_V_0_2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_2_load"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16">
<![CDATA[
for.inc:1 %conv_bias_buf_V_1_2_load = load i16 %conv_bias_buf_V_1_2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_2_load"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16">
<![CDATA[
for.inc:2 %conv_bias_buf_V_2_2_load = load i16 %conv_bias_buf_V_2_2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_2_load"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16">
<![CDATA[
for.inc:3 %conv_bias_buf_V_3_2_load = load i16 %conv_bias_buf_V_3_2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_2_load"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="63" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc:13 %call_ln94 = call void @tiled_conv_Pipeline_BIAS, i16 %conv_bias_buf_V_3_2_load, i16 %conv_bias_buf_V_2_2_load, i16 %conv_bias_buf_V_1_2_load, i16 %conv_bias_buf_V_0_2_load, i16 %wt, i63 %trunc_ln1, i16 %conv_bias_buf_V_3_3_loc, i16 %conv_bias_buf_V_2_3_loc, i16 %conv_bias_buf_V_1_3_loc, i16 %conv_bias_buf_V_0_3_loc

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="275" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="63" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc:13 %call_ln94 = call void @tiled_conv_Pipeline_BIAS, i16 %conv_bias_buf_V_3_2_load, i16 %conv_bias_buf_V_2_2_load, i16 %conv_bias_buf_V_1_2_load, i16 %conv_bias_buf_V_0_2_load, i16 %wt, i63 %trunc_ln1, i16 %conv_bias_buf_V_3_3_loc, i16 %conv_bias_buf_V_2_3_loc, i16 %conv_bias_buf_V_1_3_loc, i16 %conv_bias_buf_V_0_3_loc

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc:14 %conv_bias_buf_V_3_3_loc_load = load i16 %conv_bias_buf_V_3_3_loc

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_3_loc_load"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc:15 %conv_bias_buf_V_2_3_loc_load = load i16 %conv_bias_buf_V_2_3_loc

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_3_loc_load"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc:16 %conv_bias_buf_V_1_3_loc_load = load i16 %conv_bias_buf_V_1_3_loc

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_3_loc_load"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc:17 %conv_bias_buf_V_0_3_loc_load = load i16 %conv_bias_buf_V_0_3_loc

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_3_loc_load"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="112" op_0_bw="112">
<![CDATA[
for.inc:18 %conv_7x7_ap_fixed_23_20_ap_fixed_52_46_ap_fixed_3_7_7_ap_fixe_1 = load i112 %conv_7x7_ap_fixed_23_20_ap_fixed_52_46_ap_fixed_3_7_7_ap_fixe

]]></Node>
<StgValue><ssdm name="conv_7x7_ap_fixed_23_20_ap_fixed_52_46_ap_fixed_3_7_7_ap_fixe_1"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
for.inc:19 %br_ln31 = br void %WIDTH.i

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
WIDTH.i:0 %indvar_flatten256 = phi i7 0, void %for.inc, i7 %add_ln31_1, void %for.inc67.i

]]></Node>
<StgValue><ssdm name="indvar_flatten256"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
WIDTH.i:1 %kernel = phi i3 0, void %for.inc, i3 %select_ln31_2, void %for.inc67.i

]]></Node>
<StgValue><ssdm name="kernel"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="112" op_0_bw="112" op_1_bw="0" op_2_bw="112" op_3_bw="0">
<![CDATA[
WIDTH.i:2 %p_lcssa_lcssa_lcssa_lcssa19 = phi i112 %conv_7x7_ap_fixed_23_20_ap_fixed_52_46_ap_fixed_3_7_7_ap_fixe_1, void %for.inc, i112 %p_lcssa_lcssa_lcssa17, void %for.inc67.i

]]></Node>
<StgValue><ssdm name="p_lcssa_lcssa_lcssa_lcssa19"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
WIDTH.i:3 %oh = phi i5 0, void %for.inc, i5 %add_ln36_1, void %for.inc67.i

]]></Node>
<StgValue><ssdm name="oh"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
WIDTH.i:4 %h = phi i6 0, void %for.inc, i6 %add_ln36, void %for.inc67.i

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="3">
<![CDATA[
WIDTH.i:5 %empty_44 = trunc i3 %kernel

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
WIDTH.i:6 %tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %conv_bias_buf_V_0_3_loc_load, i16 %conv_bias_buf_V_1_3_loc_load, i16 %conv_bias_buf_V_2_3_loc_load, i16 %conv_bias_buf_V_3_3_loc_load, i2 %empty_44

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
WIDTH.i:7 %icmp_ln31 = icmp_eq  i7 %indvar_flatten256, i7 92

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
WIDTH.i:8 %add_ln31_1 = add i7 %indvar_flatten256, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
WIDTH.i:9 %br_ln31 = br i1 %icmp_ln31, void %for.inc71.i, void %_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="292" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc71.i:0 %add_ln31 = add i3 %kernel, i3 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc71.i:3 %icmp_ln36 = icmp_eq  i5 %oh, i5 23

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc71.i:4 %select_ln31 = select i1 %icmp_ln36, i5 0, i5 %oh

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc71.i:5 %select_ln31_1 = select i1 %icmp_ln36, i6 0, i6 %h

]]></Node>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc71.i:6 %select_ln31_2 = select i1 %icmp_ln36, i3 %add_ln31, i3 %kernel

]]></Node>
<StgValue><ssdm name="select_ln31_2"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="3">
<![CDATA[
for.inc71.i:13 %empty_49 = trunc i3 %add_ln31

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.inc71.i:14 %tmp_1_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %conv_bias_buf_V_0_3_loc_load, i16 %conv_bias_buf_V_1_3_loc_load, i16 %conv_bias_buf_V_2_3_loc_load, i16 %conv_bias_buf_V_3_3_loc_load, i2 %empty_49

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc71.i:15 %select_ln31_3 = select i1 %icmp_ln36, i16 %tmp_1_mid1, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln31_3"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:0 %indvar_flatten279_load = load i11 %indvar_flatten279

]]></Node>
<StgValue><ssdm name="indvar_flatten279_load"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:1 %shl_ln73_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln68, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln73_1"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="112" op_1_bw="112" op_2_bw="0">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:2 %store_ln63 = store i112 %p_lcssa_lcssa_lcssa_lcssa19, i112 %conv_7x7_ap_fixed_23_20_ap_fixed_52_46_ap_fixed_3_7_7_ap_fixe

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="6" op_3_bw="64" op_4_bw="320" op_5_bw="9" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="11" op_18_bw="11" op_19_bw="11" op_20_bw="11" op_21_bw="11" op_22_bw="11" op_23_bw="11" op_24_bw="11" op_25_bw="11" op_26_bw="0">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:3 %call_ln73 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT, i16 %fm, i6 %shl_ln73_1, i64 %output_feature_map_read, i320 %conv_out_buf5, i9 %p_mid2299, i11 %select_ln53_2, i11 %select_ln53_3, i11 %select_ln53_4, i11 %select_ln53_5, i11 %select_ln53_6, i11 %select_ln53_7, i11 %select_ln53_8, i11 %select_ln53_9, i11 %select_ln53_10, i11 %select_ln53_11, i11 %select_ln53_12, i11 %select_ln53_13, i11 %select_ln53_14, i11 %select_ln53_15, i11 %select_ln53_16, i11 %select_ln53_17, i11 %select_ln53_18, i11 %select_ln53_19, i11 %select_ln53_20, i11 %select_ln53_21

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:4 %add_ln66 = add i5 %select_ln53, i5 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:5 %add_ln53_1 = add i11 %indvar_flatten279_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:6 %select_ln53_23 = select i1 %icmp_ln53, i11 1, i11 %add_ln53_1

]]></Node>
<StgValue><ssdm name="select_ln53_23"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:7 %store_ln66 = store i14 %add_ln50_1, i14 %indvar_flatten478

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:8 %store_ln66 = store i5 %p_mid2299_v_v, i5 %ti

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:9 %store_ln66 = store i11 %select_ln53_23, i11 %indvar_flatten279

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:10 %store_ln66 = store i6 %select_ln53_22, i6 %tj

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:11 %store_ln66 = store i16 %conv_bias_buf_V_3_3_loc_load, i16 %conv_bias_buf_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:12 %store_ln66 = store i16 %conv_bias_buf_V_2_3_loc_load, i16 %conv_bias_buf_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:13 %store_ln66 = store i16 %conv_bias_buf_V_1_3_loc_load, i16 %conv_bias_buf_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:14 %store_ln66 = store i16 %conv_bias_buf_V_0_3_loc_load, i16 %conv_bias_buf_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:15 %store_ln66 = store i5 %add_ln66, i5 %kernel_group

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="316" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="3">
<![CDATA[
for.inc71.i:7 %select_ln31_2_cast552 = zext i3 %select_ln31_2

]]></Node>
<StgValue><ssdm name="select_ln31_2_cast552"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc71.i:12 %empty_48 = mul i7 %select_ln31_2_cast552, i7 23

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="5">
<![CDATA[
for.inc71.i:16 %select_ln31_cast = zext i5 %select_ln31

]]></Node>
<StgValue><ssdm name="select_ln31_cast"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc71.i:17 %empty_50 = add i7 %empty_48, i7 %select_ln31_cast

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="7">
<![CDATA[
for.inc71.i:18 %p_cast554 = zext i7 %empty_50

]]></Node>
<StgValue><ssdm name="p_cast554"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="320" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.i:19 %conv_out_buf5_addr_1 = getelementptr i320 %conv_out_buf5, i64 0, i64 %p_cast554

]]></Node>
<StgValue><ssdm name="conv_out_buf5_addr_1"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="320" op_0_bw="7">
<![CDATA[
for.inc71.i:21 %conv_out_buf5_load = load i7 %conv_out_buf5_addr_1

]]></Node>
<StgValue><ssdm name="conv_out_buf5_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="323" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc71.i:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KERNEL_HEIGHT_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="324" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc71.i:2 %empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 92, i64 92, i64 92

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="325" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="3">
<![CDATA[
for.inc71.i:8 %zext_ln1319 = zext i3 %select_ln31_2

]]></Node>
<StgValue><ssdm name="zext_ln1319"/></StgValue>
</operation>

<operation id="326" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc71.i:9 %tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln31_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="327" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="5">
<![CDATA[
for.inc71.i:10 %zext_ln1319_16 = zext i5 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1319_16"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc71.i:11 %sub_ln1319 = sub i6 %zext_ln1319_16, i6 %zext_ln1319

]]></Node>
<StgValue><ssdm name="sub_ln1319"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc71.i:20 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="320" op_0_bw="7">
<![CDATA[
for.inc71.i:21 %conv_out_buf5_load = load i7 %conv_out_buf5_addr_1

]]></Node>
<StgValue><ssdm name="conv_out_buf5_load"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
for.inc71.i:22 %br_ln40 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="332" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="320" op_0_bw="320" op_1_bw="0" op_2_bw="320" op_3_bw="0">
<![CDATA[
for.body8.i:0 %empty_45 = phi i320 %or_ln73, void %for.body8.i.split, i320 %conv_out_buf5_load, void %for.inc71.i

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="333" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="112" op_0_bw="112" op_1_bw="0" op_2_bw="112" op_3_bw="0">
<![CDATA[
for.body8.i:1 %p_lcssa_lcssa_lcssa17 = phi i112 %p_lcssa14_loc_load, void %for.body8.i.split, i112 %p_lcssa_lcssa_lcssa_lcssa19, void %for.inc71.i

]]></Node>
<StgValue><ssdm name="p_lcssa_lcssa_lcssa17"/></StgValue>
</operation>

<operation id="334" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.body8.i:2 %ow = phi i5 %add_ln40, void %for.body8.i.split, i5 0, void %for.inc71.i

]]></Node>
<StgValue><ssdm name="ow"/></StgValue>
</operation>

<operation id="335" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
for.body8.i:3 %w = phi i6 %add_ln1317, void %for.body8.i.split, i6 0, void %for.inc71.i

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body8.i:4 %icmp_ln40 = icmp_eq  i5 %ow, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.i:5 %empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body8.i:6 %add_ln40 = add i5 %ow, i5 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i:7 %br_ln40 = br i1 %icmp_ln40, void %for.body8.i.split, void %for.inc67.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
for.body8.i.split:1 %shl_ln2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %w, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body8.i.split:2 %or_ln1317 = or i6 %w, i6 1

]]></Node>
<StgValue><ssdm name="or_ln1317"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
for.body8.i.split:3 %shl_ln1317_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %or_ln1317, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1317_1"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body8.i.split:4 %add_ln1317 = add i6 %w, i6 2

]]></Node>
<StgValue><ssdm name="add_ln1317"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
for.body8.i.split:5 %shl_ln1317_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln1317, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1317_2"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body8.i.split:6 %add_ln1317_1 = add i6 %w, i6 3

]]></Node>
<StgValue><ssdm name="add_ln1317_1"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
for.body8.i.split:7 %shl_ln1317_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln1317_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1317_3"/></StgValue>
</operation>

<operation id="347" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body8.i.split:8 %add_ln1317_2 = add i6 %w, i6 4

]]></Node>
<StgValue><ssdm name="add_ln1317_2"/></StgValue>
</operation>

<operation id="348" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
for.body8.i.split:9 %shl_ln1317_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln1317_2, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1317_4"/></StgValue>
</operation>

<operation id="349" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body8.i.split:10 %add_ln1317_3 = add i6 %w, i6 5

]]></Node>
<StgValue><ssdm name="add_ln1317_3"/></StgValue>
</operation>

<operation id="350" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
for.body8.i.split:11 %shl_ln1317_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln1317_3, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1317_5"/></StgValue>
</operation>

<operation id="351" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body8.i.split:12 %add_ln1317_4 = add i6 %w, i6 6

]]></Node>
<StgValue><ssdm name="add_ln1317_4"/></StgValue>
</operation>

<operation id="352" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
for.body8.i.split:13 %shl_ln1317_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln1317_4, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1317_6"/></StgValue>
</operation>

<operation id="353" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="112" op_2_bw="6" op_3_bw="112" op_4_bw="6" op_5_bw="736" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="112" op_14_bw="16" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.body8.i.split:14 %call_ln63 = call void @tiled_conv_Pipeline_CHANNEL_KERN_I, i112 %p_lcssa_lcssa_lcssa17, i6 %sub_ln1319, i112 %conv_wt_buf_V, i6 %select_ln31_1, i736 %conv_in_buf_V, i10 %shl_ln2, i10 %shl_ln1317_1, i10 %shl_ln1317_2, i10 %shl_ln1317_3, i10 %shl_ln1317_4, i10 %shl_ln1317_5, i10 %shl_ln1317_6, i112 %p_lcssa14_loc, i16 %val_V_loc

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>

<operation id="354" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="320" op_1_bw="7">
<![CDATA[
for.inc67.i:0 %store_ln73 = store i320 %empty_45, i7 %conv_out_buf5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="355" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc67.i:1 %add_ln36 = add i6 %select_ln31_1, i6 2

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="356" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc67.i:2 %add_ln36_1 = add i5 %select_ln31, i5 1

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="357" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
for.inc67.i:3 %br_ln36 = br void %WIDTH.i

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="358" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="112" op_2_bw="6" op_3_bw="112" op_4_bw="6" op_5_bw="736" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="112" op_14_bw="16" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.body8.i.split:14 %call_ln63 = call void @tiled_conv_Pipeline_CHANNEL_KERN_I, i112 %p_lcssa_lcssa_lcssa17, i6 %sub_ln1319, i112 %conv_wt_buf_V, i6 %select_ln31_1, i736 %conv_in_buf_V, i10 %shl_ln2, i10 %shl_ln1317_1, i10 %shl_ln1317_2, i10 %shl_ln1317_3, i10 %shl_ln1317_4, i10 %shl_ln1317_5, i10 %shl_ln1317_6, i112 %p_lcssa14_loc, i16 %val_V_loc

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="359" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.i.split:0 %specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln183"/></StgValue>
</operation>

<operation id="360" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="112" op_0_bw="112" op_1_bw="0">
<![CDATA[
for.body8.i.split:15 %p_lcssa14_loc_load = load i112 %p_lcssa14_loc

]]></Node>
<StgValue><ssdm name="p_lcssa14_loc_load"/></StgValue>
</operation>

<operation id="361" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body8.i.split:16 %val_V_loc_load = load i16 %val_V_loc

]]></Node>
<StgValue><ssdm name="val_V_loc_load"/></StgValue>
</operation>

<operation id="362" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body8.i.split:17 %add_ln859 = add i16 %val_V_loc_load, i16 %select_ln31_3

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="363" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.body8.i.split:18 %shl_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ow, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="320" op_0_bw="9">
<![CDATA[
for.body8.i.split:19 %zext_ln73 = zext i9 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
for.body8.i.split:20 %shl_ln73 = shl i320 65535, i320 %zext_ln73

]]></Node>
<StgValue><ssdm name="shl_ln73"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
for.body8.i.split:21 %xor_ln73 = xor i320 %shl_ln73, i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575

]]></Node>
<StgValue><ssdm name="xor_ln73"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
for.body8.i.split:22 %and_ln73 = and i320 %empty_45, i320 %xor_ln73

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="368" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="320" op_0_bw="16">
<![CDATA[
for.body8.i.split:23 %zext_ln73_1 = zext i16 %add_ln859

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="369" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
for.body8.i.split:24 %shl_ln73_2 = shl i320 %zext_ln73_1, i320 %zext_ln73

]]></Node>
<StgValue><ssdm name="shl_ln73_2"/></StgValue>
</operation>

<operation id="370" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
for.body8.i.split:25 %or_ln73 = or i320 %and_ln73, i320 %shl_ln73_2

]]></Node>
<StgValue><ssdm name="or_ln73"/></StgValue>
</operation>

<operation id="371" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
for.body8.i.split:26 %br_ln40 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="372" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="6" op_3_bw="64" op_4_bw="320" op_5_bw="9" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="11" op_18_bw="11" op_19_bw="11" op_20_bw="11" op_21_bw="11" op_22_bw="11" op_23_bw="11" op_24_bw="11" op_25_bw="11" op_26_bw="0">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:3 %call_ln73 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT, i16 %fm, i6 %shl_ln73_1, i64 %output_feature_map_read, i320 %conv_out_buf5, i9 %p_mid2299, i11 %select_ln53_2, i11 %select_ln53_3, i11 %select_ln53_4, i11 %select_ln53_5, i11 %select_ln53_6, i11 %select_ln53_7, i11 %select_ln53_8, i11 %select_ln53_9, i11 %select_ln53_10, i11 %select_ln53_11, i11 %select_ln53_12, i11 %select_ln53_13, i11 %select_ln53_14, i11 %select_ln53_15, i11 %select_ln53_16, i11 %select_ln53_17, i11 %select_ln53_18, i11 %select_ln53_19, i11 %select_ln53_20, i11 %select_ln53_21

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>

<operation id="373" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit:16 %br_ln66 = br void %for.body97

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
