[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847178 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847178 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847178 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11467074 heartbeat IPC: 1.16 cumulative IPC: 1.16 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18602394 heartbeat IPC: 1.401 cumulative IPC: 1.269 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26665378 heartbeat IPC: 1.24 cumulative IPC: 1.26 (Simulation time: 00 hr 02 min 40 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31351758 cumulative IPC: 1.276 (Simulation time: 00 hr 03 min 21 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31351758 cumulative IPC: 1.276 (Simulation time: 00 hr 03 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.276 instructions: 40000000 cycles: 31351758
CPU 0 Branch Prediction Accuracy: 95.45% MPKI: 10.28 Average ROB Occupancy at Mispredict: 46.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.405
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197794 HIT:     194185 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197794 HIT:     194185 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 165.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568448 HIT:     460850 MISS:     107598 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430558 HIT:     343647 MISS:      86911 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35388 HIT:      21763 MISS:      13625 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95424 HIT:      95182 MISS:        242 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        258 MISS:       6820 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.25 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3340082 HIT:    3070307 MISS:     269775 MSHR_MERGE:      70069
cpu0->cpu0_L1I LOAD         ACCESS:    3340082 HIT:    3070307 MISS:     269775 MSHR_MERGE:      70069
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.603 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13256703 HIT:   12836143 MISS:     420560 MSHR_MERGE:     147238
cpu0->cpu0_L1D LOAD         ACCESS:    7363862 HIT:    7066650 MISS:     297212 MSHR_MERGE:      66360
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5885101 HIT:    5768843 MISS:     116258 MSHR_MERGE:      80866
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        650 MISS:       7090 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.25 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2954766 HIT:    2910151 MISS:      44615 MSHR_MERGE:      28741
cpu0->cpu0_ITLB LOAD         ACCESS:    2954766 HIT:    2910151 MISS:      44615 MSHR_MERGE:      28741
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.591 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12528961 HIT:   12287839 MISS:     241122 MSHR_MERGE:      59202
cpu0->cpu0_DTLB LOAD         ACCESS:   12528961 HIT:   12287839 MISS:     241122 MSHR_MERGE:      59202
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.157 cycles
cpu0->LLC TOTAL        ACCESS:     135826 HIT:     125947 MISS:       9879 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86911 HIT:      81993 MISS:       4918 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13625 HIT:      10355 MISS:       3270 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28470 HIT:      28458 MISS:         12 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6820 HIT:       5141 MISS:       1679 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 165.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        565
  ROW_BUFFER_MISS:       9302
  AVG DBUS CONGESTED CYCLE: 14.47
Channel 0 WQ ROW_BUFFER_HIT:        189
  ROW_BUFFER_MISS:       1077
  FULL:          0
Channel 0 REFRESHES ISSUED:       2612
