#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec 28 00:25:28 2022
# Process ID: 11936
# Current directory: C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/ARTY-A7_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1476 C:\Users\lsh\Desktop\FPGA_ARTIX-7_PRACTICE1\ARTY-A7_TEST\ARTY-A7_TEST.xpr
# Log file: C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/ARTY-A7_TEST/vivado.log
# Journal file: C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/ARTY-A7_TEST\vivado.jou
# Running On: DESKTOP-PLL5ENH, OS: Windows, CPU Frequency: 3610 MHz, CPU Physical cores: 12, Host memory: 16982 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/ARTY-A7_TEST/ARTY-A7_TEST.xpr
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug & UART} ecc {None} local_mem {8KB} preset {Microcontroller}}  [get_bd_cells microblaze_0]
