// Seed: 3838095273
module module_0;
  assign id_1 = 1 == 1;
endmodule
module module_1;
  wire id_1;
  module_0();
endmodule
module module_2 (
    input tri id_0,
    input wire id_1,
    output tri id_2
    , id_12,
    input supply0 id_3,
    output tri id_4,
    output tri1 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wand id_10
);
  wire id_13;
  tri0 id_14;
  assign id_14 = id_1;
  module_0();
endmodule
module module_3 (
    output supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    output uwire id_8
    , id_26,
    output tri1 id_9
    , id_27,
    output wand id_10,
    output tri1 id_11,
    output tri1 id_12,
    input supply0 id_13,
    output tri0 id_14,
    output wor id_15,
    output supply0 id_16,
    input wand id_17,
    output wire id_18,
    input wor id_19,
    input tri id_20,
    input supply0 id_21,
    output uwire id_22,
    input supply1 id_23,
    output uwire id_24
);
  wire id_28;
  module_0();
endmodule
