VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/arslan/Downloads/OpenFPGA/power_tests/power/run003/k6_N10_tileable_dpram8K_dsp36_40nm/adder_4/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml adder_4.blif --clock_modeling route


Architecture file: /home/arslan/Downloads/OpenFPGA/power_tests/power/run003/k6_N10_tileable_dpram8K_dsp36_40nm/adder_4/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml
Circuit name: adder_4

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut6' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.00 seconds (max_rss 18.2 MiB, delta_rss +1.5 MiB)

Timing analysis: ON
Circuit netlist file: adder_4.net
Circuit placement file: adder_4.place
Circuit routing file: adder_4.route
Circuit SDC file: adder_4.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 7: clb[0].cin[0] unconnected pin in architecture.
Warning 8: clb[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 0.01 seconds (max_rss 20.2 MiB, delta_rss +2.0 MiB)
Circuit file: adder_4.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 20.6 MiB, delta_rss +0.4 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 20.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 22
    .input :       9
    .output:       5
    6-LUT  :       8
  Nets  : 17
    Avg Fanout:     2.5
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 59
  Timing Graph Edges: 79
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 20.8 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'adder_4.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 20.9 MiB, delta_rss +0.1 MiB)
# Packing
Begin packing 'adder_4.blif'.

After removing unused inputs...
	total blocks: 22, total nets: 17, total inputs: 9, total outputs: 5
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 memory:1,1 mult_36:1,1
Packing with high fanout thresholds: io:128 clb:32 memory:128 mult_36:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 8
  LEs used for logic and registers    : 0
  LEs used for logic only             : 8
  LEs used for registers only         : 0

Incr Slack updates 1 in 5.565e-06 sec
Full Max Req/Worst Slack updates 1 in 3.439e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.681e-06 sec
FPGA sized to 3 x 3 (auto)
Device Utilization: 0.31 (target 1.00)
	Block Utilization: 0.44 Type: io
	Block Utilization: 1.00 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         14                               0.357143                     0.642857   
       clb          1                                      9                            5   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3 out of 17 nets, 14 nets not absorbed.

Netlist conversion complete.

# Packing took 0.00 seconds (max_rss 21.4 MiB, delta_rss +0.5 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'adder_4.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.043316 seconds).
Warning 9: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.04 seconds (max_rss 59.5 MiB, delta_rss +38.1 MiB)
Warning 10: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 14
   inpad     : 9
   outpad    : 5
  clb        : 1
   fle       : 8
    ble6     : 8
     lut6    : 8
      lut    : 8

# Create Device
## Build Device Grid
FPGA sized to 3 x 3: 9 grid tiles (auto)

Resource usage...
	Netlist
		14	blocks of type: io
	Architecture
		32	blocks of type: io
	Netlist
		1	blocks of type: clb
	Architecture
		1	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		0	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		0	blocks of type: memory

Device Utilization: 0.31 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.44 Logical Block: io
	Physical Tile clb:
	Block Utilization: 1.00 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Warning 11: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 100
Y-direction routing channel width is 100
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 615
  RR Graph Edges: 2321
# Create Device took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 12: Found no more sample locations for SOURCE in clb
Warning 13: Found no more sample locations for OPIN in clb
Warning 14: Found no sample locations for SOURCE in memory
Warning 15: Found no sample locations for OPIN in memory
Warning 16: Found no sample locations for SOURCE in mult_36
Warning 17: Found no sample locations for OPIN in mult_36
## Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
Warning 18: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 64
Y-direction routing channel width is 64
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 471
  RR Graph Edges: 1643
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 19: Found no more sample locations for SOURCE in clb
Warning 20: Found no more sample locations for OPIN in clb
Warning 21: Found no sample locations for SOURCE in memory
Warning 22: Found no sample locations for OPIN in memory
Warning 23: Found no sample locations for SOURCE in mult_36
Warning 24: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing delta delays
Warning 25: No routing path for connection to sink_rr 40, retrying with full device bounding box
Cannot route from io[0].inpad[0] (RR node: 32 class: 1 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:32 (0,1)) to io[0].outpad[0] (RR node: 40 class: 0 capacity: 1 fan-in: 1 fan-out: 0 SINK:40 (0,1)) -- no possible path
Warning 26: No routing path for connection to sink_rr 159, retrying with full device bounding box
Cannot route from io[0].inpad[0] (RR node: 32 class: 1 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:32 (0,1)) to io[0].outpad[0] (RR node: 159 class: 0 capacity: 1 fan-in: 1 fan-out: 0 SINK:159 (2,1)) -- no possible path
Warning 27: No routing path for connection to sink_rr 191, retrying with full device bounding box
Cannot route from io[0].inpad[0] (RR node: 0 class: 1 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:0 (1,0)) to io[0].outpad[0] (RR node: 191 class: 0 capacity: 1 fan-in: 1 fan-out: 0 SINK:191 (1,2)) -- no possible path
Warning 28: No routing path for connection to sink_rr 191, retrying with full device bounding box
Cannot route from clb[0].O[0] (RR node: 64 class: 2 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:64 (1,1)) to io[0].outpad[0] (RR node: 191 class: 0 capacity: 1 fan-in: 1 fan-out: 0 SINK:191 (1,2)) -- no possible path
Warning 29: No routing path for connection to sink_rr 191, retrying with full device bounding box
Cannot route from clb[0].O[0] (RR node: 64 class: 2 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:64 (1,1)) to io[0].outpad[0] (RR node: 191 class: 0 capacity: 1 fan-in: 1 fan-out: 0 SINK:191 (1,2)) -- no possible path
## Computing delta delays took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

There are 14 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 28

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.4375 td_cost: 1.73794e-09
Initial placement estimated Critical Path Delay (CPD): 1.07429 ns
Initial placement estimated setup Total Negative Slack (sTNS): -4.64619 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -1.07429 ns

Initial placement estimated setup slack histogram:
[ -1.1e-09:   -1e-09) 3 ( 60.0%) |*************************************************
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09: -9.7e-10) 0 (  0.0%) |
[ -9.7e-10: -9.3e-10) 0 (  0.0%) |
[ -9.3e-10: -8.9e-10) 0 (  0.0%) |
[ -8.9e-10: -8.6e-10) 0 (  0.0%) |
[ -8.6e-10: -8.2e-10) 0 (  0.0%) |
[ -8.2e-10: -7.9e-10) 0 (  0.0%) |
[ -7.9e-10: -7.5e-10) 0 (  0.0%) |
[ -7.5e-10: -7.1e-10) 2 ( 40.0%) |*********************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 18
Warning 30: Starting t: 14 of 15 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.9e-06   0.999       0.44 1.7317e-09   1.074      -4.64   -1.074   0.722  0.0006    2.0     1.00        18  0.200
   2    0.0 0.0e+00   1.000       0.44 1.7288e-09   1.073      -4.64   -1.073   0.556  0.0000    2.0     1.00        36  0.950
## Placement Quench took 0.00 seconds (max_rss 59.8 MiB)
post-quench CPD = 1.07267 (ns) 

BB estimate of min-dist (placement) wire length: 28

Completed placement consistency check successfully.

Swaps called: 51

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.07267 ns, Fmax: 932.256 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.07267 ns
Placement estimated setup Total Negative Slack (sTNS): -4.64295 ns

Placement estimated setup slack histogram:
[ -1.1e-09:   -1e-09) 3 ( 60.0%) |*************************************************
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09: -9.6e-10) 0 (  0.0%) |
[ -9.6e-10: -9.3e-10) 0 (  0.0%) |
[ -9.3e-10: -8.9e-10) 0 (  0.0%) |
[ -8.9e-10: -8.6e-10) 0 (  0.0%) |
[ -8.6e-10: -8.2e-10) 0 (  0.0%) |
[ -8.2e-10: -7.8e-10) 0 (  0.0%) |
[ -7.8e-10: -7.5e-10) 0 (  0.0%) |
[ -7.5e-10: -7.1e-10) 2 ( 40.0%) |*********************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999689, bb_cost: 0.4375, td_cost: 1.72774e-09, 

Placement resource usage:
  io  implemented as io : 14
  clb implemented as clb: 1

Placement number of temperatures: 2
Placement total # of swap attempts: 51
	Swaps accepted: 37 (72.5 %)
	Swaps rejected: 11 (21.6 %)
	Swaps aborted :  3 ( 5.9 %)


Percentage of different move types:
	Uniform move: 5.88 % (acc=100.00 %, rej=0.00 %, aborted=0.00 %)
	Median move: 5.88 % (acc=33.33 %, rej=66.67 %, aborted=0.00 %)
	W. Centroid move: 56.86 % (acc=79.31 %, rej=17.24 %, aborted=3.45 %)
	Centroid move: 5.88 % (acc=66.67 %, rej=0.00 %, aborted=33.33 %)
	W. Median move: 23.53 % (acc=58.33 %, rej=33.33 %, aborted=8.33 %)
	Feasible Region move: 1.96 % (acc=100.00 %, rej=0.00 %, aborted=0.00 %)

Placement Quench timing analysis took 2.7578e-05 seconds (1.3019e-05 STA, 1.4559e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.000260664 seconds (0.000200445 STA, 6.0219e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 64 channels (binary search bounds: [-1, -1])
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 4 ( 28.6%) |********************
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 10 ( 71.4%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 31: No routing path for connection to sink_rr 191, retrying with full device bounding box
Cannot route from clb[0].O[8] (RR node: 72 class: 10 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:72 (1,1)) to io[0].outpad[0] (RR node: 191 class: 0 capacity: 1 fan-in: 1 fan-out: 0 SINK:191 (1,2)) -- no possible path
Failed to route connection from '$abc$196$new_n19_' to 'out:sum[2]' for net 'sum[2]' (#13)
Routing failed for net 13

Attempting to route at 128 channels (binary search bounds: [64, -1])
Warning 32: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 128
Y-direction routing channel width is 128
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 727
  RR Graph Edges: 3021
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 33: Found no more sample locations for SOURCE in clb
Warning 34: Found no more sample locations for OPIN in clb
Warning 35: Found no sample locations for SOURCE in memory
Warning 36: Found no sample locations for OPIN in memory
Warning 37: Found no sample locations for SOURCE in mult_36
Warning 38: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 4 ( 28.6%) |********************
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 10 ( 71.4%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 39: No routing path for connection to sink_rr 191, retrying with full device bounding box
Cannot route from clb[0].O[8] (RR node: 72 class: 10 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:72 (1,1)) to io[0].outpad[0] (RR node: 191 class: 0 capacity: 1 fan-in: 1 fan-out: 0 SINK:191 (1,2)) -- no possible path
Failed to route connection from '$abc$196$new_n19_' to 'out:sum[2]' for net 'sum[2]' (#13)
Routing failed for net 13

Attempting to route at 256 channels (binary search bounds: [128, -1])
Warning 40: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 256
Y-direction routing channel width is 256
## Build tileable routing resource graph took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1239
  RR Graph Edges: 5907
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 41: Found no more sample locations for SOURCE in clb
Warning 42: Found no more sample locations for OPIN in clb
Warning 43: Found no sample locations for SOURCE in memory
Warning 44: Found no sample locations for OPIN in memory
Warning 45: Found no sample locations for SOURCE in mult_36
Warning 46: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 4 ( 28.6%) |********************
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 10 ( 71.4%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     993      14      14       3 ( 0.242%)      29 ( 2.8%)    1.199     -5.574     -1.199      0.000      0.000      N/A
Incr Slack updates 4 in 1.8957e-05 sec
Full Max Req/Worst Slack updates 3 in 9.955e-06 sec
Incr Max Req/Worst Slack updates 1 in 3.022e-06 sec
Incr Criticality updates 1 in 4.595e-06 sec
Full Criticality updates 3 in 1.2334e-05 sec
   2    0.0     0.5    0     322       6       6       1 ( 0.081%)      29 ( 2.8%)    1.199     -5.574     -1.199      0.000      0.000      N/A
   3    0.0     0.6    0      38       1       1       1 ( 0.081%)      29 ( 2.8%)    1.199     -5.574     -1.199      0.000      0.000      N/A
   4    0.0     0.8    0      39       1       1       0 ( 0.000%)      29 ( 2.8%)    1.199     -5.574     -1.199      0.000      0.000      N/A
Restoring best routing
Critical path: 1.19878 ns
Successfully routed after 4 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  3 ( 21.4%) |*************
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 11 ( 78.6%) |************************************************
Router Stats: total_nets_routed: 22 total_connections_routed: 22 total_heap_pushes: 1392 total_heap_pops: 692

Attempting to route at 192 channels (binary search bounds: [128, 256])
Warning 47: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 192
Y-direction routing channel width is 192
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 983
  RR Graph Edges: 4359
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 48: Found no more sample locations for SOURCE in clb
Warning 49: Found no more sample locations for OPIN in clb
Warning 50: Found no sample locations for SOURCE in memory
Warning 51: Found no sample locations for OPIN in memory
Warning 52: Found no sample locations for SOURCE in mult_36
Warning 53: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 4 ( 28.6%) |********************
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 10 ( 71.4%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     890      14      14       4 ( 0.407%)      35 ( 4.6%)    1.574     -5.951     -1.574      0.000      0.000      N/A
   2    0.0     0.5    0     156       4       4       0 ( 0.000%)      35 ( 4.6%)    1.574     -5.951     -1.574      0.000      0.000      N/A
Restoring best routing
Critical path: 1.57389 ns
Successfully routed after 2 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 2 ( 14.3%) |***********
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 3 ( 21.4%) |****************
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 9 ( 64.3%) |*************************************************
Router Stats: total_nets_routed: 18 total_connections_routed: 18 total_heap_pushes: 1046 total_heap_pops: 618

Attempting to route at 160 channels (binary search bounds: [128, 192])
Warning 54: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 855
  RR Graph Edges: 3643
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 55: Found no more sample locations for SOURCE in clb
Warning 56: Found no more sample locations for OPIN in clb
Warning 57: Found no sample locations for SOURCE in memory
Warning 58: Found no sample locations for OPIN in memory
Warning 59: Found no sample locations for SOURCE in mult_36
Warning 60: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 4 ( 28.6%) |********************
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 10 ( 71.4%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 61: No routing path for connection to sink_rr 191, retrying with full device bounding box
Cannot route from clb[0].O[8] (RR node: 72 class: 10 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:72 (1,1)) to io[0].outpad[0] (RR node: 191 class: 0 capacity: 1 fan-in: 1 fan-out: 0 SINK:191 (1,2)) -- no possible path
Failed to route connection from '$abc$196$new_n19_' to 'out:sum[2]' for net 'sum[2]' (#13)
Routing failed for net 13

Attempting to route at 176 channels (binary search bounds: [160, 192])
Warning 62: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 176
Y-direction routing channel width is 176
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 919
  RR Graph Edges: 4045
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 63: Found no more sample locations for SOURCE in clb
Warning 64: Found no more sample locations for OPIN in clb
Warning 65: Found no sample locations for SOURCE in memory
Warning 66: Found no sample locations for OPIN in memory
Warning 67: Found no sample locations for SOURCE in mult_36
Warning 68: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 4 ( 28.6%) |********************
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 10 ( 71.4%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     769      14      14       3 ( 0.326%)      29 ( 4.1%)    1.199     -5.578     -1.199      0.000      0.000      N/A
   2    0.0     0.5    0     143       4       4       0 ( 0.000%)      29 ( 4.1%)    1.199     -5.578     -1.199      0.000      0.000      N/A
Restoring best routing
Critical path: 1.19878 ns
Successfully routed after 2 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  3 ( 21.4%) |*************
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 11 ( 78.6%) |************************************************
Router Stats: total_nets_routed: 18 total_connections_routed: 18 total_heap_pushes: 912 total_heap_pops: 521

Attempting to route at 168 channels (binary search bounds: [160, 176])
Warning 69: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 168
Y-direction routing channel width is 168
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 887
  RR Graph Edges: 3795
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 70: Found no more sample locations for SOURCE in clb
Warning 71: Found no more sample locations for OPIN in clb
Warning 72: Found no sample locations for SOURCE in memory
Warning 73: Found no sample locations for OPIN in memory
Warning 74: Found no sample locations for SOURCE in mult_36
Warning 75: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 4 ( 28.6%) |********************
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 10 ( 71.4%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 76: No routing path for connection to sink_rr 191, retrying with full device bounding box
Cannot route from clb[0].O[8] (RR node: 72 class: 10 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:72 (1,1)) to io[0].outpad[0] (RR node: 191 class: 0 capacity: 1 fan-in: 1 fan-out: 0 SINK:191 (1,2)) -- no possible path
Failed to route connection from '$abc$196$new_n19_' to 'out:sum[2]' for net 'sum[2]' (#13)
Routing failed for net 13

Attempting to route at 172 channels (binary search bounds: [168, 176])
Warning 77: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 172
Y-direction routing channel width is 172
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 903
  RR Graph Edges: 4013
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 78: Found no more sample locations for SOURCE in clb
Warning 79: Found no more sample locations for OPIN in clb
Warning 80: Found no sample locations for SOURCE in memory
Warning 81: Found no sample locations for OPIN in memory
Warning 82: Found no sample locations for SOURCE in mult_36
Warning 83: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 4 ( 28.6%) |********************
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 10 ( 71.4%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     708      14      14       5 ( 0.554%)      29 ( 4.2%)    1.200     -5.574     -1.200      0.000      0.000      N/A
   2    0.0     0.5    0     195       5       5       1 ( 0.111%)      29 ( 4.2%)    1.200     -5.574     -1.200      0.000      0.000      N/A
   3    0.0     0.6    0      26       1       1       1 ( 0.111%)      29 ( 4.2%)    1.200     -5.574     -1.200      0.000      0.000      N/A
   4    0.0     0.8    0      81       2       2       1 ( 0.111%)      29 ( 4.2%)    1.200     -5.574     -1.200      0.000      0.000      N/A
   5    0.0     1.1    0      52       2       2       1 ( 0.111%)      29 ( 4.2%)    1.200     -5.574     -1.200      0.000      0.000      N/A
   6    0.0     1.4    0      81       2       2       1 ( 0.111%)      29 ( 4.2%)    1.200     -5.574     -1.200      0.000      0.000      N/A
   7    0.0     1.9    0      52       2       2       1 ( 0.111%)      29 ( 4.2%)    1.200     -5.574     -1.200      0.000      0.000      N/A
   8    0.0     2.4    0      36       1       1       0 ( 0.000%)      29 ( 4.2%)    1.200     -5.574     -1.200      0.000      0.000      N/A
Restoring best routing
Critical path: 1.2004 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  3 ( 21.4%) |*************
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 11 ( 78.6%) |************************************************
Router Stats: total_nets_routed: 29 total_connections_routed: 29 total_heap_pushes: 1231 total_heap_pops: 607

Attempting to route at 170 channels (binary search bounds: [168, 172])
Warning 84: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 170
Y-direction routing channel width is 170
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 895
  RR Graph Edges: 3977
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 85: Found no more sample locations for SOURCE in clb
Warning 86: Found no more sample locations for OPIN in clb
Warning 87: Found no sample locations for SOURCE in memory
Warning 88: Found no sample locations for OPIN in memory
Warning 89: Found no sample locations for SOURCE in mult_36
Warning 90: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 4 ( 28.6%) |********************
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 10 ( 71.4%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     722      14      14       3 ( 0.335%)      29 ( 4.3%)    1.199     -5.576     -1.199      0.000      0.000      N/A
   2    0.0     0.5    0     140       4       4       0 ( 0.000%)      29 ( 4.3%)    1.199     -5.576     -1.199      0.000      0.000      N/A
Restoring best routing
Critical path: 1.19878 ns
Successfully routed after 2 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  3 ( 21.4%) |*************
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 11 ( 78.6%) |************************************************
Router Stats: total_nets_routed: 18 total_connections_routed: 18 total_heap_pushes: 862 total_heap_pops: 476
Warning 91: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 170
Y-direction routing channel width is 170
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 895
  RR Graph Edges: 3977
Best routing used a channel width factor of 170.
# Routing took 0.05 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -446469
Circuit successfully routed with a channel width factor of 170.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Found 13 mismatches between routing and packing results.
Fixed 9 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         14                               0.357143                     0.642857   
       clb          1                                      9                            5   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3 out of 17 nets, 14 nets not absorbed.


Average number of bends per net: 1.07143  Maximum # of bends: 6

Number of global nets: 0
Number of routed nets (nonglobal): 14
Wire length results (in units of 1 clb segments)...
	Total wirelength: 29, average net length: 2.07143
	Maximum net length: 7

Wire length results in terms of physical segments...
	Total wiring segments used: 29, average wire segments per net: 2.07143
	Maximum segments used by a net: 7
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[        0:      0.1) 8 (100.0%) |*************************************************
Maximum routing channel utilization:     0.047 at (1,1)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       7   2.333      170
                         1       8   2.667      170
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.000      170
                         1      11   3.667      170

Total tracks in x-direction: 340, in y-direction: 340

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 53894
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 35359.1, per logic tile: 3928.79

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4    340
                                                      Y      4    340

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0441

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0412

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0      0.0853

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    6e-10:  6.3e-10) 3 ( 60.0%) |*************************************************
[  6.3e-10:  6.6e-10) 0 (  0.0%) |
[  6.6e-10:  6.9e-10) 0 (  0.0%) |
[  6.9e-10:  7.2e-10) 0 (  0.0%) |
[  7.2e-10:  7.5e-10) 0 (  0.0%) |
[  7.5e-10:  7.8e-10) 0 (  0.0%) |
[  7.8e-10:  8.2e-10) 0 (  0.0%) |
[  8.2e-10:  8.5e-10) 0 (  0.0%) |
[  8.5e-10:  8.8e-10) 1 ( 20.0%) |****************
[  8.8e-10:  9.1e-10) 1 ( 20.0%) |****************

Final critical path delay (least slack): 1.19878 ns, Fmax: 834.18 MHz
Final setup Worst Negative Slack (sWNS): -1.19878 ns
Final setup Total Negative Slack (sTNS): -5.57586 ns

Final setup slack histogram:
[ -1.2e-09: -1.2e-09) 3 ( 60.0%) |*************************************************
[ -1.2e-09: -1.1e-09) 1 ( 20.0%) |****************
[ -1.1e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09: -9.8e-10) 0 (  0.0%) |
[ -9.8e-10: -9.4e-10) 0 (  0.0%) |
[ -9.4e-10: -9.1e-10) 0 (  0.0%) |
[ -9.1e-10: -8.7e-10) 0 (  0.0%) |
[ -8.7e-10: -8.3e-10) 1 ( 20.0%) |****************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 9.394e-06 sec
Full Max Req/Worst Slack updates 1 in 5.259e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.158e-06 sec
Flow timing analysis took 0.00170726 seconds (0.00124086 STA, 0.000466392 slack) (33 full updates: 5 setup, 0 hold, 28 combined).
VPR suceeded
The entire flow of VPR took 0.20 seconds (max_rss 59.8 MiB)

Command line to execute: read_openfpga_arch -f /home/arslan/Downloads/OpenFPGA/power_tests/power/run003/k6_N10_tileable_dpram8K_dsp36_40nm/adder_4/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_40nm_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /home/arslan/Downloads/OpenFPGA/power_tests/power/run003/k6_N10_tileable_dpram8K_dsp36_40nm/adder_4/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_40nm_openfpga.xml
Reading XML architecture '/home/arslan/Downloads/OpenFPGA/power_tests/power/run003/k6_N10_tileable_dpram8K_dsp36_40nm/adder_4/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_40nm_openfpga.xml'...
Read OpenFPGA architecture
Warning 92: Automatically set circuit model 'frac_lut6' to be default in its type.
Warning 93: Automatically set circuit model 'DFFSRQ' to be default in its type.
Warning 94: Automatically set circuit model 'DFFR' to be default in its type.
Warning 95: Automatically set circuit model 'GPIO' to be default in its type.
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_1level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml
Reading XML simulation setting '/home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Error 1: Unable to pair the operating pb_type 'lut5' to its physical pb_type 'frac_lut6'!
Error 2: Unable to pair the operating pb_type 'ff' to its physical pb_type 'ff'!
Error 3: Unable to pair the operating pb_type 'lut4' to its physical pb_type 'frac_lut6'!
Error 4: Unable to pair the operating pb_type 'adder' to its physical pb_type 'adder'!
Error 5: Unable to pair the operating pb_type 'ff' to its physical pb_type 'ff'!
Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Error 6: Unable to bind pb_type 'lut5' to mode_selection bits '01'!
Done
Error 7: Found different sizes of mode_bits for pb_type 'lut6' and its physical pb_type 'frac_lut6'
Error 8: Check physical pb_type annotation for mode selection bits failed with 1 errors!
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 2 routing resource graph switches to circuit models
Binded 1 routing segments to circuit models
Binded 0 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 96: Override the previous node 'IPIN:130 side: (BOTTOM,) (1,1)' by previous node 'IPIN:117 side: (RIGHT,) (1,1)' for node 'SINK:85 (1,1)' with in routing context annotation!
Warning 97: Override the previous node 'IPIN:117 side: (RIGHT,) (1,1)' by previous node 'IPIN:146 side: (BOTTOM,) (1,1)' for node 'SINK:85 (1,1)' with in routing context annotation!
Warning 98: Override the previous node 'IPIN:146 side: (BOTTOM,) (1,1)' by previous node 'IPIN:110 side: (RIGHT,) (1,1)' for node 'SINK:85 (1,1)' with in routing context annotation!
Warning 99: Override the previous node 'IPIN:110 side: (RIGHT,) (1,1)' by previous node 'IPIN:118 side: (RIGHT,) (1,1)' for node 'SINK:85 (1,1)' with in routing context annotation!
Warning 100: Override the previous node 'IPIN:118 side: (RIGHT,) (1,1)' by previous node 'IPIN:143 side: (BOTTOM,) (1,1)' for node 'SINK:85 (1,1)' with in routing context annotation!
Warning 101: Override the previous node 'IPIN:143 side: (BOTTOM,) (1,1)' by previous node 'IPIN:111 side: (RIGHT,) (1,1)' for node 'SINK:85 (1,1)' with in routing context annotation!
Warning 102: Override the previous node 'IPIN:111 side: (RIGHT,) (1,1)' by previous node 'IPIN:112 side: (RIGHT,) (1,1)' for node 'SINK:85 (1,1)' with in routing context annotation!
Warning 103: Override the previous node 'IPIN:112 side: (RIGHT,) (1,1)' by previous node 'IPIN:134 side: (BOTTOM,) (1,1)' for node 'SINK:85 (1,1)' with in routing context annotation!
Done with 71 nodes mapping
Built 3977 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[25%] Backannotated GSB[0][0][50%] Backannotated GSB[0][1][75%] Backannotated GSB[1][0][100%] Backannotated GSB[1][1]Backannotated 4 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[25%] Sorted incoming edges for each routing track output node of GSB[0][0][50%] Sorted incoming edges for each routing track output node of GSB[0][1][75%] Sorted incoming edges for each routing track output node of GSB[1][0][100%] Sorted incoming edges for each routing track output node of GSB[1][1]Sorted incoming edges for each routing track output node of 4 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[25%] Sorted incoming edges for each input pin node of GSB[0][0][50%] Sorted incoming edges for each input pin node of GSB[0][1][75%] Sorted incoming edges for each input pin node of GSB[1][0][100%] Sorted incoming edges for each input pin node of GSB[1][1]Sorted incoming edges for each input pin node of 4 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 9 physical multiplexers.
Maximum multiplexer size is 64.
# Build a library of physical multiplexers took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build the annotation about direct connection between tiles
Built 0 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: check_netlist_naming_conflict --fix --report ./netlist_renaming.xml

Confirm selected options when call command 'check_netlist_naming_conflict':
--fix: on
--report: ./netlist_renaming.xml
Check naming violations of netlist blocks and nets
Fixed 35 naming conflicts in the netlist.
Naming fix-up report is generated to file './netlist_renaming.xml'
Check naming violations of netlist blocks and nets took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing --write_fabric_key ./fabric_key.xml

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--load_fabric_key: off
--write_fabric_key: ./fabric_key.xml
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 4 unique general switch blocks from a total of 4 (compression rate=0.00%)
Identify unique General Switch Blocks (GSBs) took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Build fabric module graph took 0.04 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Warning 104: Directory '.' already exists. Will overwrite contents
Write fabric key to XML file './fabric_key.xml'
# Write Fabric Key
# Write Fabric Key took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write fabric key to XML file './fabric_key.xml' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_hierarchy --file ./fabric_hierarchy.txt

Confirm selected options when call command 'write_fabric_hierarchy':
--file, -f: ./fabric_hierarchy.txt
--depth: off
--verbose: off
Warning 105: Directory '.' already exists. Will overwrite contents
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt'
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_verilog --file ./SRC --explicit_port_mapping --include_timing --print_user_defined_template --verbose

Confirm selected options when call command 'write_fabric_verilog':
--file, -f: ./SRC
--explicit_port_mapping: on
--include_timing: on
--print_user_defined_template: on
--default_net_type: off
--no_time_stamp: off
--use_relative_path: off
--verbose: on
Write Verilog netlists for FPGA fabric

Succeed to create directory './SRC'
Succeed to create directory './SRC/sub_module'
Succeed to create directory './SRC/lb'
Succeed to create directory './SRC/routing'
Generating Verilog netlist './SRC/sub_module/inv_buf_passgate.v' for essential gates...Done
Writing Verilog netlist for configuration decoders './SRC/sub_module/arch_encoder.v'...Done
Writing Verilog netlist for local decoders for multiplexers './SRC/sub_module/local_encoder.v'...Done
Writing Verilog netlist for Multiplexer primitives './SRC/sub_module/mux_primitives.v' ...Done
Writing Verilog netlist for Multiplexers './SRC/sub_module/muxes.v' ...Done
Writing Verilog netlist for LUTs './SRC/sub_module/luts.v'...Done
Writing Verilog netlist for wires './SRC/sub_module/wires.v'...Done
Writing Verilog netlist for memories './SRC/sub_module/memories.v' ...Done
Writing Verilog netlist for shift register banks './SRC/sub_module/shift_register_banks.v' ...Done
Creating template for user-defined Verilog modules './SRC/sub_module/user_defined_templates.v'...Done

Writing logical tiles...
Writing Verilog netlists for logic tile 'io' ...
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_physical__iopad.v' for primitive pb_type 'iopad' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_io_mode_physical__iopad'...Done
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_io_.v' for pb_type 'io' ...
Writing Verilog codes of pb_type 'logical_tile_io_mode_io_'...Done
Done

Writing Verilog netlists for logic tile 'clb' ...
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v' for primitive pb_type 'frac_lut6' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v' for pb_type 'frac_logic' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v' for primitive pb_type 'ff' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.v' for primitive pb_type 'adder' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v' for pb_type 'fabric' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_physical__fabric'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle.v' for pb_type 'fle' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_clb_.v' for pb_type 'clb' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_clb_'...Done
Done

Writing Verilog netlists for logic tile 'mult_36' ...
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v' for primitive pb_type 'mult_36x36' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36'...Done
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v' for pb_type 'mult_36x36_slice' ...
Writing Verilog codes of pb_type 'logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice'...Done
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36_.v' for pb_type 'mult_36' ...
Writing Verilog codes of pb_type 'logical_tile_mult_36_mode_mult_36_'...Done
Done

Writing Verilog netlists for logic tile 'memory' ...
Writing Verilog netlist './SRC/lb/logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp.v' for primitive pb_type 'mem_1024x8_dp' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp'...Done
Writing Verilog netlist './SRC/lb/logical_tile_memory_mode_memory_.v' for pb_type 'memory' ...
Writing Verilog codes of pb_type 'logical_tile_memory_mode_memory_'...Done
Done

Writing logical tiles...Done

Building physical tiles...
Writing Verilog Netlist './SRC/lb/grid_io_top.v' for physical tile 'io' at top side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_right.v' for physical tile 'io' at right side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_bottom.v' for physical tile 'io' at bottom side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_left.v' for physical tile 'io' at left side ...Done
Writing Verilog Netlist './SRC/lb/grid_clb.v' for physical_tile 'clb'...Done
Writing Verilog Netlist './SRC/lb/grid_memory.v' for physical_tile 'memory'...Done
Writing Verilog Netlist './SRC/lb/grid_mult_36.v' for physical_tile 'mult_36'...Done
Building physical tiles...Done

Writing Verilog netlist for top-level module of FPGA fabric './SRC/fpga_top.v'...Done
Written 74 Verilog modules in total
Write Verilog netlists for FPGA fabric
 took 0.17 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_pnr_sdc --file ./SDC

Confirm selected options when call command 'write_pnr_sdc':
--file, -f: ./SDC
--flatten_names: off
--hierarchical: off
--output_hierarchy: off
--time_unit: off
--constrain_global_port: off
--constrain_non_clock_global_port: off
--constrain_grid: off
--constrain_sb: off
--constrain_cb: off
--constrain_configurable_memory_outputs: off
--constrain_routing_multiplexer_outputs: off
--constrain_switch_block_outputs: off
--constrain_zero_delay_paths: off
--no_time_stamp: off
--verbose: off
Succeed to create directory './SDC'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc'
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc'
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc' took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc'
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Switch Block timing for P&R flow
Write SDC for constrain Switch Block timing for P&R flow took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Connection Block timing for P&R flow
Write SDC for constrain Connection Block timing for P&R flow took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC for constraining grid timing for P&R flow
Write SDC for constraining grid timing for P&R flow took 0.12 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_sdc_disable_timing_configure_ports --file ./SDC/disable_configure_ports.sdc

Confirm selected options when call command 'write_sdc_disable_timing_configure_ports':
--file, -f: ./SDC/disable_configure_ports.sdc
--flatten_names: off
--no_time_stamp: off
--verbose: off
Warning 106: Directory './SDC' already exists. Will overwrite contents
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc'
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc' took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 0.621304 seconds

Thank you for using OpenFPGA!
Incr Slack updates 27 in 0.000113065 sec
Full Max Req/Worst Slack updates 6 in 2.0615e-05 sec
Incr Max Req/Worst Slack updates 21 in 6.0352e-05 sec
Incr Criticality updates 15 in 5.4117e-05 sec
Full Criticality updates 12 in 5.0114e-05 sec
