C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/xpm
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap xpm C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/xpm
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog -sv -work xpm -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/xpm/.cxl.verilog.xpm.xpm.nt64.cmf
