{
  "module_name": "nif_rtr_ctrl_1_regs.h",
  "hash_id": "590a9ab602632e47be4cce9e39d9d8a36c8c46693bcaa39baf33c7a62bf139b0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/nif_rtr_ctrl_1_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_NIF_RTR_CTRL_1_REGS_H_\n#define ASIC_REG_NIF_RTR_CTRL_1_REGS_H_\n\n \n\n#define mmNIF_RTR_CTRL_1_PERM_SEL                                    0x396108\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_0                               0x396114\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_1                               0x396118\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_2                               0x39611C\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_3                               0x396120\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_4                               0x396124\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_5                               0x396128\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_6                               0x39612C\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_7                               0x396130\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_8                               0x396134\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_9                               0x396138\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_10                              0x39613C\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_11                              0x396140\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_12                              0x396144\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_13                              0x396148\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_14                              0x39614C\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_15                              0x396150\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_16                              0x396154\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_17                              0x396158\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_18                              0x39615C\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_19                              0x396160\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_20                              0x396164\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_21                              0x396168\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_22                              0x39616C\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_23                              0x396170\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_24                              0x396174\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_25                              0x396178\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_26                              0x39617C\n\n#define mmNIF_RTR_CTRL_1_HBM_POLY_H3_27                              0x396180\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_0                              0x396184\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_1                              0x396188\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_2                              0x39618C\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_3                              0x396190\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_4                              0x396194\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_5                              0x396198\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_6                              0x39619C\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_7                              0x3961A0\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_8                              0x3961A4\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_9                              0x3961A8\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_10                             0x3961AC\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_11                             0x3961B0\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_12                             0x3961B4\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_13                             0x3961B8\n\n#define mmNIF_RTR_CTRL_1_SRAM_POLY_H3_14                             0x3961BC\n\n#define mmNIF_RTR_CTRL_1_SCRAM_SRAM_EN                               0x39626C\n\n#define mmNIF_RTR_CTRL_1_RL_HBM_EN                                   0x396274\n\n#define mmNIF_RTR_CTRL_1_RL_HBM_SAT                                  0x396278\n\n#define mmNIF_RTR_CTRL_1_RL_HBM_RST                                  0x39627C\n\n#define mmNIF_RTR_CTRL_1_RL_HBM_TIMEOUT                              0x396280\n\n#define mmNIF_RTR_CTRL_1_SCRAM_HBM_EN                                0x396284\n\n#define mmNIF_RTR_CTRL_1_RL_PCI_EN                                   0x396288\n\n#define mmNIF_RTR_CTRL_1_RL_PCI_SAT                                  0x39628C\n\n#define mmNIF_RTR_CTRL_1_RL_PCI_RST                                  0x396290\n\n#define mmNIF_RTR_CTRL_1_RL_PCI_TIMEOUT                              0x396294\n\n#define mmNIF_RTR_CTRL_1_RL_SRAM_EN                                  0x39629C\n\n#define mmNIF_RTR_CTRL_1_RL_SRAM_SAT                                 0x3962A0\n\n#define mmNIF_RTR_CTRL_1_RL_SRAM_RST                                 0x3962A4\n\n#define mmNIF_RTR_CTRL_1_RL_SRAM_TIMEOUT                             0x3962AC\n\n#define mmNIF_RTR_CTRL_1_RL_SRAM_RED                                 0x3962B4\n\n#define mmNIF_RTR_CTRL_1_E2E_HBM_EN                                  0x3962EC\n\n#define mmNIF_RTR_CTRL_1_E2E_PCI_EN                                  0x3962F0\n\n#define mmNIF_RTR_CTRL_1_E2E_HBM_WR_SIZE                             0x3962F4\n\n#define mmNIF_RTR_CTRL_1_E2E_PCI_WR_SIZE                             0x3962F8\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_PCI_CTR_SET_EN                       0x396404\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_PCI_CTR_SET                          0x396408\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_PCI_CTR_WRAP                         0x39640C\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_PCI_CTR_CNT                          0x396410\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM_CTR_SET_EN                       0x396414\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM_CTR_SET                          0x396418\n\n#define mmNIF_RTR_CTRL_1_E2E_HBM_RD_SIZE                             0x39641C\n\n#define mmNIF_RTR_CTRL_1_E2E_PCI_RD_SIZE                             0x396420\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_PCI_CTR_SET_EN                       0x396424\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_PCI_CTR_SET                          0x396428\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_PCI_CTR_WRAP                         0x39642C\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_PCI_CTR_CNT                          0x396430\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM_CTR_SET_EN                       0x396434\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM_CTR_SET                          0x396438\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_SEL_0                                0x396450\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_SEL_1                                0x396454\n\n#define mmNIF_RTR_CTRL_1_NON_LIN_EN                                  0x396480\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_BANK_0                              0x396500\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_BANK_1                              0x396504\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_BANK_2                              0x396508\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_BANK_3                              0x39650C\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_BANK_4                              0x396510\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_OFFSET_0                            0x396514\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_OFFSET_1                            0x396520\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_OFFSET_2                            0x396524\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_OFFSET_3                            0x396528\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_OFFSET_4                            0x39652C\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_OFFSET_5                            0x396530\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_OFFSET_6                            0x396534\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_OFFSET_7                            0x396538\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_OFFSET_8                            0x39653C\n\n#define mmNIF_RTR_CTRL_1_NL_SRAM_OFFSET_9                            0x396540\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_0                             0x396550\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_1                             0x396554\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_2                             0x396558\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_3                             0x39655C\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_4                             0x396560\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_5                             0x396564\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_6                             0x396568\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_7                             0x39656C\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_8                             0x396570\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_9                             0x396574\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_10                            0x396578\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_11                            0x39657C\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_12                            0x396580\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_13                            0x396584\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_14                            0x396588\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_15                            0x39658C\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_16                            0x396590\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_17                            0x396594\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_OFFSET_18                            0x396598\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_0                     0x3965E4\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_1                     0x3965E8\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_2                     0x3965EC\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_3                     0x3965F0\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_4                     0x3965F4\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_5                     0x3965F8\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_6                     0x3965FC\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_7                     0x396600\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_8                     0x396604\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_9                     0x396608\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_10                    0x39660C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_11                    0x396610\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_12                    0x396614\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_13                    0x396618\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_14                    0x39661C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_15                    0x396620\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_0                    0x396624\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_1                    0x396628\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_2                    0x39662C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_3                    0x396630\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_4                    0x396634\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_5                    0x396638\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_6                    0x39663C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_7                    0x396640\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_8                    0x396644\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_9                    0x396648\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_10                   0x39664C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_11                   0x396650\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_12                   0x396654\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_13                   0x396658\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_14                   0x39665C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_15                   0x396660\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_0                     0x396664\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_1                     0x396668\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_2                     0x39666C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_3                     0x396670\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_4                     0x396674\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_5                     0x396678\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_6                     0x39667C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_7                     0x396680\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_8                     0x396684\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_9                     0x396688\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_10                    0x39668C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_11                    0x396690\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_12                    0x396694\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_13                    0x396698\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_14                    0x39669C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_15                    0x3966A0\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_0                    0x3966A4\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_1                    0x3966A8\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_2                    0x3966AC\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_3                    0x3966B0\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_4                    0x3966B4\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_5                    0x3966B8\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_6                    0x3966BC\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_7                    0x3966C0\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_8                    0x3966C4\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_9                    0x3966C8\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_10                   0x3966CC\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_11                   0x3966D0\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_12                   0x3966D4\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_13                   0x3966D8\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_14                   0x3966DC\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_15                   0x3966E0\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_0                    0x3966E4\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_1                    0x3966E8\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_2                    0x3966EC\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_3                    0x3966F0\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_4                    0x3966F4\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_5                    0x3966F8\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_6                    0x3966FC\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_7                    0x396700\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_8                    0x396704\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_9                    0x396708\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_10                   0x39670C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_11                   0x396710\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_12                   0x396714\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_13                   0x396718\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_14                   0x39671C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_15                   0x396720\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_0                   0x396724\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_1                   0x396728\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_2                   0x39672C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_3                   0x396730\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_4                   0x396734\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_5                   0x396738\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_6                   0x39673C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_7                   0x396740\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_8                   0x396744\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_9                   0x396748\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_10                  0x39674C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_11                  0x396750\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_12                  0x396754\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_13                  0x396758\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_14                  0x39675C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_15                  0x396760\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_0                    0x396764\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_1                    0x396768\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_2                    0x39676C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_3                    0x396770\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_4                    0x396774\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_5                    0x396778\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_6                    0x39677C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_7                    0x396780\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_8                    0x396784\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_9                    0x396788\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_10                   0x39678C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_11                   0x396790\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_12                   0x396794\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_13                   0x396798\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_14                   0x39679C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_15                   0x3967A0\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_0                   0x3967A4\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_1                   0x3967A8\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_2                   0x3967AC\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_3                   0x3967B0\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_4                   0x3967B4\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_5                   0x3967B8\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_6                   0x3967BC\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_7                   0x3967C0\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_8                   0x3967C4\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_9                   0x3967C8\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_10                  0x3967CC\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_11                  0x3967D0\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_12                  0x3967D4\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_13                  0x3967D8\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_14                  0x3967DC\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_15                  0x3967E0\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_0                     0x396824\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_1                     0x396828\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_2                     0x39682C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_3                     0x396830\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_4                     0x396834\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_5                     0x396838\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_6                     0x39683C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_7                     0x396840\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_8                     0x396844\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_9                     0x396848\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_10                    0x39684C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_11                    0x396850\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_12                    0x396854\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_13                    0x396858\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_14                    0x39685C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_15                    0x396860\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_0                    0x396864\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_1                    0x396868\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_2                    0x39686C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_3                    0x396870\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_4                    0x396874\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_5                    0x396878\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_6                    0x39687C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_7                    0x396880\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_8                    0x396884\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_9                    0x396888\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_10                   0x39688C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_11                   0x396890\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_12                   0x396894\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_13                   0x396898\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_14                   0x39689C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_15                   0x3968A0\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_0                     0x3968A4\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_1                     0x3968A8\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_2                     0x3968AC\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_3                     0x3968B0\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_4                     0x3968B4\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_5                     0x3968B8\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_6                     0x3968BC\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_7                     0x3968C0\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_8                     0x3968C4\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_9                     0x3968C8\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_10                    0x3968CC\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_11                    0x3968D0\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_12                    0x3968D4\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_13                    0x3968D8\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_14                    0x3968DC\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_15                    0x3968E0\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_0                    0x3968E4\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_1                    0x3968E8\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_2                    0x3968EC\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_3                    0x3968F0\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_4                    0x3968F4\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_5                    0x3968F8\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_6                    0x3968FC\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_7                    0x396900\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_8                    0x396904\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_9                    0x396908\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_10                   0x39690C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_11                   0x396910\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_12                   0x396914\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_13                   0x396918\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_14                   0x39691C\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_15                   0x396920\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_0                    0x396924\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_1                    0x396928\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_2                    0x39692C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_3                    0x396930\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_4                    0x396934\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_5                    0x396938\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_6                    0x39693C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_7                    0x396940\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_8                    0x396944\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_9                    0x396948\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_10                   0x39694C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_11                   0x396950\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_12                   0x396954\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_13                   0x396958\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_14                   0x39695C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_15                   0x396960\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_0                   0x396964\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_1                   0x396968\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_2                   0x39696C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_3                   0x396970\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_4                   0x396974\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_5                   0x396978\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_6                   0x39697C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_7                   0x396980\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_8                   0x396984\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_9                   0x396988\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_10                  0x39698C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_11                  0x396990\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_12                  0x396994\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_13                  0x396998\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_14                  0x39699C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_15                  0x3969A0\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_0                    0x3969A4\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_1                    0x3969A8\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_2                    0x3969AC\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_3                    0x3969B0\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_4                    0x3969B4\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_5                    0x3969B8\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_6                    0x3969BC\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_7                    0x3969C0\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_8                    0x3969C4\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_9                    0x3969C8\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_10                   0x3969CC\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_11                   0x3969D0\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_12                   0x3969D4\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_13                   0x3969D8\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_14                   0x3969DC\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_15                   0x3969E0\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_0                   0x3969E4\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_1                   0x3969E8\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_2                   0x3969EC\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_3                   0x3969F0\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_4                   0x3969F4\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_5                   0x3969F8\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_6                   0x3969FC\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_7                   0x396A00\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_8                   0x396A04\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_9                   0x396A08\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_10                  0x396A0C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_11                  0x396A10\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_12                  0x396A14\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_13                  0x396A18\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_14                  0x396A1C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_15                  0x396A20\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_HIT_AW                            0x396A64\n\n#define mmNIF_RTR_CTRL_1_RANGE_SEC_HIT_AR                            0x396A68\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_HIT_AW                           0x396A6C\n\n#define mmNIF_RTR_CTRL_1_RANGE_PRIV_HIT_AR                           0x396A70\n\n#define mmNIF_RTR_CTRL_1_RGL_CFG                                     0x396B64\n\n#define mmNIF_RTR_CTRL_1_RGL_SHIFT                                   0x396B68\n\n#define mmNIF_RTR_CTRL_1_RGL_EXPECTED_LAT_0                          0x396B6C\n\n#define mmNIF_RTR_CTRL_1_RGL_EXPECTED_LAT_1                          0x396B70\n\n#define mmNIF_RTR_CTRL_1_RGL_EXPECTED_LAT_2                          0x396B74\n\n#define mmNIF_RTR_CTRL_1_RGL_EXPECTED_LAT_3                          0x396B78\n\n#define mmNIF_RTR_CTRL_1_RGL_EXPECTED_LAT_4                          0x396B7C\n\n#define mmNIF_RTR_CTRL_1_RGL_EXPECTED_LAT_5                          0x396B80\n\n#define mmNIF_RTR_CTRL_1_RGL_EXPECTED_LAT_6                          0x396B84\n\n#define mmNIF_RTR_CTRL_1_RGL_EXPECTED_LAT_7                          0x396B88\n\n#define mmNIF_RTR_CTRL_1_RGL_TOKEN_0                                 0x396BAC\n\n#define mmNIF_RTR_CTRL_1_RGL_TOKEN_1                                 0x396BB0\n\n#define mmNIF_RTR_CTRL_1_RGL_TOKEN_2                                 0x396BB4\n\n#define mmNIF_RTR_CTRL_1_RGL_TOKEN_3                                 0x396BB8\n\n#define mmNIF_RTR_CTRL_1_RGL_TOKEN_4                                 0x396BBC\n\n#define mmNIF_RTR_CTRL_1_RGL_TOKEN_5                                 0x396BC0\n\n#define mmNIF_RTR_CTRL_1_RGL_TOKEN_6                                 0x396BC4\n\n#define mmNIF_RTR_CTRL_1_RGL_TOKEN_7                                 0x396BC8\n\n#define mmNIF_RTR_CTRL_1_RGL_BANK_ID_0                               0x396BEC\n\n#define mmNIF_RTR_CTRL_1_RGL_BANK_ID_1                               0x396BF0\n\n#define mmNIF_RTR_CTRL_1_RGL_BANK_ID_2                               0x396BF4\n\n#define mmNIF_RTR_CTRL_1_RGL_BANK_ID_3                               0x396BF8\n\n#define mmNIF_RTR_CTRL_1_RGL_BANK_ID_4                               0x396BFC\n\n#define mmNIF_RTR_CTRL_1_RGL_BANK_ID_5                               0x396C00\n\n#define mmNIF_RTR_CTRL_1_RGL_BANK_ID_6                               0x396C04\n\n#define mmNIF_RTR_CTRL_1_RGL_BANK_ID_7                               0x396C08\n\n#define mmNIF_RTR_CTRL_1_RGL_WDT                                     0x396C2C\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM0_CH0_CTR_WRAP                    0x396C30\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM0_CH1_CTR_WRAP                    0x396C34\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM1_CH0_CTR_WRAP                    0x396C38\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM1_CH1_CTR_WRAP                    0x396C3C\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM2_CH0_CTR_WRAP                    0x396C40\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM2_CH1_CTR_WRAP                    0x396C44\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM3_CH0_CTR_WRAP                    0x396C48\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM3_CH1_CTR_WRAP                    0x396C4C\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM0_CH0_CTR_CNT                     0x396C50\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM0_CH1_CTR_CNT                     0x396C54\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM1_CH0_CTR_CNT                     0x396C58\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM1_CH1_CTR_CNT                     0x396C5C\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM2_CH0_CTR_CNT                     0x396C60\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM2_CH1_CTR_CNT                     0x396C64\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM3_CH0_CTR_CNT                     0x396C68\n\n#define mmNIF_RTR_CTRL_1_E2E_AR_HBM3_CH1_CTR_CNT                     0x396C6C\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM0_CH0_CTR_WRAP                    0x396C70\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM0_CH1_CTR_WRAP                    0x396C74\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM1_CH0_CTR_WRAP                    0x396C78\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM1_CH1_CTR_WRAP                    0x396C7C\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM2_CH0_CTR_WRAP                    0x396C80\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM2_CH1_CTR_WRAP                    0x396C84\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM3_CH0_CTR_WRAP                    0x396C88\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM3_CH1_CTR_WRAP                    0x396C8C\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM0_CH0_CTR_CNT                     0x396C90\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM0_CH1_CTR_CNT                     0x396C94\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM1_CH0_CTR_CNT                     0x396C98\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM1_CH1_CTR_CNT                     0x396C9C\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM2_CH0_CTR_CNT                     0x396CA0\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM2_CH1_CTR_CNT                     0x396CA4\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM3_CH0_CTR_CNT                     0x396CA8\n\n#define mmNIF_RTR_CTRL_1_E2E_AW_HBM3_CH1_CTR_CNT                     0x396CAC\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_PC_SEL_0                             0x396CB0\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_PC_SEL_1                             0x396CB4\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_PC_SEL_2                             0x396CB8\n\n#define mmNIF_RTR_CTRL_1_NL_HBM_PC_SEL_3                             0x396CBC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}