/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_PMMU_HBW_STWB_MASKS_H_
#define ASIC_WEG_PMMU_HBW_STWB_MASKS_H_

/*
 *****************************************
 *   PMMU_HBW_STWB
 *   (Pwototype: STWB)
 *****************************************
 */

/* PMMU_HBW_STWB_BUSY */
#define PMMU_HBW_STWB_BUSY_BUSY_SHIFT 0
#define PMMU_HBW_STWB_BUSY_BUSY_MASK 0xFFFFFFFF

/* PMMU_HBW_STWB_ASID */
#define PMMU_HBW_STWB_ASID_ASID_SHIFT 0
#define PMMU_HBW_STWB_ASID_ASID_MASK 0x3FF

/* PMMU_HBW_STWB_HOP0_PA43_12 */
#define PMMU_HBW_STWB_HOP0_PA43_12_HOP0_PA43_12_SHIFT 0
#define PMMU_HBW_STWB_HOP0_PA43_12_HOP0_PA43_12_MASK 0xFFFFFFFF

/* PMMU_HBW_STWB_HOP0_PA63_44 */
#define PMMU_HBW_STWB_HOP0_PA63_44_HOP0_PA63_44_SHIFT 0
#define PMMU_HBW_STWB_HOP0_PA63_44_HOP0_PA63_44_MASK 0xFFFFF

/* PMMU_HBW_STWB_CACHE_INV */
#define PMMU_HBW_STWB_CACHE_INV_PWODUCEW_INDEX_SHIFT 0
#define PMMU_HBW_STWB_CACHE_INV_PWODUCEW_INDEX_MASK 0xFF
#define PMMU_HBW_STWB_CACHE_INV_INDEX_MASK_SHIFT 8
#define PMMU_HBW_STWB_CACHE_INV_INDEX_MASK_MASK 0xFF00

/* PMMU_HBW_STWB_CACHE_INV_BASE_39_8 */
#define PMMU_HBW_STWB_CACHE_INV_BASE_39_8_PA_SHIFT 0
#define PMMU_HBW_STWB_CACHE_INV_BASE_39_8_PA_MASK 0xFFFFFFFF

/* PMMU_HBW_STWB_CACHE_INV_BASE_63_40 */
#define PMMU_HBW_STWB_CACHE_INV_BASE_63_40_PA_SHIFT 0
#define PMMU_HBW_STWB_CACHE_INV_BASE_63_40_PA_MASK 0xFFFFFF

/* PMMU_HBW_STWB_STWB_FEATUWE_EN */
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_STWB_CTWW_MUWTI_PAGE_SIZE_EN_SHIFT 0
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_STWB_CTWW_MUWTI_PAGE_SIZE_EN_MASK 0x1
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_MUWTI_PAGE_SIZE_EN_SHIFT 1
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_MUWTI_PAGE_SIZE_EN_MASK 0x2
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_WOOKUP_EN_SHIFT 2
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_WOOKUP_EN_MASK 0x4
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_BYPASS_SHIFT 3
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_BYPASS_MASK 0x8
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_BANK_STOP_SHIFT 4
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_BANK_STOP_MASK 0x10
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_TWACE_EN_SHIFT 5
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_TWACE_EN_MASK 0x20
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_FOWWOWEW_EN_SHIFT 6
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_FOWWOWEW_EN_MASK 0x40
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_CACHING_EN_SHIFT 7
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_CACHING_EN_MASK 0x1F80
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_FOWWOWING_NUM_WIMIT_SHIFT 13
#define PMMU_HBW_STWB_STWB_FEATUWE_EN_FOWWOWING_NUM_WIMIT_MASK 0xE000

/* PMMU_HBW_STWB_STWB_AXI_CACHE */
#define PMMU_HBW_STWB_STWB_AXI_CACHE_STWB_CTWW_AWCACHE_SHIFT 0
#define PMMU_HBW_STWB_STWB_AXI_CACHE_STWB_CTWW_AWCACHE_MASK 0xF
#define PMMU_HBW_STWB_STWB_AXI_CACHE_STWB_CTWW_AWCACHE_SHIFT 4
#define PMMU_HBW_STWB_STWB_AXI_CACHE_STWB_CTWW_AWCACHE_MASK 0xF0
#define PMMU_HBW_STWB_STWB_AXI_CACHE_INV_AWCACHE_SHIFT 8
#define PMMU_HBW_STWB_STWB_AXI_CACHE_INV_AWCACHE_MASK 0xF00

/* PMMU_HBW_STWB_HOP_CONFIGUWATION */
#define PMMU_HBW_STWB_HOP_CONFIGUWATION_FIWST_HOP_SHIFT 0
#define PMMU_HBW_STWB_HOP_CONFIGUWATION_FIWST_HOP_MASK 0x7
#define PMMU_HBW_STWB_HOP_CONFIGUWATION_FIWST_WOOKUP_HOP_SMAWW_P_SHIFT 4
#define PMMU_HBW_STWB_HOP_CONFIGUWATION_FIWST_WOOKUP_HOP_SMAWW_P_MASK 0x70
#define PMMU_HBW_STWB_HOP_CONFIGUWATION_FIWST_WOOKUP_HOP_WAWGE_P_SHIFT 8
#define PMMU_HBW_STWB_HOP_CONFIGUWATION_FIWST_WOOKUP_HOP_WAWGE_P_MASK 0x700
#define PMMU_HBW_STWB_HOP_CONFIGUWATION_WAST_HOP_SHIFT 12
#define PMMU_HBW_STWB_HOP_CONFIGUWATION_WAST_HOP_MASK 0x7000
#define PMMU_HBW_STWB_HOP_CONFIGUWATION_FOWWOWEW_HOP_SHIFT 16
#define PMMU_HBW_STWB_HOP_CONFIGUWATION_FOWWOWEW_HOP_MASK 0x70000
#define PMMU_HBW_STWB_HOP_CONFIGUWATION_ONWY_WAWGE_PAGE_SHIFT 20
#define PMMU_HBW_STWB_HOP_CONFIGUWATION_ONWY_WAWGE_PAGE_MASK 0x100000
#define PMMU_HBW_STWB_HOP_CONFIGUWATION_WAWGE_PAGE_INDICATION_BIT_SHIFT 21
#define PMMU_HBW_STWB_HOP_CONFIGUWATION_WAWGE_PAGE_INDICATION_BIT_MASK 0x7E00000

/* PMMU_HBW_STWB_WINK_WIST_WOOKUP_MASK_63_32 */
#define PMMU_HBW_STWB_WINK_WIST_WOOKUP_MASK_63_32_W_SHIFT 0
#define PMMU_HBW_STWB_WINK_WIST_WOOKUP_MASK_63_32_W_MASK 0xFFFFFFFF

/* PMMU_HBW_STWB_WINK_WIST_WOOKUP_MASK_31_0 */
#define PMMU_HBW_STWB_WINK_WIST_WOOKUP_MASK_31_0_W_SHIFT 0
#define PMMU_HBW_STWB_WINK_WIST_WOOKUP_MASK_31_0_W_MASK 0xFFFFFFFF

/* PMMU_HBW_STWB_INV_AWW_STAWT */
#define PMMU_HBW_STWB_INV_AWW_STAWT_W_SHIFT 0
#define PMMU_HBW_STWB_INV_AWW_STAWT_W_MASK 0x1

/* PMMU_HBW_STWB_INV_AWW_SET */
#define PMMU_HBW_STWB_INV_AWW_SET_W_SHIFT 0
#define PMMU_HBW_STWB_INV_AWW_SET_W_MASK 0xFF

/* PMMU_HBW_STWB_INV_PS */
#define PMMU_HBW_STWB_INV_PS_W_SHIFT 0
#define PMMU_HBW_STWB_INV_PS_W_MASK 0x3

/* PMMU_HBW_STWB_INV_CONSUMEW_INDEX */
#define PMMU_HBW_STWB_INV_CONSUMEW_INDEX_W_SHIFT 0
#define PMMU_HBW_STWB_INV_CONSUMEW_INDEX_W_MASK 0xFF

/* PMMU_HBW_STWB_INV_HIT_COUNT */
#define PMMU_HBW_STWB_INV_HIT_COUNT_W_SHIFT 0
#define PMMU_HBW_STWB_INV_HIT_COUNT_W_MASK 0x7FF

/* PMMU_HBW_STWB_INV_SET */
#define PMMU_HBW_STWB_INV_SET_W_SHIFT 0
#define PMMU_HBW_STWB_INV_SET_W_MASK 0xFF

/* PMMU_HBW_STWB_SWAM_INIT */
#define PMMU_HBW_STWB_SWAM_INIT_BUSY_TAG_SHIFT 0
#define PMMU_HBW_STWB_SWAM_INIT_BUSY_TAG_MASK 0x3
#define PMMU_HBW_STWB_SWAM_INIT_BUSY_SWICE_SHIFT 2
#define PMMU_HBW_STWB_SWAM_INIT_BUSY_SWICE_MASK 0xC
#define PMMU_HBW_STWB_SWAM_INIT_BUSY_DATA_SHIFT 4
#define PMMU_HBW_STWB_SWAM_INIT_BUSY_DATA_MASK 0x10

/* PMMU_HBW_STWB_MEM_CACHE_INVAWIDATION */

/* PMMU_HBW_STWB_MEM_CACHE_INV_STATUS */
#define PMMU_HBW_STWB_MEM_CACHE_INV_STATUS_INVAWIDATE_DONE_SHIFT 0
#define PMMU_HBW_STWB_MEM_CACHE_INV_STATUS_INVAWIDATE_DONE_MASK 0x1
#define PMMU_HBW_STWB_MEM_CACHE_INV_STATUS_CACHE_IDWE_SHIFT 1
#define PMMU_HBW_STWB_MEM_CACHE_INV_STATUS_CACHE_IDWE_MASK 0x2

/* PMMU_HBW_STWB_MEM_CACHE_BASE_38_7 */
#define PMMU_HBW_STWB_MEM_CACHE_BASE_38_7_W_SHIFT 0
#define PMMU_HBW_STWB_MEM_CACHE_BASE_38_7_W_MASK 0xFFFFFFFF

/* PMMU_HBW_STWB_MEM_CACHE_BASE_63_39 */
#define PMMU_HBW_STWB_MEM_CACHE_BASE_63_39_W_SHIFT 0
#define PMMU_HBW_STWB_MEM_CACHE_BASE_63_39_W_MASK 0x1FFFFFF

/* PMMU_HBW_STWB_MEM_CACHE_CONFIG */
#define PMMU_HBW_STWB_MEM_CACHE_CONFIG_CACHE_HOP_EN_SHIFT 0
#define PMMU_HBW_STWB_MEM_CACHE_CONFIG_CACHE_HOP_EN_MASK 0x3F
#define PMMU_HBW_STWB_MEM_CACHE_CONFIG_CACHE_HOP_PWEFETCH_EN_SHIFT 6
#define PMMU_HBW_STWB_MEM_CACHE_CONFIG_CACHE_HOP_PWEFETCH_EN_MASK 0xFC0
#define PMMU_HBW_STWB_MEM_CACHE_CONFIG_BYPASS_EN_SHIFT 12
#define PMMU_HBW_STWB_MEM_CACHE_CONFIG_BYPASS_EN_MASK 0x1000
#define PMMU_HBW_STWB_MEM_CACHE_CONFIG_WEWEASE_INVAWIDATE_SHIFT 13
#define PMMU_HBW_STWB_MEM_CACHE_CONFIG_WEWEASE_INVAWIDATE_MASK 0x2000

/* PMMU_HBW_STWB_SET_THWESHOWD_HOP5 */
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP5_MIN_SHIFT 0
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP5_MIN_MASK 0x1FF
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP5_MAX_SHIFT 9
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP5_MAX_MASK 0x3FE00
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP5_MASK_SHIFT 18
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP5_MASK_MASK 0x7FC0000

/* PMMU_HBW_STWB_SET_THWESHOWD_HOP4 */
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP4_MIN_SHIFT 0
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP4_MIN_MASK 0x1FF
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP4_MAX_SHIFT 9
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP4_MAX_MASK 0x3FE00
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP4_MASK_SHIFT 18
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP4_MASK_MASK 0x7FC0000

/* PMMU_HBW_STWB_SET_THWESHOWD_HOP3 */
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP3_MIN_SHIFT 0
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP3_MIN_MASK 0x1FF
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP3_MAX_SHIFT 9
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP3_MAX_MASK 0x3FE00
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP3_MASK_SHIFT 18
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP3_MASK_MASK 0x7FC0000

/* PMMU_HBW_STWB_SET_THWESHOWD_HOP2 */
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP2_MIN_SHIFT 0
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP2_MIN_MASK 0x1FF
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP2_MAX_SHIFT 9
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP2_MAX_MASK 0x3FE00
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP2_MASK_SHIFT 18
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP2_MASK_MASK 0x7FC0000

/* PMMU_HBW_STWB_SET_THWESHOWD_HOP1 */
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP1_MIN_SHIFT 0
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP1_MIN_MASK 0x1FF
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP1_MAX_SHIFT 9
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP1_MAX_MASK 0x3FE00
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP1_MASK_SHIFT 18
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP1_MASK_MASK 0x7FC0000

/* PMMU_HBW_STWB_SET_THWESHOWD_HOP0 */
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP0_MIN_SHIFT 0
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP0_MIN_MASK 0x1FF
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP0_MAX_SHIFT 9
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP0_MAX_MASK 0x3FE00
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP0_MASK_SHIFT 18
#define PMMU_HBW_STWB_SET_THWESHOWD_HOP0_MASK_MASK 0x7FC0000

/* PMMU_HBW_STWB_MUWTI_HIT_INTEWWUPT_CWW */

/* PMMU_HBW_STWB_MUWTI_HIT_INTEWWUPT_MASK */
#define PMMU_HBW_STWB_MUWTI_HIT_INTEWWUPT_MASK_W_SHIFT 0
#define PMMU_HBW_STWB_MUWTI_HIT_INTEWWUPT_MASK_W_MASK 0x1

/* PMMU_HBW_STWB_MEM_W0_CACHE_CFG */
#define PMMU_HBW_STWB_MEM_W0_CACHE_CFG_PWWU_EVICTION_SHIFT 0
#define PMMU_HBW_STWB_MEM_W0_CACHE_CFG_PWWU_EVICTION_MASK 0x1
#define PMMU_HBW_STWB_MEM_W0_CACHE_CFG_CACHE_STOP_SHIFT 1
#define PMMU_HBW_STWB_MEM_W0_CACHE_CFG_CACHE_STOP_MASK 0x2
#define PMMU_HBW_STWB_MEM_W0_CACHE_CFG_INV_WWITEBACK_SHIFT 2
#define PMMU_HBW_STWB_MEM_W0_CACHE_CFG_INV_WWITEBACK_MASK 0x4

/* PMMU_HBW_STWB_MEM_WEAD_AWPWOT */
#define PMMU_HBW_STWB_MEM_WEAD_AWPWOT_W_SHIFT 0
#define PMMU_HBW_STWB_MEM_WEAD_AWPWOT_W_MASK 0x7

/* PMMU_HBW_STWB_WANGE_CACHE_INVAWIDATION */
#define PMMU_HBW_STWB_WANGE_CACHE_INVAWIDATION_WANGE_INVAWIDATION_ENABWE_SHIFT 0
#define PMMU_HBW_STWB_WANGE_CACHE_INVAWIDATION_WANGE_INVAWIDATION_ENABWE_MASK 0x1
#define PMMU_HBW_STWB_WANGE_CACHE_INVAWIDATION_INVAWIDATION_ASID_EN_SHIFT 1
#define PMMU_HBW_STWB_WANGE_CACHE_INVAWIDATION_INVAWIDATION_ASID_EN_MASK 0x2
#define PMMU_HBW_STWB_WANGE_CACHE_INVAWIDATION_INVAWIDATION_ASID_SHIFT 2
#define PMMU_HBW_STWB_WANGE_CACHE_INVAWIDATION_INVAWIDATION_ASID_MASK 0xFFC

/* PMMU_HBW_STWB_WANGE_INV_STAWT_WSB */
#define PMMU_HBW_STWB_WANGE_INV_STAWT_WSB_INV_STAWT_WSB_SHIFT 0
#define PMMU_HBW_STWB_WANGE_INV_STAWT_WSB_INV_STAWT_WSB_MASK 0xFFFFFFFF

/* PMMU_HBW_STWB_WANGE_INV_STAWT_MSB */
#define PMMU_HBW_STWB_WANGE_INV_STAWT_MSB_INV_STAWT_MSB_SHIFT 0
#define PMMU_HBW_STWB_WANGE_INV_STAWT_MSB_INV_STAWT_MSB_MASK 0xFFFFF

/* PMMU_HBW_STWB_WANGE_INV_END_WSB */
#define PMMU_HBW_STWB_WANGE_INV_END_WSB_INV_END_WSB_SHIFT 0
#define PMMU_HBW_STWB_WANGE_INV_END_WSB_INV_END_WSB_MASK 0xFFFFFFFF

/* PMMU_HBW_STWB_WANGE_INV_END_MSB */
#define PMMU_HBW_STWB_WANGE_INV_END_MSB_INV_END_MSB_SHIFT 0
#define PMMU_HBW_STWB_WANGE_INV_END_MSB_INV_END_MSB_MASK 0xFFFFF

/* PMMU_HBW_STWB_ASID_SCWAMBWEW_CTWW */
#define PMMU_HBW_STWB_ASID_SCWAMBWEW_CTWW_SCWAMBWEW_SCWAM_EN_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCWAMBWEW_CTWW_SCWAMBWEW_SCWAM_EN_MASK 0x1

/* PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_0 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_0_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_0_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_1 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_1_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_1_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_2 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_2_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_2_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_3 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_3_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_3_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_4 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_4_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_4_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_5 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_5_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_5_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_6 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_6_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_6_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_7 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_7_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_7_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_8 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_8_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_8_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_9 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_9_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MATWIX_H3_9_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_10 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_10_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_10_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_11 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_11_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_11_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_12 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_12_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_12_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_13 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_13_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_13_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_14 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_14_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_14_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_15 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_15_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_15_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_16 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_16_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_16_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_17 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_17_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_17_ASID_POWY_MATWIX_H3_MASK 0x1FF

/* PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_18 */
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_18_ASID_POWY_MATWIX_H3_SHIFT 0
#define PMMU_HBW_STWB_ASID_SCW_POWY_MAT_H3_18_ASID_POWY_MATWIX_H3_MASK 0x1FF

#endif /* ASIC_WEG_PMMU_HBW_STWB_MASKS_H_ */
