DSCH 2.7f
VERSION 23-Nov-22 12:06:42 PM
BB(21,585,379,1070)
SYM  #light11
BB(218,1000,224,1014)
TITLE 220 1014  #light
MODEL 49
PROP                                                                                                                                    
REC(219,1001,4,4,r)
VIS 1
PIN(220,1015,0.000,0.000)Q
LIG(223,1006,223,1001)
LIG(223,1001,222,1000)
LIG(219,1001,219,1006)
LIG(222,1011,222,1008)
LIG(221,1011,224,1011)
LIG(221,1013,223,1011)
LIG(222,1013,224,1011)
LIG(218,1008,224,1008)
LIG(220,1008,220,1015)
LIG(218,1006,218,1008)
LIG(224,1006,218,1006)
LIG(224,1008,224,1006)
LIG(220,1000,219,1001)
LIG(222,1000,220,1000)
FSYM
SYM  #or2
BB(185,1005,220,1025)
TITLE 205 1015  #|
MODEL 502
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(185,1010,0.000,0.000)a
PIN(185,1020,0.000,0.000)b
PIN(220,1015,0.090,0.070)s
LIG(185,1020,198,1020)
LIG(197,1022,193,1025)
LIG(213,1015,220,1015)
LIG(212,1017,209,1021)
LIG(213,1015,212,1017)
LIG(212,1013,213,1015)
LIG(209,1009,212,1013)
LIG(204,1006,209,1009)
LIG(209,1021,204,1024)
LIG(204,1024,193,1025)
LIG(193,1005,204,1006)
LIG(199,1018,197,1022)
LIG(193,1005,197,1008)
LIG(197,1008,199,1012)
LIG(199,1012,200,1015)
LIG(200,1015,199,1018)
LIG(185,1010,198,1010)
VLG    or or2(s,a,b);
FSYM
SYM  #and2
BB(150,1020,185,1040)
TITLE 162 1031  #&
MODEL 402
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(150,1035,0.000,0.000)b
PIN(150,1025,0.000,0.000)a
PIN(185,1030,0.090,0.070)s
LIG(150,1035,158,1035)
LIG(158,1020,158,1040)
LIG(178,1030,185,1030)
LIG(177,1032,174,1036)
LIG(178,1030,177,1032)
LIG(177,1028,178,1030)
LIG(174,1024,177,1028)
LIG(169,1021,174,1024)
LIG(174,1036,169,1039)
LIG(169,1039,158,1040)
LIG(158,1020,169,1021)
LIG(150,1025,158,1025)
VLG    and and2(out,a,b);
FSYM
SYM  #and2
BB(150,990,185,1010)
TITLE 162 1001  #&
MODEL 402
PROP                                                                                                                                    
REC(5,5,0,0, )
VIS 0
PIN(150,1005,0.000,0.000)b
PIN(150,995,0.000,0.000)a
PIN(185,1000,0.090,0.070)s
LIG(150,1005,158,1005)
LIG(158,990,158,1010)
LIG(178,1000,185,1000)
LIG(177,1002,174,1006)
LIG(178,1000,177,1002)
LIG(177,998,178,1000)
LIG(174,994,177,998)
LIG(169,991,174,994)
LIG(174,1006,169,1009)
LIG(169,1009,158,1010)
LIG(158,990,169,991)
LIG(150,995,158,995)
VLG    and and2(out,a,b);
FSYM
SYM  #light10
BB(283,905,289,919)
TITLE 285 919  #light
MODEL 49
PROP                                                                                                                                    
REC(284,906,4,4,r)
VIS 1
PIN(285,920,0.000,0.000)R
LIG(288,911,288,906)
LIG(288,906,287,905)
LIG(284,906,284,911)
LIG(287,916,287,913)
LIG(286,916,289,916)
LIG(286,918,288,916)
LIG(287,918,289,916)
LIG(283,913,289,913)
LIG(285,913,285,920)
LIG(283,911,283,913)
LIG(289,911,283,911)
LIG(289,913,289,911)
LIG(285,905,284,906)
LIG(287,905,285,905)
FSYM
SYM  #light9
BB(203,840,209,854)
TITLE 205 854  #light
MODEL 49
PROP                                                                                                                                    
REC(204,841,4,4,r)
VIS 1
PIN(205,855,0.000,0.000)P
LIG(208,846,208,841)
LIG(208,841,207,840)
LIG(204,841,204,846)
LIG(207,851,207,848)
LIG(206,851,209,851)
LIG(206,853,208,851)
LIG(207,853,209,851)
LIG(203,848,209,848)
LIG(205,848,205,855)
LIG(203,846,203,848)
LIG(209,846,203,846)
LIG(209,848,209,846)
LIG(205,840,204,841)
LIG(207,840,205,840)
FSYM
SYM  #or2
BB(250,910,285,930)
TITLE 270 920  #|
MODEL 502
PROP                                                                                                                                    
REC(-25,5,0,0, )
VIS 0
PIN(250,915,0.000,0.000)a
PIN(250,925,0.000,0.000)b
PIN(285,920,0.090,0.070)s
LIG(250,925,263,925)
LIG(262,927,258,930)
LIG(278,920,285,920)
LIG(277,922,274,926)
LIG(278,920,277,922)
LIG(277,918,278,920)
LIG(274,914,277,918)
LIG(269,911,274,914)
LIG(274,926,269,929)
LIG(269,929,258,930)
LIG(258,910,269,911)
LIG(264,923,262,927)
LIG(258,910,262,913)
LIG(262,913,264,917)
LIG(264,917,265,920)
LIG(265,920,264,923)
LIG(250,915,263,915)
VLG    or or2(s,a,b);
FSYM
SYM  #and2
BB(180,935,215,955)
TITLE 192 946  #&
MODEL 402
PROP                                                                                                                                    
REC(5,-10,0,0, )
VIS 0
PIN(180,950,0.000,0.000)b
PIN(180,940,0.000,0.000)a
PIN(215,945,0.090,0.070)s
LIG(180,950,188,950)
LIG(188,935,188,955)
LIG(208,945,215,945)
LIG(207,947,204,951)
LIG(208,945,207,947)
LIG(207,943,208,945)
LIG(204,939,207,943)
LIG(199,936,204,939)
LIG(204,951,199,954)
LIG(199,954,188,955)
LIG(188,935,199,936)
LIG(180,940,188,940)
VLG    and and2(out,a,b);
FSYM
SYM  #and2
BB(215,880,250,900)
TITLE 227 891  #&
MODEL 402
PROP                                                                                                                                    
REC(-15,0,0,0, )
VIS 0
PIN(215,895,0.000,0.000)b
PIN(215,885,0.000,0.000)a
PIN(250,890,0.090,0.070)s
LIG(215,895,223,895)
LIG(223,880,223,900)
LIG(243,890,250,890)
LIG(242,892,239,896)
LIG(243,890,242,892)
LIG(242,888,243,890)
LIG(239,884,242,888)
LIG(234,881,239,884)
LIG(239,896,234,899)
LIG(234,899,223,900)
LIG(223,880,234,881)
LIG(215,885,223,885)
VLG    and and2(out,a,b);
FSYM
SYM  #and2
BB(145,925,180,945)
TITLE 157 936  #&
MODEL 402
PROP                                                                                                                                    
REC(0,20,0,0, )
VIS 0
PIN(145,940,0.000,0.000)b
PIN(145,930,0.000,0.000)a
PIN(180,935,0.090,0.070)s
LIG(145,940,153,940)
LIG(153,925,153,945)
LIG(173,935,180,935)
LIG(172,937,169,941)
LIG(173,935,172,937)
LIG(172,933,173,935)
LIG(169,929,172,933)
LIG(164,926,169,929)
LIG(169,941,164,944)
LIG(164,944,153,945)
LIG(153,925,164,926)
LIG(145,930,153,930)
VLG    and and2(out,a,b);
FSYM
SYM  #inv
BB(180,870,215,890)
TITLE 195 880  #~
MODEL 101
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(180,880,0.000,0.000)in
PIN(215,880,0.030,0.070)out
LIG(180,880,190,880)
LIG(190,870,190,890)
LIG(190,870,205,880)
LIG(190,890,205,880)
LIG(207,880,207,880)
LIG(209,880,215,880)
VLG    not not1(out,in);
FSYM
SYM  #and2
BB(145,870,180,890)
TITLE 157 881  #&
MODEL 402
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(145,885,0.000,0.000)b
PIN(145,875,0.000,0.000)a
PIN(180,880,0.090,0.070)s
LIG(145,885,153,885)
LIG(153,870,153,890)
LIG(173,880,180,880)
LIG(172,882,169,886)
LIG(173,880,172,882)
LIG(172,878,173,880)
LIG(169,874,172,878)
LIG(164,871,169,874)
LIG(169,886,164,889)
LIG(164,889,153,890)
LIG(153,870,164,871)
LIG(145,875,153,875)
VLG    and and2(out,a,b);
FSYM
SYM  #inv
BB(115,810,135,845)
TITLE 125 825  #~
MODEL 101
PROP                                                                                                                                    
REC(950,675,0,0, )
VIS 0
PIN(125,810,0.000,0.000)in
PIN(125,845,0.030,0.070)out
LIG(125,810,125,820)
LIG(135,820,115,820)
LIG(135,820,125,835)
LIG(115,820,125,835)
LIG(125,837,125,837)
LIG(125,839,125,845)
VLG    not not1(out,in);
FSYM
SYM  #inv
BB(75,810,95,845)
TITLE 85 825  #~
MODEL 101
PROP                                                                                                                                    
REC(910,735,0,0, )
VIS 0
PIN(85,810,0.000,0.000)in
PIN(85,845,0.030,0.070)out
LIG(85,810,85,820)
LIG(95,820,75,820)
LIG(95,820,85,835)
LIG(75,820,85,835)
LIG(85,837,85,837)
LIG(85,839,85,845)
VLG    not not1(out,in);
FSYM
SYM  #inv
BB(30,810,50,845)
TITLE 40 825  #~
MODEL 101
PROP                                                                                                                                    
REC(875,790,0,0, )
VIS 0
PIN(40,810,0.000,0.000)in
PIN(40,845,0.030,0.140)out
LIG(40,810,40,820)
LIG(50,820,30,820)
LIG(50,820,40,835)
LIG(30,820,40,835)
LIG(40,837,40,837)
LIG(40,839,40,845)
VLG    not not1(out,in);
FSYM
SYM  #button11
BB(106,801,114,810)
TITLE 110 805  #button
MODEL 59
PROP                                                                                                                                    
REC(107,802,6,6,r)
VIS 1
PIN(110,810,0.000,0.000)c
LIG(110,809,110,810)
LIG(106,801,114,801)
LIG(106,809,106,801)
LIG(114,809,106,809)
LIG(114,801,114,809)
LIG(107,802,113,802)
LIG(107,808,107,802)
LIG(113,808,107,808)
LIG(113,802,113,808)
FSYM
SYM  #button10
BB(66,801,74,810)
TITLE 70 805  #button
MODEL 59
PROP                                                                                                                                    
REC(67,802,6,6,r)
VIS 1
PIN(70,810,0.000,0.000)b
LIG(70,809,70,810)
LIG(66,801,74,801)
LIG(66,809,66,801)
LIG(74,809,66,809)
LIG(74,801,74,809)
LIG(67,802,73,802)
LIG(67,808,67,802)
LIG(73,808,67,808)
LIG(73,802,73,808)
FSYM
SYM  #button9
BB(21,801,29,810)
TITLE 25 805  #button
MODEL 59
PROP                                                                                                                                    
REC(22,802,6,6,r)
VIS 1
PIN(25,810,0.000,0.000)a
LIG(25,809,25,810)
LIG(21,801,29,801)
LIG(21,809,21,801)
LIG(29,809,21,809)
LIG(29,801,29,809)
LIG(22,802,28,802)
LIG(22,808,22,802)
LIG(28,808,22,808)
LIG(28,802,28,808)
FSYM
SYM  #inv
BB(170,845,205,865)
TITLE 185 855  #~
MODEL 101
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(170,855,0.000,0.000)in
PIN(205,855,0.030,0.070)out
LIG(170,855,180,855)
LIG(180,845,180,865)
LIG(180,845,195,855)
LIG(180,865,195,855)
LIG(197,855,197,855)
LIG(199,855,205,855)
VLG  not not1(out,in);
FSYM
SYM  #Peres
BB(310,810,350,850)
TITLE 320 808  #Peres_Block
MODEL 6000
PROP                                                                                                                                   
REC(315,815,30,30,r)
VIS 5
PIN(310,840,0.000,0.000)c
PIN(310,830,0.000,0.000)b
PIN(310,820,0.000,0.000)a
PIN(350,830,0.060,0.140)Q
PIN(350,840,0.060,0.140)R
PIN(350,820,0.060,0.140)P
LIG(310,840,315,840)
LIG(310,830,315,830)
LIG(310,820,315,820)
LIG(345,830,350,830)
LIG(345,840,350,840)
LIG(345,820,350,820)
LIG(315,815,315,845)
LIG(315,815,345,815)
LIG(345,815,345,845)
LIG(345,845,315,845)
VLG  module Peres Gate( c,b,a,Q,R,P);
VLG   input c,b,a;
VLG   output Q,R,P;
VLG   or #(16) or(Q,w2,w3);
VLG   and #(16) and(w3,w4,a);
VLG   and #(16) and(w2,b,w7);
VLG   or #(16) or(R,w10,w11);
VLG   and #(16) and(w11,w12,w13);
VLG   and #(16) and(w10,c,w15);
VLG   and #(16) and(w13,b,a);
VLG   not #(10) inv(w15,w16);
VLG   and #(16) and(w16,b,a);
VLG   not #(10) inv(w12,c);
VLG   not #(10) inv(w4,b);
VLG   not #(17) inv(w7,a);
VLG   not #(10) inv(P,w7);
VLG  endmodule
FSYM
SYM  #button12
BB(301,816,310,824)
TITLE 305 820  #button
MODEL 59
PROP                                                                                                                                   
REC(302,817,6,6,r)
VIS 1
PIN(310,820,0.000,0.000)in12
LIG(309,820,310,820)
LIG(301,824,301,816)
LIG(309,824,301,824)
LIG(309,816,309,824)
LIG(301,816,309,816)
LIG(302,823,302,817)
LIG(308,823,302,823)
LIG(308,817,308,823)
LIG(302,817,308,817)
FSYM
SYM  #button13
BB(301,826,310,834)
TITLE 305 830  #button
MODEL 59
PROP                                                                                                                                   
REC(302,827,6,6,r)
VIS 1
PIN(310,830,0.000,0.000)in13
LIG(309,830,310,830)
LIG(301,834,301,826)
LIG(309,834,301,834)
LIG(309,826,309,834)
LIG(301,826,309,826)
LIG(302,833,302,827)
LIG(308,833,302,833)
LIG(308,827,308,833)
LIG(302,827,308,827)
FSYM
SYM  #button14
BB(301,836,310,844)
TITLE 305 840  #button
MODEL 59
PROP                                                                                                                                   
REC(302,837,6,6,r)
VIS 1
PIN(310,840,0.000,0.000)in14
LIG(309,840,310,840)
LIG(301,844,301,836)
LIG(309,844,301,844)
LIG(309,836,309,844)
LIG(301,836,309,836)
LIG(302,843,302,837)
LIG(308,843,302,843)
LIG(308,837,308,843)
LIG(302,837,308,837)
FSYM
SYM  #light12
BB(353,805,359,819)
TITLE 355 819  #light
MODEL 49
PROP                                                                                                                                   
REC(354,806,4,4,r)
VIS 1
PIN(355,820,0.000,0.000)out12
LIG(358,811,358,806)
LIG(358,806,357,805)
LIG(354,806,354,811)
LIG(357,816,357,813)
LIG(356,816,359,816)
LIG(356,818,358,816)
LIG(357,818,359,816)
LIG(353,813,359,813)
LIG(355,813,355,820)
LIG(353,811,353,813)
LIG(359,811,353,811)
LIG(359,813,359,811)
LIG(355,805,354,806)
LIG(357,805,355,805)
FSYM
SYM  #light13
BB(363,815,369,829)
TITLE 365 829  #light
MODEL 49
PROP                                                                                                                                   
REC(364,816,4,4,r)
VIS 1
PIN(365,830,0.000,0.000)out13
LIG(368,821,368,816)
LIG(368,816,367,815)
LIG(364,816,364,821)
LIG(367,826,367,823)
LIG(366,826,369,826)
LIG(366,828,368,826)
LIG(367,828,369,826)
LIG(363,823,369,823)
LIG(365,823,365,830)
LIG(363,821,363,823)
LIG(369,821,363,821)
LIG(369,823,369,821)
LIG(365,815,364,816)
LIG(367,815,365,815)
FSYM
SYM  #light14
BB(373,825,379,839)
TITLE 375 839  #light
MODEL 49
PROP                                                                                                                                   
REC(374,826,4,4,r)
VIS 1
PIN(375,840,0.000,0.000)out14
LIG(378,831,378,826)
LIG(378,826,377,825)
LIG(374,826,374,831)
LIG(377,836,377,833)
LIG(376,836,379,836)
LIG(376,838,378,836)
LIG(377,838,379,836)
LIG(373,833,379,833)
LIG(375,833,375,840)
LIG(373,831,373,833)
LIG(379,831,373,831)
LIG(379,833,379,831)
LIG(375,825,374,826)
LIG(377,825,375,825)
FSYM
SYM  #light19
BB(178,605,184,619)
TITLE 180 619  #light
MODEL 49
PROP                                                                                                                                   
REC(179,606,4,4,r)
VIS 1
PIN(180,620,0.000,0.000)out19
LIG(183,611,183,606)
LIG(183,606,182,605)
LIG(179,606,179,611)
LIG(182,616,182,613)
LIG(181,616,184,616)
LIG(181,618,183,616)
LIG(182,618,184,616)
LIG(178,613,184,613)
LIG(180,613,180,620)
LIG(178,611,178,613)
LIG(184,611,178,611)
LIG(184,613,184,611)
LIG(180,605,179,606)
LIG(182,605,180,605)
FSYM
SYM  #Reversible
BB(110,650,150,690)
TITLE 120 648  #Fredkin_Block
MODEL 6000
PROP                                                                                                                                   
REC(115,655,30,30,r)
VIS 5
PIN(110,680,0.000,0.000)C
PIN(110,660,0.000,0.000)A
PIN(110,670,0.000,0.000)B
PIN(150,680,0.060,0.070)R
PIN(150,670,0.060,0.070)Q
PIN(150,660,0.060,0.070)P
LIG(110,680,115,680)
LIG(110,660,115,660)
LIG(110,670,115,670)
LIG(145,680,150,680)
LIG(145,670,150,670)
LIG(145,660,150,660)
LIG(115,655,115,685)
LIG(115,655,145,655)
LIG(145,655,145,685)
LIG(145,685,115,685)
VLG  module Reversible Gate( C,A,B,R,Q,P);
VLG   input C,A,B;
VLG   output R,Q,P;
VLG   and #(16) and(w5,w2,w3,C);
VLG   not #(10) inv(w2,w6);
VLG   and #(16) and(w6,B,A);
VLG   or #(16) or(Q,w10,w11);
VLG   and #(16) and(w11,w3,B,w12);
VLG   not #(10) inv(w12,w13);
VLG   and #(16) and(w13,C,A);
VLG   and #(16) and(w10,w15,A,C);
VLG   and #(16) and(w16,B,w3);
VLG   not #(10) inv(w15,w16);
VLG   not #(38) inv(w3,A);
VLG   not #(10) inv(w18,w17);
VLG   or #(16) or(R,w5,w19);
VLG   and #(16) and(w19,A,B,w18);
VLG   and #(16) and(w17,C,w3);
VLG   not #(10) inv(P,w3);
VLG  endmodule
FSYM
SYM  #Toffoli
BB(110,590,150,630)
TITLE 120 588  #Toffoli_Block
MODEL 6000
PROP                                                                                                                                   
REC(115,595,30,30,r)
VIS 5
PIN(110,600,0.000,0.000)A
PIN(110,610,0.000,0.000)B
PIN(110,620,0.000,0.000)C
PIN(150,620,0.060,0.140)R
PIN(150,600,0.060,0.140)P
PIN(150,610,0.060,0.140)Q
LIG(110,600,115,600)
LIG(110,610,115,610)
LIG(110,620,115,620)
LIG(145,620,150,620)
LIG(145,600,150,600)
LIG(145,610,150,610)
LIG(115,595,115,625)
LIG(115,595,145,595)
LIG(145,595,145,625)
LIG(145,625,115,625)
VLG  module Toffoli( A,B,C,R,P,Q);
VLG   input A,B,C;
VLG   output R,P,Q;
VLG   or #(16) or(R,w2,w3);
VLG   not #(10) inv(w5,C);
VLG   and #(16) and(w3,w5,w6);
VLG   and #(16) and(w6,B,A);
VLG   and #(16) and(w2,w9,C);
VLG   and #(16) and(w10,B,A);
VLG   not #(10) inv(w9,w10);
VLG   not #(10) inv(Q,w13);
VLG   not #(10) inv(w13,B);
VLG   not #(10) inv(P,w14);
VLG   not #(10) inv(w14,A);
VLG  endmodule
FSYM
SYM  #light18
BB(168,595,174,609)
TITLE 170 609  #light
MODEL 49
PROP                                                                                                                                   
REC(169,596,4,4,r)
VIS 1
PIN(170,610,0.000,0.000)out18
LIG(173,601,173,596)
LIG(173,596,172,595)
LIG(169,596,169,601)
LIG(172,606,172,603)
LIG(171,606,174,606)
LIG(171,608,173,606)
LIG(172,608,174,606)
LIG(168,603,174,603)
LIG(170,603,170,610)
LIG(168,601,168,603)
LIG(174,601,168,601)
LIG(174,603,174,601)
LIG(170,595,169,596)
LIG(172,595,170,595)
FSYM
SYM  #light17
BB(158,585,164,599)
TITLE 160 599  #light
MODEL 49
PROP                                                                                                                                   
REC(159,586,4,4,r)
VIS 1
PIN(160,600,0.000,0.000)out17
LIG(163,591,163,586)
LIG(163,586,162,585)
LIG(159,586,159,591)
LIG(162,596,162,593)
LIG(161,596,164,596)
LIG(161,598,163,596)
LIG(162,598,164,596)
LIG(158,593,164,593)
LIG(160,593,160,600)
LIG(158,591,158,593)
LIG(164,591,158,591)
LIG(164,593,164,591)
LIG(160,585,159,586)
LIG(162,585,160,585)
FSYM
SYM  #button19
BB(101,616,110,624)
TITLE 105 620  #button
MODEL 59
PROP                                                                                                                                   
REC(102,617,6,6,r)
VIS 1
PIN(110,620,0.000,0.000)in19
LIG(109,620,110,620)
LIG(101,624,101,616)
LIG(109,624,101,624)
LIG(109,616,109,624)
LIG(101,616,109,616)
LIG(102,623,102,617)
LIG(108,623,102,623)
LIG(108,617,108,623)
LIG(102,617,108,617)
FSYM
SYM  #button18
BB(101,606,110,614)
TITLE 105 610  #button
MODEL 59
PROP                                                                                                                                   
REC(102,607,6,6,r)
VIS 1
PIN(110,610,0.000,0.000)in18
LIG(109,610,110,610)
LIG(101,614,101,606)
LIG(109,614,101,614)
LIG(109,606,109,614)
LIG(101,606,109,606)
LIG(102,613,102,607)
LIG(108,613,102,613)
LIG(108,607,108,613)
LIG(102,607,108,607)
FSYM
SYM  #button17
BB(101,596,110,604)
TITLE 105 600  #button
MODEL 59
PROP                                                                                                                                   
REC(102,597,6,6,r)
VIS 1
PIN(110,600,0.000,0.000)in17
LIG(109,600,110,600)
LIG(101,604,101,596)
LIG(109,604,101,604)
LIG(109,596,109,604)
LIG(101,596,109,596)
LIG(102,603,102,597)
LIG(108,603,102,603)
LIG(108,597,108,603)
LIG(102,597,108,597)
FSYM
CNC(85 1035)
CNC(25 1025)
CNC(70 1005)
CNC(40 995)
CNC(125 950)
CNC(70 940)
CNC(70 940)
CNC(25 930)
CNC(110 895)
CNC(70 885)
CNC(25 875)
CNC(40 855)
LIG(70,1005,70,1070)
LIG(150,1005,70,1005)
LIG(40,995,40,1070)
LIG(150,995,40,995)
LIG(185,1000,185,1010)
LIG(185,1020,185,1030)
LIG(150,1025,25,1025)
LIG(25,1025,25,1070)
LIG(150,1035,85,1035)
LIG(85,1035,85,1070)
LIG(250,925,250,945)
LIG(215,945,250,945)
LIG(125,950,125,1070)
LIG(180,950,125,950)
LIG(180,935,180,940)
LIG(250,915,250,890)
LIG(70,940,70,1005)
LIG(70,940,145,940)
LIG(25,930,25,1025)
LIG(145,930,25,930)
LIG(110,895,110,1070)
LIG(215,895,110,895)
LIG(215,880,215,885)
LIG(70,885,70,940)
LIG(145,885,70,885)
LIG(25,875,25,930)
LIG(145,875,25,875)
LIG(25,810,25,875)
LIG(40,855,40,995)
LIG(125,845,125,950)
LIG(85,845,85,1035)
LIG(40,845,40,855)
LIG(110,810,125,810)
LIG(70,810,85,810)
LIG(25,810,40,810)
LIG(110,810,110,895)
LIG(70,810,70,885)
LIG(170,855,40,855)
LIG(350,820,355,820)
LIG(350,830,365,830)
LIG(375,840,350,840)
LIG(150,620,180,620)
LIG(150,610,170,610)
LIG(150,600,160,600)
FFIG H:\B.Sc in CSE\9th Semester\CSE-341 & 342 VLSI\Peres Gate.sch
