-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Wed Apr 10 16:51:41 2024
-- Host        : G-P-SHAHAMZ-LW running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top system_rx_0 -prefix
--               system_rx_0_ system_rx_0_sim_netlist.vhdl
-- Design      : system_rx_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045ffg900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_align_mux is
  port (
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in_data_d1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \in_dly_reg[1]\ : in STD_LOGIC;
    \in_dly_reg[0]\ : in STD_LOGIC;
    \in_dly_reg[0]_0\ : in STD_LOGIC;
    \in_data_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_charisk_d1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC
  );
end system_rx_0_align_mux;

architecture STRUCTURE of system_rx_0_align_mux is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal charisk : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^in_data_d1_reg[31]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \in_data_d1_reg[31]_0\(7 downto 0) <= \^in_data_d1_reg[31]_0\(7 downto 0);
\in_charisk_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(0),
      Q => charisk(0),
      R => '0'
    );
\in_charisk_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(1),
      Q => charisk(1),
      R => '0'
    );
\in_charisk_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(2),
      Q => \^q\(0),
      R => '0'
    );
\in_charisk_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(3),
      Q => \^q\(1),
      R => '0'
    );
\in_data_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(0),
      Q => data(0),
      R => '0'
    );
\in_data_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(10),
      Q => data(10),
      R => '0'
    );
\in_data_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(11),
      Q => data(11),
      R => '0'
    );
\in_data_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(12),
      Q => data(12),
      R => '0'
    );
\in_data_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(13),
      Q => data(13),
      R => '0'
    );
\in_data_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(14),
      Q => data(14),
      R => '0'
    );
\in_data_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(15),
      Q => data(15),
      R => '0'
    );
\in_data_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(16),
      Q => data(16),
      R => '0'
    );
\in_data_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(17),
      Q => data(17),
      R => '0'
    );
\in_data_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(18),
      Q => data(18),
      R => '0'
    );
\in_data_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(19),
      Q => data(19),
      R => '0'
    );
\in_data_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(1),
      Q => data(1),
      R => '0'
    );
\in_data_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(20),
      Q => data(20),
      R => '0'
    );
\in_data_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(21),
      Q => data(21),
      R => '0'
    );
\in_data_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(22),
      Q => data(22),
      R => '0'
    );
\in_data_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(23),
      Q => data(23),
      R => '0'
    );
\in_data_d1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(24),
      Q => \^in_data_d1_reg[31]_0\(0),
      R => '0'
    );
\in_data_d1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(25),
      Q => \^in_data_d1_reg[31]_0\(1),
      R => '0'
    );
\in_data_d1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(26),
      Q => \^in_data_d1_reg[31]_0\(2),
      R => '0'
    );
\in_data_d1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(27),
      Q => \^in_data_d1_reg[31]_0\(3),
      R => '0'
    );
\in_data_d1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(28),
      Q => \^in_data_d1_reg[31]_0\(4),
      R => '0'
    );
\in_data_d1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(29),
      Q => \^in_data_d1_reg[31]_0\(5),
      R => '0'
    );
\in_data_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(2),
      Q => data(2),
      R => '0'
    );
\in_data_d1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(30),
      Q => \^in_data_d1_reg[31]_0\(6),
      R => '0'
    );
\in_data_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(31),
      Q => \^in_data_d1_reg[31]_0\(7),
      R => '0'
    );
\in_data_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(3),
      Q => data(3),
      R => '0'
    );
\in_data_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(4),
      Q => data(4),
      R => '0'
    );
\in_data_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(5),
      Q => data(5),
      R => '0'
    );
\in_data_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(6),
      Q => data(6),
      R => '0'
    );
\in_data_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(7),
      Q => data(7),
      R => '0'
    );
\in_data_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(8),
      Q => data(8),
      R => '0'
    );
\in_data_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(9),
      Q => data(9),
      R => '0'
    );
\in_dly[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => charisk(0),
      I1 => charisk(1),
      I2 => \^q\(1),
      I3 => \in_dly_reg[0]\,
      I4 => \in_dly_reg[0]_0\,
      I5 => \^q\(0),
      O => D(0)
    );
\in_dly[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(22),
      I1 => \^in_data_d1_reg[31]_0\(6),
      I2 => data(6),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(14),
      O => D(8)
    );
\in_dly[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(23),
      I1 => \^in_data_d1_reg[31]_0\(7),
      I2 => data(7),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(15),
      O => D(9)
    );
\in_dly[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(0),
      I1 => \in_data_d1_reg[31]_1\(0),
      I2 => data(8),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(16),
      O => D(10)
    );
\in_dly[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(1),
      I1 => \in_data_d1_reg[31]_1\(1),
      I2 => data(9),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(17),
      O => D(11)
    );
\in_dly[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(2),
      I1 => \in_data_d1_reg[31]_1\(2),
      I2 => data(10),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(18),
      O => D(12)
    );
\in_dly[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(3),
      I1 => \in_data_d1_reg[31]_1\(3),
      I2 => data(11),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(19),
      O => D(13)
    );
\in_dly[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(4),
      I1 => \in_data_d1_reg[31]_1\(4),
      I2 => data(12),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(20),
      O => D(14)
    );
\in_dly[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(5),
      I1 => \in_data_d1_reg[31]_1\(5),
      I2 => data(13),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(21),
      O => D(15)
    );
\in_dly[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(6),
      I1 => \in_data_d1_reg[31]_1\(6),
      I2 => data(14),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(22),
      O => D(16)
    );
\in_dly[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(7),
      I1 => \in_data_d1_reg[31]_1\(7),
      I2 => data(15),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(23),
      O => D(17)
    );
\in_dly[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \in_dly_reg[1]\,
      I1 => \in_dly_reg[0]\,
      I2 => \^q\(1),
      I3 => \in_dly_reg[0]_0\,
      I4 => charisk(1),
      O => D(1)
    );
\in_dly[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(0),
      I1 => \in_data_d1_reg[31]_1\(8),
      I2 => data(16),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(0),
      O => D(18)
    );
\in_dly[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(1),
      I1 => \in_data_d1_reg[31]_1\(9),
      I2 => data(17),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(1),
      O => D(19)
    );
\in_dly[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(2),
      I1 => \in_data_d1_reg[31]_1\(10),
      I2 => data(18),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(2),
      O => D(20)
    );
\in_dly[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(3),
      I1 => \in_data_d1_reg[31]_1\(11),
      I2 => data(19),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(3),
      O => D(21)
    );
\in_dly[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(4),
      I1 => \in_data_d1_reg[31]_1\(12),
      I2 => data(20),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(4),
      O => D(22)
    );
\in_dly[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(5),
      I1 => \in_data_d1_reg[31]_1\(13),
      I2 => data(21),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(5),
      O => D(23)
    );
\in_dly[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(6),
      I1 => \in_data_d1_reg[31]_1\(14),
      I2 => data(22),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(6),
      O => D(24)
    );
\in_dly[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(7),
      I1 => \in_data_d1_reg[31]_1\(15),
      I2 => data(23),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(7),
      O => D(25)
    );
\in_dly[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(16),
      I1 => \^in_data_d1_reg[31]_0\(0),
      I2 => data(0),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(8),
      O => D(2)
    );
\in_dly[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(17),
      I1 => \^in_data_d1_reg[31]_0\(1),
      I2 => data(1),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(9),
      O => D(3)
    );
\in_dly[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(18),
      I1 => \^in_data_d1_reg[31]_0\(2),
      I2 => data(2),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(10),
      O => D(4)
    );
\in_dly[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(19),
      I1 => \^in_data_d1_reg[31]_0\(3),
      I2 => data(3),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(11),
      O => D(5)
    );
\in_dly[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(20),
      I1 => \^in_data_d1_reg[31]_0\(4),
      I2 => data(4),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(12),
      O => D(6)
    );
\in_dly[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(21),
      I1 => \^in_data_d1_reg[31]_0\(5),
      I2 => data(5),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(13),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_align_mux_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in_data_d1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \in_dly_reg[1]\ : in STD_LOGIC;
    \in_dly_reg[0]\ : in STD_LOGIC;
    \in_dly_reg[0]_0\ : in STD_LOGIC;
    \in_data_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_charisk_d1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_align_mux_13 : entity is "align_mux";
end system_rx_0_align_mux_13;

architecture STRUCTURE of system_rx_0_align_mux_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal charisk : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^in_data_d1_reg[31]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \in_data_d1_reg[31]_0\(7 downto 0) <= \^in_data_d1_reg[31]_0\(7 downto 0);
\in_charisk_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(0),
      Q => charisk(0),
      R => '0'
    );
\in_charisk_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(1),
      Q => charisk(1),
      R => '0'
    );
\in_charisk_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(2),
      Q => \^q\(0),
      R => '0'
    );
\in_charisk_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(3),
      Q => \^q\(1),
      R => '0'
    );
\in_data_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(0),
      Q => data(0),
      R => '0'
    );
\in_data_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(10),
      Q => data(10),
      R => '0'
    );
\in_data_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(11),
      Q => data(11),
      R => '0'
    );
\in_data_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(12),
      Q => data(12),
      R => '0'
    );
\in_data_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(13),
      Q => data(13),
      R => '0'
    );
\in_data_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(14),
      Q => data(14),
      R => '0'
    );
\in_data_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(15),
      Q => data(15),
      R => '0'
    );
\in_data_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(16),
      Q => data(16),
      R => '0'
    );
\in_data_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(17),
      Q => data(17),
      R => '0'
    );
\in_data_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(18),
      Q => data(18),
      R => '0'
    );
\in_data_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(19),
      Q => data(19),
      R => '0'
    );
\in_data_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(1),
      Q => data(1),
      R => '0'
    );
\in_data_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(20),
      Q => data(20),
      R => '0'
    );
\in_data_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(21),
      Q => data(21),
      R => '0'
    );
\in_data_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(22),
      Q => data(22),
      R => '0'
    );
\in_data_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(23),
      Q => data(23),
      R => '0'
    );
\in_data_d1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(24),
      Q => \^in_data_d1_reg[31]_0\(0),
      R => '0'
    );
\in_data_d1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(25),
      Q => \^in_data_d1_reg[31]_0\(1),
      R => '0'
    );
\in_data_d1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(26),
      Q => \^in_data_d1_reg[31]_0\(2),
      R => '0'
    );
\in_data_d1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(27),
      Q => \^in_data_d1_reg[31]_0\(3),
      R => '0'
    );
\in_data_d1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(28),
      Q => \^in_data_d1_reg[31]_0\(4),
      R => '0'
    );
\in_data_d1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(29),
      Q => \^in_data_d1_reg[31]_0\(5),
      R => '0'
    );
\in_data_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(2),
      Q => data(2),
      R => '0'
    );
\in_data_d1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(30),
      Q => \^in_data_d1_reg[31]_0\(6),
      R => '0'
    );
\in_data_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(31),
      Q => \^in_data_d1_reg[31]_0\(7),
      R => '0'
    );
\in_data_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(3),
      Q => data(3),
      R => '0'
    );
\in_data_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(4),
      Q => data(4),
      R => '0'
    );
\in_data_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(5),
      Q => data(5),
      R => '0'
    );
\in_data_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(6),
      Q => data(6),
      R => '0'
    );
\in_data_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(7),
      Q => data(7),
      R => '0'
    );
\in_data_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(8),
      Q => data(8),
      R => '0'
    );
\in_data_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(9),
      Q => data(9),
      R => '0'
    );
\in_dly[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => charisk(0),
      I1 => charisk(1),
      I2 => \^q\(1),
      I3 => \in_dly_reg[0]\,
      I4 => \in_dly_reg[0]_0\,
      I5 => \^q\(0),
      O => D(0)
    );
\in_dly[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(22),
      I1 => \^in_data_d1_reg[31]_0\(6),
      I2 => data(6),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(14),
      O => D(8)
    );
\in_dly[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(23),
      I1 => \^in_data_d1_reg[31]_0\(7),
      I2 => data(7),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(15),
      O => D(9)
    );
\in_dly[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(0),
      I1 => \in_data_d1_reg[31]_1\(0),
      I2 => data(8),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(16),
      O => D(10)
    );
\in_dly[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(1),
      I1 => \in_data_d1_reg[31]_1\(1),
      I2 => data(9),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(17),
      O => D(11)
    );
\in_dly[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(2),
      I1 => \in_data_d1_reg[31]_1\(2),
      I2 => data(10),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(18),
      O => D(12)
    );
\in_dly[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(3),
      I1 => \in_data_d1_reg[31]_1\(3),
      I2 => data(11),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(19),
      O => D(13)
    );
\in_dly[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(4),
      I1 => \in_data_d1_reg[31]_1\(4),
      I2 => data(12),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(20),
      O => D(14)
    );
\in_dly[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(5),
      I1 => \in_data_d1_reg[31]_1\(5),
      I2 => data(13),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(21),
      O => D(15)
    );
\in_dly[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(6),
      I1 => \in_data_d1_reg[31]_1\(6),
      I2 => data(14),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(22),
      O => D(16)
    );
\in_dly[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(7),
      I1 => \in_data_d1_reg[31]_1\(7),
      I2 => data(15),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(23),
      O => D(17)
    );
\in_dly[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \in_dly_reg[1]\,
      I1 => \in_dly_reg[0]\,
      I2 => \^q\(1),
      I3 => \in_dly_reg[0]_0\,
      I4 => charisk(1),
      O => D(1)
    );
\in_dly[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(0),
      I1 => \in_data_d1_reg[31]_1\(8),
      I2 => data(16),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(0),
      O => D(18)
    );
\in_dly[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(1),
      I1 => \in_data_d1_reg[31]_1\(9),
      I2 => data(17),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(1),
      O => D(19)
    );
\in_dly[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(2),
      I1 => \in_data_d1_reg[31]_1\(10),
      I2 => data(18),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(2),
      O => D(20)
    );
\in_dly[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(3),
      I1 => \in_data_d1_reg[31]_1\(11),
      I2 => data(19),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(3),
      O => D(21)
    );
\in_dly[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(4),
      I1 => \in_data_d1_reg[31]_1\(12),
      I2 => data(20),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(4),
      O => D(22)
    );
\in_dly[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(5),
      I1 => \in_data_d1_reg[31]_1\(13),
      I2 => data(21),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(5),
      O => D(23)
    );
\in_dly[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(6),
      I1 => \in_data_d1_reg[31]_1\(14),
      I2 => data(22),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(6),
      O => D(24)
    );
\in_dly[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(7),
      I1 => \in_data_d1_reg[31]_1\(15),
      I2 => data(23),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(7),
      O => D(25)
    );
\in_dly[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(16),
      I1 => \^in_data_d1_reg[31]_0\(0),
      I2 => data(0),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(8),
      O => D(2)
    );
\in_dly[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(17),
      I1 => \^in_data_d1_reg[31]_0\(1),
      I2 => data(1),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(9),
      O => D(3)
    );
\in_dly[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(18),
      I1 => \^in_data_d1_reg[31]_0\(2),
      I2 => data(2),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(10),
      O => D(4)
    );
\in_dly[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(19),
      I1 => \^in_data_d1_reg[31]_0\(3),
      I2 => data(3),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(11),
      O => D(5)
    );
\in_dly[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(20),
      I1 => \^in_data_d1_reg[31]_0\(4),
      I2 => data(4),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(12),
      O => D(6)
    );
\in_dly[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(21),
      I1 => \^in_data_d1_reg[31]_0\(5),
      I2 => data(5),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(13),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_align_mux_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in_data_d1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \in_dly_reg[1]\ : in STD_LOGIC;
    \in_dly_reg[0]\ : in STD_LOGIC;
    \in_dly_reg[0]_0\ : in STD_LOGIC;
    \in_data_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_charisk_d1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_align_mux_21 : entity is "align_mux";
end system_rx_0_align_mux_21;

architecture STRUCTURE of system_rx_0_align_mux_21 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal charisk : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^in_data_d1_reg[31]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \in_data_d1_reg[31]_0\(7 downto 0) <= \^in_data_d1_reg[31]_0\(7 downto 0);
\in_charisk_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(0),
      Q => charisk(0),
      R => '0'
    );
\in_charisk_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(1),
      Q => charisk(1),
      R => '0'
    );
\in_charisk_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(2),
      Q => \^q\(0),
      R => '0'
    );
\in_charisk_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(3),
      Q => \^q\(1),
      R => '0'
    );
\in_data_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(0),
      Q => data(0),
      R => '0'
    );
\in_data_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(10),
      Q => data(10),
      R => '0'
    );
\in_data_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(11),
      Q => data(11),
      R => '0'
    );
\in_data_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(12),
      Q => data(12),
      R => '0'
    );
\in_data_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(13),
      Q => data(13),
      R => '0'
    );
\in_data_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(14),
      Q => data(14),
      R => '0'
    );
\in_data_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(15),
      Q => data(15),
      R => '0'
    );
\in_data_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(16),
      Q => data(16),
      R => '0'
    );
\in_data_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(17),
      Q => data(17),
      R => '0'
    );
\in_data_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(18),
      Q => data(18),
      R => '0'
    );
\in_data_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(19),
      Q => data(19),
      R => '0'
    );
\in_data_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(1),
      Q => data(1),
      R => '0'
    );
\in_data_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(20),
      Q => data(20),
      R => '0'
    );
\in_data_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(21),
      Q => data(21),
      R => '0'
    );
\in_data_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(22),
      Q => data(22),
      R => '0'
    );
\in_data_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(23),
      Q => data(23),
      R => '0'
    );
\in_data_d1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(24),
      Q => \^in_data_d1_reg[31]_0\(0),
      R => '0'
    );
\in_data_d1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(25),
      Q => \^in_data_d1_reg[31]_0\(1),
      R => '0'
    );
\in_data_d1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(26),
      Q => \^in_data_d1_reg[31]_0\(2),
      R => '0'
    );
\in_data_d1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(27),
      Q => \^in_data_d1_reg[31]_0\(3),
      R => '0'
    );
\in_data_d1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(28),
      Q => \^in_data_d1_reg[31]_0\(4),
      R => '0'
    );
\in_data_d1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(29),
      Q => \^in_data_d1_reg[31]_0\(5),
      R => '0'
    );
\in_data_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(2),
      Q => data(2),
      R => '0'
    );
\in_data_d1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(30),
      Q => \^in_data_d1_reg[31]_0\(6),
      R => '0'
    );
\in_data_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(31),
      Q => \^in_data_d1_reg[31]_0\(7),
      R => '0'
    );
\in_data_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(3),
      Q => data(3),
      R => '0'
    );
\in_data_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(4),
      Q => data(4),
      R => '0'
    );
\in_data_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(5),
      Q => data(5),
      R => '0'
    );
\in_data_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(6),
      Q => data(6),
      R => '0'
    );
\in_data_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(7),
      Q => data(7),
      R => '0'
    );
\in_data_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(8),
      Q => data(8),
      R => '0'
    );
\in_data_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(9),
      Q => data(9),
      R => '0'
    );
\in_dly[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => charisk(0),
      I1 => charisk(1),
      I2 => \^q\(1),
      I3 => \in_dly_reg[0]\,
      I4 => \in_dly_reg[0]_0\,
      I5 => \^q\(0),
      O => D(0)
    );
\in_dly[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(22),
      I1 => \^in_data_d1_reg[31]_0\(6),
      I2 => data(6),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(14),
      O => D(8)
    );
\in_dly[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(23),
      I1 => \^in_data_d1_reg[31]_0\(7),
      I2 => data(7),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(15),
      O => D(9)
    );
\in_dly[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(0),
      I1 => \in_data_d1_reg[31]_1\(0),
      I2 => data(8),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(16),
      O => D(10)
    );
\in_dly[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(1),
      I1 => \in_data_d1_reg[31]_1\(1),
      I2 => data(9),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(17),
      O => D(11)
    );
\in_dly[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(2),
      I1 => \in_data_d1_reg[31]_1\(2),
      I2 => data(10),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(18),
      O => D(12)
    );
\in_dly[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(3),
      I1 => \in_data_d1_reg[31]_1\(3),
      I2 => data(11),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(19),
      O => D(13)
    );
\in_dly[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(4),
      I1 => \in_data_d1_reg[31]_1\(4),
      I2 => data(12),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(20),
      O => D(14)
    );
\in_dly[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(5),
      I1 => \in_data_d1_reg[31]_1\(5),
      I2 => data(13),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(21),
      O => D(15)
    );
\in_dly[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(6),
      I1 => \in_data_d1_reg[31]_1\(6),
      I2 => data(14),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(22),
      O => D(16)
    );
\in_dly[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(7),
      I1 => \in_data_d1_reg[31]_1\(7),
      I2 => data(15),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(23),
      O => D(17)
    );
\in_dly[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \in_dly_reg[1]\,
      I1 => \in_dly_reg[0]\,
      I2 => \^q\(1),
      I3 => \in_dly_reg[0]_0\,
      I4 => charisk(1),
      O => D(1)
    );
\in_dly[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(0),
      I1 => \in_data_d1_reg[31]_1\(8),
      I2 => data(16),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(0),
      O => D(18)
    );
\in_dly[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(1),
      I1 => \in_data_d1_reg[31]_1\(9),
      I2 => data(17),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(1),
      O => D(19)
    );
\in_dly[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(2),
      I1 => \in_data_d1_reg[31]_1\(10),
      I2 => data(18),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(2),
      O => D(20)
    );
\in_dly[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(3),
      I1 => \in_data_d1_reg[31]_1\(11),
      I2 => data(19),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(3),
      O => D(21)
    );
\in_dly[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(4),
      I1 => \in_data_d1_reg[31]_1\(12),
      I2 => data(20),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(4),
      O => D(22)
    );
\in_dly[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(5),
      I1 => \in_data_d1_reg[31]_1\(13),
      I2 => data(21),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(5),
      O => D(23)
    );
\in_dly[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(6),
      I1 => \in_data_d1_reg[31]_1\(14),
      I2 => data(22),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(6),
      O => D(24)
    );
\in_dly[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(7),
      I1 => \in_data_d1_reg[31]_1\(15),
      I2 => data(23),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(7),
      O => D(25)
    );
\in_dly[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(16),
      I1 => \^in_data_d1_reg[31]_0\(0),
      I2 => data(0),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(8),
      O => D(2)
    );
\in_dly[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(17),
      I1 => \^in_data_d1_reg[31]_0\(1),
      I2 => data(1),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(9),
      O => D(3)
    );
\in_dly[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(18),
      I1 => \^in_data_d1_reg[31]_0\(2),
      I2 => data(2),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(10),
      O => D(4)
    );
\in_dly[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(19),
      I1 => \^in_data_d1_reg[31]_0\(3),
      I2 => data(3),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(11),
      O => D(5)
    );
\in_dly[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(20),
      I1 => \^in_data_d1_reg[31]_0\(4),
      I2 => data(4),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(12),
      O => D(6)
    );
\in_dly[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(21),
      I1 => \^in_data_d1_reg[31]_0\(5),
      I2 => data(5),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(13),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_align_mux_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in_data_d1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \in_dly_reg[1]\ : in STD_LOGIC;
    \in_dly_reg[0]\ : in STD_LOGIC;
    \in_dly_reg[0]_0\ : in STD_LOGIC;
    \in_data_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_charisk_d1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_align_mux_5 : entity is "align_mux";
end system_rx_0_align_mux_5;

architecture STRUCTURE of system_rx_0_align_mux_5 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal charisk : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^in_data_d1_reg[31]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \in_data_d1_reg[31]_0\(7 downto 0) <= \^in_data_d1_reg[31]_0\(7 downto 0);
\in_charisk_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(0),
      Q => charisk(0),
      R => '0'
    );
\in_charisk_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(1),
      Q => charisk(1),
      R => '0'
    );
\in_charisk_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(2),
      Q => \^q\(0),
      R => '0'
    );
\in_charisk_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_charisk_d1_reg[3]_0\(3),
      Q => \^q\(1),
      R => '0'
    );
\in_data_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(0),
      Q => data(0),
      R => '0'
    );
\in_data_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(10),
      Q => data(10),
      R => '0'
    );
\in_data_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(11),
      Q => data(11),
      R => '0'
    );
\in_data_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(12),
      Q => data(12),
      R => '0'
    );
\in_data_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(13),
      Q => data(13),
      R => '0'
    );
\in_data_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(14),
      Q => data(14),
      R => '0'
    );
\in_data_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(15),
      Q => data(15),
      R => '0'
    );
\in_data_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(16),
      Q => data(16),
      R => '0'
    );
\in_data_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(17),
      Q => data(17),
      R => '0'
    );
\in_data_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(18),
      Q => data(18),
      R => '0'
    );
\in_data_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(19),
      Q => data(19),
      R => '0'
    );
\in_data_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(1),
      Q => data(1),
      R => '0'
    );
\in_data_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(20),
      Q => data(20),
      R => '0'
    );
\in_data_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(21),
      Q => data(21),
      R => '0'
    );
\in_data_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(22),
      Q => data(22),
      R => '0'
    );
\in_data_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(23),
      Q => data(23),
      R => '0'
    );
\in_data_d1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(24),
      Q => \^in_data_d1_reg[31]_0\(0),
      R => '0'
    );
\in_data_d1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(25),
      Q => \^in_data_d1_reg[31]_0\(1),
      R => '0'
    );
\in_data_d1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(26),
      Q => \^in_data_d1_reg[31]_0\(2),
      R => '0'
    );
\in_data_d1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(27),
      Q => \^in_data_d1_reg[31]_0\(3),
      R => '0'
    );
\in_data_d1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(28),
      Q => \^in_data_d1_reg[31]_0\(4),
      R => '0'
    );
\in_data_d1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(29),
      Q => \^in_data_d1_reg[31]_0\(5),
      R => '0'
    );
\in_data_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(2),
      Q => data(2),
      R => '0'
    );
\in_data_d1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(30),
      Q => \^in_data_d1_reg[31]_0\(6),
      R => '0'
    );
\in_data_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(31),
      Q => \^in_data_d1_reg[31]_0\(7),
      R => '0'
    );
\in_data_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(3),
      Q => data(3),
      R => '0'
    );
\in_data_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(4),
      Q => data(4),
      R => '0'
    );
\in_data_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(5),
      Q => data(5),
      R => '0'
    );
\in_data_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(6),
      Q => data(6),
      R => '0'
    );
\in_data_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(7),
      Q => data(7),
      R => '0'
    );
\in_data_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(8),
      Q => data(8),
      R => '0'
    );
\in_data_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in_data_d1_reg[31]_1\(9),
      Q => data(9),
      R => '0'
    );
\in_dly[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => charisk(0),
      I1 => charisk(1),
      I2 => \^q\(1),
      I3 => \in_dly_reg[0]\,
      I4 => \in_dly_reg[0]_0\,
      I5 => \^q\(0),
      O => D(0)
    );
\in_dly[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(22),
      I1 => \^in_data_d1_reg[31]_0\(6),
      I2 => data(6),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(14),
      O => D(8)
    );
\in_dly[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(23),
      I1 => \^in_data_d1_reg[31]_0\(7),
      I2 => data(7),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(15),
      O => D(9)
    );
\in_dly[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(0),
      I1 => \in_data_d1_reg[31]_1\(0),
      I2 => data(8),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(16),
      O => D(10)
    );
\in_dly[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(1),
      I1 => \in_data_d1_reg[31]_1\(1),
      I2 => data(9),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(17),
      O => D(11)
    );
\in_dly[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(2),
      I1 => \in_data_d1_reg[31]_1\(2),
      I2 => data(10),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(18),
      O => D(12)
    );
\in_dly[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(3),
      I1 => \in_data_d1_reg[31]_1\(3),
      I2 => data(11),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(19),
      O => D(13)
    );
\in_dly[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(4),
      I1 => \in_data_d1_reg[31]_1\(4),
      I2 => data(12),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(20),
      O => D(14)
    );
\in_dly[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(5),
      I1 => \in_data_d1_reg[31]_1\(5),
      I2 => data(13),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(21),
      O => D(15)
    );
\in_dly[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(6),
      I1 => \in_data_d1_reg[31]_1\(6),
      I2 => data(14),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(22),
      O => D(16)
    );
\in_dly[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_data_d1_reg[31]_0\(7),
      I1 => \in_data_d1_reg[31]_1\(7),
      I2 => data(15),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(23),
      O => D(17)
    );
\in_dly[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \in_dly_reg[1]\,
      I1 => \in_dly_reg[0]\,
      I2 => \^q\(1),
      I3 => \in_dly_reg[0]_0\,
      I4 => charisk(1),
      O => D(1)
    );
\in_dly[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(0),
      I1 => \in_data_d1_reg[31]_1\(8),
      I2 => data(16),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(0),
      O => D(18)
    );
\in_dly[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(1),
      I1 => \in_data_d1_reg[31]_1\(9),
      I2 => data(17),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(1),
      O => D(19)
    );
\in_dly[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(2),
      I1 => \in_data_d1_reg[31]_1\(10),
      I2 => data(18),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(2),
      O => D(20)
    );
\in_dly[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(3),
      I1 => \in_data_d1_reg[31]_1\(11),
      I2 => data(19),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(3),
      O => D(21)
    );
\in_dly[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(4),
      I1 => \in_data_d1_reg[31]_1\(12),
      I2 => data(20),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(4),
      O => D(22)
    );
\in_dly[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(5),
      I1 => \in_data_d1_reg[31]_1\(13),
      I2 => data(21),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(5),
      O => D(23)
    );
\in_dly[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(6),
      I1 => \in_data_d1_reg[31]_1\(14),
      I2 => data(22),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(6),
      O => D(24)
    );
\in_dly[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \in_data_d1_reg[31]_1\(7),
      I1 => \in_data_d1_reg[31]_1\(15),
      I2 => data(23),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => \^in_data_d1_reg[31]_0\(7),
      O => D(25)
    );
\in_dly[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(16),
      I1 => \^in_data_d1_reg[31]_0\(0),
      I2 => data(0),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(8),
      O => D(2)
    );
\in_dly[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(17),
      I1 => \^in_data_d1_reg[31]_0\(1),
      I2 => data(1),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(9),
      O => D(3)
    );
\in_dly[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(18),
      I1 => \^in_data_d1_reg[31]_0\(2),
      I2 => data(2),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(10),
      O => D(4)
    );
\in_dly[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(19),
      I1 => \^in_data_d1_reg[31]_0\(3),
      I2 => data(3),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(11),
      O => D(5)
    );
\in_dly[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(20),
      I1 => \^in_data_d1_reg[31]_0\(4),
      I2 => data(4),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(12),
      O => D(6)
    );
\in_dly[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data(21),
      I1 => \^in_data_d1_reg[31]_0\(5),
      I2 => data(5),
      I3 => \in_dly_reg[0]_0\,
      I4 => \in_dly_reg[0]\,
      I5 => data(13),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_elastic_buffer is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_rd_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    swizzle_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_rd_data_reg[30]_0\ : in STD_LOGIC;
    \mem_rd_data_reg[27]_0\ : in STD_LOGIC;
    \mem_rd_data_reg[27]_1\ : in STD_LOGIC;
    \mem_rd_data_reg[30]_1\ : in STD_LOGIC;
    \rd_addr_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    device_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_rx_0_elastic_buffer;

architecture STRUCTURE of system_rx_0_elastic_buffer is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mem_rd_data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal mem_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_0 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_1 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_2 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_0 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_1 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_2 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_0 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_1 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_2 : STD_LOGIC;
  signal mem_reg_0_63_30_31_n_0 : STD_LOGIC;
  signal mem_reg_0_63_30_31_n_1 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal mem_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal mem_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal mem_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal mem_reg_128_191_12_14_n_0 : STD_LOGIC;
  signal mem_reg_128_191_12_14_n_1 : STD_LOGIC;
  signal mem_reg_128_191_12_14_n_2 : STD_LOGIC;
  signal mem_reg_128_191_15_17_n_0 : STD_LOGIC;
  signal mem_reg_128_191_15_17_n_1 : STD_LOGIC;
  signal mem_reg_128_191_15_17_n_2 : STD_LOGIC;
  signal mem_reg_128_191_18_20_n_0 : STD_LOGIC;
  signal mem_reg_128_191_18_20_n_1 : STD_LOGIC;
  signal mem_reg_128_191_18_20_n_2 : STD_LOGIC;
  signal mem_reg_128_191_21_23_n_0 : STD_LOGIC;
  signal mem_reg_128_191_21_23_n_1 : STD_LOGIC;
  signal mem_reg_128_191_21_23_n_2 : STD_LOGIC;
  signal mem_reg_128_191_24_26_n_0 : STD_LOGIC;
  signal mem_reg_128_191_24_26_n_1 : STD_LOGIC;
  signal mem_reg_128_191_24_26_n_2 : STD_LOGIC;
  signal mem_reg_128_191_27_29_n_0 : STD_LOGIC;
  signal mem_reg_128_191_27_29_n_1 : STD_LOGIC;
  signal mem_reg_128_191_27_29_n_2 : STD_LOGIC;
  signal mem_reg_128_191_30_31_n_0 : STD_LOGIC;
  signal mem_reg_128_191_30_31_n_1 : STD_LOGIC;
  signal mem_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal mem_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal mem_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal mem_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal mem_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal mem_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal mem_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal mem_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal mem_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal mem_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal mem_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal mem_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal mem_reg_192_255_12_14_n_0 : STD_LOGIC;
  signal mem_reg_192_255_12_14_n_1 : STD_LOGIC;
  signal mem_reg_192_255_12_14_n_2 : STD_LOGIC;
  signal mem_reg_192_255_15_17_n_0 : STD_LOGIC;
  signal mem_reg_192_255_15_17_n_1 : STD_LOGIC;
  signal mem_reg_192_255_15_17_n_2 : STD_LOGIC;
  signal mem_reg_192_255_18_20_n_0 : STD_LOGIC;
  signal mem_reg_192_255_18_20_n_1 : STD_LOGIC;
  signal mem_reg_192_255_18_20_n_2 : STD_LOGIC;
  signal mem_reg_192_255_21_23_n_0 : STD_LOGIC;
  signal mem_reg_192_255_21_23_n_1 : STD_LOGIC;
  signal mem_reg_192_255_21_23_n_2 : STD_LOGIC;
  signal mem_reg_192_255_24_26_n_0 : STD_LOGIC;
  signal mem_reg_192_255_24_26_n_1 : STD_LOGIC;
  signal mem_reg_192_255_24_26_n_2 : STD_LOGIC;
  signal mem_reg_192_255_27_29_n_0 : STD_LOGIC;
  signal mem_reg_192_255_27_29_n_1 : STD_LOGIC;
  signal mem_reg_192_255_27_29_n_2 : STD_LOGIC;
  signal mem_reg_192_255_30_31_n_0 : STD_LOGIC;
  signal mem_reg_192_255_30_31_n_1 : STD_LOGIC;
  signal mem_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal mem_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal mem_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal mem_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal mem_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal mem_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal mem_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal mem_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal mem_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_0 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_1 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_2 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_0 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_1 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_2 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_0 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_1 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_2 : STD_LOGIC;
  signal mem_reg_64_127_30_31_n_0 : STD_LOGIC;
  signal mem_reg_64_127_30_31_n_1 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rd_addr[7]_i_2__2_n_0\ : STD_LOGIC;
  signal rd_addr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_addr[7]_i_2__2_n_0\ : STD_LOGIC;
  signal wr_addr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_63_0_2 : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_63_0_2 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_0_2";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_12_14 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_12_14";
  attribute RTL_RAM_TYPE of mem_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_12_14 : label is 63;
  attribute ram_offset of mem_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_15_17 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_15_17";
  attribute RTL_RAM_TYPE of mem_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_15_17 : label is 63;
  attribute ram_offset of mem_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_18_20 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_18_20";
  attribute RTL_RAM_TYPE of mem_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_18_20 : label is 63;
  attribute ram_offset of mem_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_21_23 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_21_23";
  attribute RTL_RAM_TYPE of mem_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_21_23 : label is 63;
  attribute ram_offset of mem_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_24_26 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_24_26";
  attribute RTL_RAM_TYPE of mem_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_24_26 : label is 63;
  attribute ram_offset of mem_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_27_29 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_27_29";
  attribute RTL_RAM_TYPE of mem_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_27_29 : label is 63;
  attribute ram_offset of mem_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_30_31 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_63_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_30_31 : label is 63;
  attribute ram_offset of mem_reg_0_63_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_63_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_3_5 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_3_5";
  attribute RTL_RAM_TYPE of mem_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_3_5 : label is 63;
  attribute ram_offset of mem_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_6_8 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_6_8";
  attribute RTL_RAM_TYPE of mem_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_6_8 : label is 63;
  attribute ram_offset of mem_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_9_11 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_9_11";
  attribute RTL_RAM_TYPE of mem_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_9_11 : label is 63;
  attribute ram_offset of mem_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_0_2 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_0_2 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_0_2";
  attribute RTL_RAM_TYPE of mem_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_0_2 : label is 191;
  attribute ram_offset of mem_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_12_14 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_12_14";
  attribute RTL_RAM_TYPE of mem_reg_128_191_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_12_14 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_12_14 : label is 191;
  attribute ram_offset of mem_reg_128_191_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_128_191_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_15_17 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_15_17";
  attribute RTL_RAM_TYPE of mem_reg_128_191_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_15_17 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_15_17 : label is 191;
  attribute ram_offset of mem_reg_128_191_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_128_191_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_18_20 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_18_20";
  attribute RTL_RAM_TYPE of mem_reg_128_191_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_18_20 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_18_20 : label is 191;
  attribute ram_offset of mem_reg_128_191_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_128_191_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_21_23 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_21_23";
  attribute RTL_RAM_TYPE of mem_reg_128_191_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_21_23 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_21_23 : label is 191;
  attribute ram_offset of mem_reg_128_191_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_128_191_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_24_26 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_24_26";
  attribute RTL_RAM_TYPE of mem_reg_128_191_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_24_26 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_24_26 : label is 191;
  attribute ram_offset of mem_reg_128_191_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_128_191_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_27_29 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_27_29";
  attribute RTL_RAM_TYPE of mem_reg_128_191_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_27_29 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_27_29 : label is 191;
  attribute ram_offset of mem_reg_128_191_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_128_191_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_30_31 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_30_31";
  attribute RTL_RAM_TYPE of mem_reg_128_191_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_30_31 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_30_31 : label is 191;
  attribute ram_offset of mem_reg_128_191_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_128_191_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_3_5 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_3_5";
  attribute RTL_RAM_TYPE of mem_reg_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_3_5 : label is 191;
  attribute ram_offset of mem_reg_128_191_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_6_8 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_6_8";
  attribute RTL_RAM_TYPE of mem_reg_128_191_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_6_8 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_6_8 : label is 191;
  attribute ram_offset of mem_reg_128_191_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_9_11 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_9_11";
  attribute RTL_RAM_TYPE of mem_reg_128_191_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_9_11 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_9_11 : label is 191;
  attribute ram_offset of mem_reg_128_191_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_0_2 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_0_2 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_0_2";
  attribute RTL_RAM_TYPE of mem_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_0_2 : label is 255;
  attribute ram_offset of mem_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_12_14 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_12_14";
  attribute RTL_RAM_TYPE of mem_reg_192_255_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_12_14 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_12_14 : label is 255;
  attribute ram_offset of mem_reg_192_255_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_192_255_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_15_17 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_15_17";
  attribute RTL_RAM_TYPE of mem_reg_192_255_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_15_17 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_15_17 : label is 255;
  attribute ram_offset of mem_reg_192_255_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_192_255_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_18_20 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_18_20";
  attribute RTL_RAM_TYPE of mem_reg_192_255_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_18_20 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_18_20 : label is 255;
  attribute ram_offset of mem_reg_192_255_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_192_255_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_21_23 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_21_23";
  attribute RTL_RAM_TYPE of mem_reg_192_255_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_21_23 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_21_23 : label is 255;
  attribute ram_offset of mem_reg_192_255_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_192_255_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_24_26 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_24_26";
  attribute RTL_RAM_TYPE of mem_reg_192_255_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_24_26 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_24_26 : label is 255;
  attribute ram_offset of mem_reg_192_255_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_192_255_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_27_29 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_27_29";
  attribute RTL_RAM_TYPE of mem_reg_192_255_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_27_29 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_27_29 : label is 255;
  attribute ram_offset of mem_reg_192_255_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_192_255_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_30_31 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_30_31";
  attribute RTL_RAM_TYPE of mem_reg_192_255_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_30_31 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_30_31 : label is 255;
  attribute ram_offset of mem_reg_192_255_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_192_255_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_3_5 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_3_5";
  attribute RTL_RAM_TYPE of mem_reg_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_3_5 : label is 255;
  attribute ram_offset of mem_reg_192_255_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_6_8 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_6_8";
  attribute RTL_RAM_TYPE of mem_reg_192_255_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_6_8 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_6_8 : label is 255;
  attribute ram_offset of mem_reg_192_255_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_9_11 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_9_11";
  attribute RTL_RAM_TYPE of mem_reg_192_255_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_9_11 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_9_11 : label is 255;
  attribute ram_offset of mem_reg_192_255_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_0_2 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_0_2 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_0_2";
  attribute RTL_RAM_TYPE of mem_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_0_2 : label is 127;
  attribute ram_offset of mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_12_14 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_12_14";
  attribute RTL_RAM_TYPE of mem_reg_64_127_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_12_14 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_12_14 : label is 127;
  attribute ram_offset of mem_reg_64_127_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_64_127_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_15_17 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_15_17";
  attribute RTL_RAM_TYPE of mem_reg_64_127_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_15_17 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_15_17 : label is 127;
  attribute ram_offset of mem_reg_64_127_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_64_127_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_18_20 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_18_20";
  attribute RTL_RAM_TYPE of mem_reg_64_127_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_18_20 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_18_20 : label is 127;
  attribute ram_offset of mem_reg_64_127_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_64_127_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_21_23 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_21_23";
  attribute RTL_RAM_TYPE of mem_reg_64_127_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_21_23 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_21_23 : label is 127;
  attribute ram_offset of mem_reg_64_127_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_64_127_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_24_26 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_24_26";
  attribute RTL_RAM_TYPE of mem_reg_64_127_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_24_26 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_24_26 : label is 127;
  attribute ram_offset of mem_reg_64_127_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_64_127_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_27_29 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_27_29";
  attribute RTL_RAM_TYPE of mem_reg_64_127_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_27_29 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_27_29 : label is 127;
  attribute ram_offset of mem_reg_64_127_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_64_127_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_30_31 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_30_31";
  attribute RTL_RAM_TYPE of mem_reg_64_127_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_30_31 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_30_31 : label is 127;
  attribute ram_offset of mem_reg_64_127_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_64_127_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_3_5 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_3_5";
  attribute RTL_RAM_TYPE of mem_reg_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_3_5 : label is 127;
  attribute ram_offset of mem_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_6_8 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_6_8";
  attribute RTL_RAM_TYPE of mem_reg_64_127_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_6_8 : label is 127;
  attribute ram_offset of mem_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_9_11 : label is "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_9_11";
  attribute RTL_RAM_TYPE of mem_reg_64_127_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_9_11 : label is 127;
  attribute ram_offset of mem_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_64_127_9_11 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_addr[3]_i_1__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rd_addr[4]_i_1__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \wr_addr[3]_i_1__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \wr_addr[4]_i_1__2\ : label is "soft_lutpair16";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
buffer_release_d1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_addr_reg[7]_0\(0),
      O => \^e\(0)
    );
\mem_rd_data[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_0_2_n_0,
      I1 => mem_reg_128_191_0_2_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_0_2_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_0_2_n_0,
      O => mem_rd_data0(0)
    );
\mem_rd_data[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_9_11_n_1,
      I1 => mem_reg_128_191_9_11_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_9_11_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_9_11_n_1,
      O => mem_rd_data0(10)
    );
\mem_rd_data[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_9_11_n_2,
      I1 => mem_reg_128_191_9_11_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_9_11_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_9_11_n_2,
      O => mem_rd_data0(11)
    );
\mem_rd_data[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_12_14_n_0,
      I1 => mem_reg_128_191_12_14_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_12_14_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_12_14_n_0,
      O => mem_rd_data0(12)
    );
\mem_rd_data[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_12_14_n_1,
      I1 => mem_reg_128_191_12_14_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_12_14_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_12_14_n_1,
      O => mem_rd_data0(13)
    );
\mem_rd_data[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_12_14_n_2,
      I1 => mem_reg_128_191_12_14_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_12_14_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_12_14_n_2,
      O => mem_rd_data0(14)
    );
\mem_rd_data[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_15_17_n_0,
      I1 => mem_reg_128_191_15_17_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_15_17_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_15_17_n_0,
      O => mem_rd_data0(15)
    );
\mem_rd_data[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_15_17_n_1,
      I1 => mem_reg_128_191_15_17_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_15_17_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_15_17_n_1,
      O => mem_rd_data0(16)
    );
\mem_rd_data[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_15_17_n_2,
      I1 => mem_reg_128_191_15_17_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_15_17_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_15_17_n_2,
      O => mem_rd_data0(17)
    );
\mem_rd_data[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_18_20_n_0,
      I1 => mem_reg_128_191_18_20_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_18_20_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_18_20_n_0,
      O => mem_rd_data0(18)
    );
\mem_rd_data[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_18_20_n_1,
      I1 => mem_reg_128_191_18_20_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_18_20_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_18_20_n_1,
      O => mem_rd_data0(19)
    );
\mem_rd_data[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_0_2_n_1,
      I1 => mem_reg_128_191_0_2_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_0_2_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_0_2_n_1,
      O => mem_rd_data0(1)
    );
\mem_rd_data[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_18_20_n_2,
      I1 => mem_reg_128_191_18_20_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_18_20_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_18_20_n_2,
      O => mem_rd_data0(20)
    );
\mem_rd_data[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_21_23_n_0,
      I1 => mem_reg_128_191_21_23_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_21_23_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_21_23_n_0,
      O => mem_rd_data0(21)
    );
\mem_rd_data[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_21_23_n_1,
      I1 => mem_reg_128_191_21_23_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_21_23_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_21_23_n_1,
      O => mem_rd_data0(22)
    );
\mem_rd_data[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_21_23_n_2,
      I1 => mem_reg_128_191_21_23_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_21_23_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_21_23_n_2,
      O => mem_rd_data0(23)
    );
\mem_rd_data[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_24_26_n_0,
      I1 => mem_reg_128_191_24_26_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_24_26_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_24_26_n_0,
      O => mem_rd_data0(24)
    );
\mem_rd_data[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_24_26_n_1,
      I1 => mem_reg_128_191_24_26_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_24_26_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_24_26_n_1,
      O => mem_rd_data0(25)
    );
\mem_rd_data[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_24_26_n_2,
      I1 => mem_reg_128_191_24_26_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_24_26_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_24_26_n_2,
      O => mem_rd_data0(26)
    );
\mem_rd_data[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_27_29_n_0,
      I1 => mem_reg_128_191_27_29_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_27_29_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_27_29_n_0,
      O => mem_rd_data0(27)
    );
\mem_rd_data[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_27_29_n_1,
      I1 => mem_reg_128_191_27_29_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_27_29_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_27_29_n_1,
      O => mem_rd_data0(28)
    );
\mem_rd_data[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_27_29_n_2,
      I1 => mem_reg_128_191_27_29_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_27_29_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_27_29_n_2,
      O => mem_rd_data0(29)
    );
\mem_rd_data[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_0_2_n_2,
      I1 => mem_reg_128_191_0_2_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_0_2_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_0_2_n_2,
      O => mem_rd_data0(2)
    );
\mem_rd_data[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_30_31_n_0,
      I1 => mem_reg_128_191_30_31_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_30_31_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_30_31_n_0,
      O => mem_rd_data0(30)
    );
\mem_rd_data[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_30_31_n_1,
      I1 => mem_reg_128_191_30_31_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_30_31_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_30_31_n_1,
      O => mem_rd_data0(31)
    );
\mem_rd_data[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_3_5_n_0,
      I1 => mem_reg_128_191_3_5_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_3_5_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_3_5_n_0,
      O => mem_rd_data0(3)
    );
\mem_rd_data[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_3_5_n_1,
      I1 => mem_reg_128_191_3_5_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_3_5_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_3_5_n_1,
      O => mem_rd_data0(4)
    );
\mem_rd_data[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_3_5_n_2,
      I1 => mem_reg_128_191_3_5_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_3_5_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_3_5_n_2,
      O => mem_rd_data0(5)
    );
\mem_rd_data[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_6_8_n_0,
      I1 => mem_reg_128_191_6_8_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_6_8_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_6_8_n_0,
      O => mem_rd_data0(6)
    );
\mem_rd_data[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_6_8_n_1,
      I1 => mem_reg_128_191_6_8_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_6_8_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_6_8_n_1,
      O => mem_rd_data0(7)
    );
\mem_rd_data[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_6_8_n_2,
      I1 => mem_reg_128_191_6_8_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_6_8_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_6_8_n_2,
      O => mem_rd_data0(8)
    );
\mem_rd_data[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_9_11_n_0,
      I1 => mem_reg_128_191_9_11_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_9_11_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_9_11_n_0,
      O => mem_rd_data0(9)
    );
\mem_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(0),
      Q => \mem_rd_data_reg[31]_0\(0),
      R => '0'
    );
\mem_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(10),
      Q => \mem_rd_data_reg[31]_0\(10),
      R => '0'
    );
\mem_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(11),
      Q => \mem_rd_data_reg[31]_0\(11),
      R => '0'
    );
\mem_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(12),
      Q => \mem_rd_data_reg[31]_0\(12),
      R => '0'
    );
\mem_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(13),
      Q => \mem_rd_data_reg[31]_0\(13),
      R => '0'
    );
\mem_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(14),
      Q => \mem_rd_data_reg[31]_0\(14),
      R => '0'
    );
\mem_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(15),
      Q => \mem_rd_data_reg[31]_0\(15),
      R => '0'
    );
\mem_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(16),
      Q => \mem_rd_data_reg[31]_0\(16),
      R => '0'
    );
\mem_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(17),
      Q => \mem_rd_data_reg[31]_0\(17),
      R => '0'
    );
\mem_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(18),
      Q => \mem_rd_data_reg[31]_0\(18),
      R => '0'
    );
\mem_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(19),
      Q => \mem_rd_data_reg[31]_0\(19),
      R => '0'
    );
\mem_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(1),
      Q => \mem_rd_data_reg[31]_0\(1),
      R => '0'
    );
\mem_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(20),
      Q => \mem_rd_data_reg[31]_0\(20),
      R => '0'
    );
\mem_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(21),
      Q => \mem_rd_data_reg[31]_0\(21),
      R => '0'
    );
\mem_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(22),
      Q => \mem_rd_data_reg[31]_0\(22),
      R => '0'
    );
\mem_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(23),
      Q => \mem_rd_data_reg[31]_0\(23),
      R => '0'
    );
\mem_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(24),
      Q => \mem_rd_data_reg[31]_0\(24),
      R => '0'
    );
\mem_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(25),
      Q => \mem_rd_data_reg[31]_0\(25),
      R => '0'
    );
\mem_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(26),
      Q => \mem_rd_data_reg[31]_0\(26),
      R => '0'
    );
\mem_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(27),
      Q => \mem_rd_data_reg[31]_0\(27),
      R => '0'
    );
\mem_rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(28),
      Q => \mem_rd_data_reg[31]_0\(28),
      R => '0'
    );
\mem_rd_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(29),
      Q => \mem_rd_data_reg[31]_0\(29),
      R => '0'
    );
\mem_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(2),
      Q => \mem_rd_data_reg[31]_0\(2),
      R => '0'
    );
\mem_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(30),
      Q => \mem_rd_data_reg[31]_0\(30),
      R => '0'
    );
\mem_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(31),
      Q => \mem_rd_data_reg[31]_0\(31),
      R => '0'
    );
\mem_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(3),
      Q => \mem_rd_data_reg[31]_0\(3),
      R => '0'
    );
\mem_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(4),
      Q => \mem_rd_data_reg[31]_0\(4),
      R => '0'
    );
\mem_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(5),
      Q => \mem_rd_data_reg[31]_0\(5),
      R => '0'
    );
\mem_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(6),
      Q => \mem_rd_data_reg[31]_0\(6),
      R => '0'
    );
\mem_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(7),
      Q => \mem_rd_data_reg[31]_0\(7),
      R => '0'
    );
\mem_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(8),
      Q => \mem_rd_data_reg[31]_0\(8),
      R => '0'
    );
\mem_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => \^e\(0),
      D => mem_rd_data0(9),
      Q => \mem_rd_data_reg[31]_0\(9),
      R => '0'
    );
mem_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_0_63_0_2_n_0,
      DOB => mem_reg_0_63_0_2_n_1,
      DOC => mem_reg_0_63_0_2_n_2,
      DOD => NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_0_63_12_14_n_0,
      DOB => mem_reg_0_63_12_14_n_1,
      DOC => mem_reg_0_63_12_14_n_2,
      DOD => NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_0_63_15_17_n_0,
      DOB => mem_reg_0_63_15_17_n_1,
      DOC => mem_reg_0_63_15_17_n_2,
      DOD => NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_0_63_18_20_n_0,
      DOB => mem_reg_0_63_18_20_n_1,
      DOC => mem_reg_0_63_18_20_n_2,
      DOD => NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_0_63_21_23_n_0,
      DOB => mem_reg_0_63_21_23_n_1,
      DOC => mem_reg_0_63_21_23_n_2,
      DOD => NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_0_63_24_26_n_0,
      DOB => mem_reg_0_63_24_26_n_1,
      DOC => mem_reg_0_63_24_26_n_2,
      DOD => NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_0_63_27_29_n_0,
      DOB => mem_reg_0_63_27_29_n_1,
      DOC => mem_reg_0_63_27_29_n_2,
      DOD => NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_0_63_30_31_n_0,
      DOB => mem_reg_0_63_30_31_n_1,
      DOC => NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_0_63_3_5_n_0,
      DOB => mem_reg_0_63_3_5_n_1,
      DOC => mem_reg_0_63_3_5_n_2,
      DOD => NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_0_63_6_8_n_0,
      DOB => mem_reg_0_63_6_8_n_1,
      DOC => mem_reg_0_63_6_8_n_2,
      DOD => NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_0_63_9_11_n_0,
      DOB => mem_reg_0_63_9_11_n_1,
      DOC => mem_reg_0_63_9_11_n_2,
      DOD => NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_128_191_0_2_n_0,
      DOB => mem_reg_128_191_0_2_n_1,
      DOC => mem_reg_128_191_0_2_n_2,
      DOD => NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_128_191_12_14_n_0,
      DOB => mem_reg_128_191_12_14_n_1,
      DOC => mem_reg_128_191_12_14_n_2,
      DOD => NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_128_191_15_17_n_0,
      DOB => mem_reg_128_191_15_17_n_1,
      DOC => mem_reg_128_191_15_17_n_2,
      DOD => NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_128_191_18_20_n_0,
      DOB => mem_reg_128_191_18_20_n_1,
      DOC => mem_reg_128_191_18_20_n_2,
      DOD => NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_128_191_21_23_n_0,
      DOB => mem_reg_128_191_21_23_n_1,
      DOC => mem_reg_128_191_21_23_n_2,
      DOD => NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_128_191_24_26_n_0,
      DOB => mem_reg_128_191_24_26_n_1,
      DOC => mem_reg_128_191_24_26_n_2,
      DOD => NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_128_191_27_29_n_0,
      DOB => mem_reg_128_191_27_29_n_1,
      DOC => mem_reg_128_191_27_29_n_2,
      DOD => NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_128_191_30_31_n_0,
      DOB => mem_reg_128_191_30_31_n_1,
      DOC => NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_128_191_3_5_n_0,
      DOB => mem_reg_128_191_3_5_n_1,
      DOC => mem_reg_128_191_3_5_n_2,
      DOD => NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_128_191_6_8_n_0,
      DOB => mem_reg_128_191_6_8_n_1,
      DOC => mem_reg_128_191_6_8_n_2,
      DOD => NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_128_191_9_11_n_0,
      DOB => mem_reg_128_191_9_11_n_1,
      DOC => mem_reg_128_191_9_11_n_2,
      DOD => NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_192_255_0_2_n_0,
      DOB => mem_reg_192_255_0_2_n_1,
      DOC => mem_reg_192_255_0_2_n_2,
      DOD => NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_192_255_12_14_n_0,
      DOB => mem_reg_192_255_12_14_n_1,
      DOC => mem_reg_192_255_12_14_n_2,
      DOD => NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_192_255_15_17_n_0,
      DOB => mem_reg_192_255_15_17_n_1,
      DOC => mem_reg_192_255_15_17_n_2,
      DOD => NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_192_255_18_20_n_0,
      DOB => mem_reg_192_255_18_20_n_1,
      DOC => mem_reg_192_255_18_20_n_2,
      DOD => NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_192_255_21_23_n_0,
      DOB => mem_reg_192_255_21_23_n_1,
      DOC => mem_reg_192_255_21_23_n_2,
      DOD => NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_192_255_24_26_n_0,
      DOB => mem_reg_192_255_24_26_n_1,
      DOC => mem_reg_192_255_24_26_n_2,
      DOD => NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_192_255_27_29_n_0,
      DOB => mem_reg_192_255_27_29_n_1,
      DOC => mem_reg_192_255_27_29_n_2,
      DOD => NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_192_255_30_31_n_0,
      DOB => mem_reg_192_255_30_31_n_1,
      DOC => NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_192_255_3_5_n_0,
      DOB => mem_reg_192_255_3_5_n_1,
      DOC => mem_reg_192_255_3_5_n_2,
      DOD => NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_192_255_6_8_n_0,
      DOB => mem_reg_192_255_6_8_n_1,
      DOC => mem_reg_192_255_6_8_n_2,
      DOD => NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_192_255_9_11_n_0,
      DOB => mem_reg_192_255_9_11_n_1,
      DOC => mem_reg_192_255_9_11_n_2,
      DOD => NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_64_127_0_2_n_0,
      DOB => mem_reg_64_127_0_2_n_1,
      DOC => mem_reg_64_127_0_2_n_2,
      DOD => NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_64_127_12_14_n_0,
      DOB => mem_reg_64_127_12_14_n_1,
      DOC => mem_reg_64_127_12_14_n_2,
      DOD => NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_64_127_15_17_n_0,
      DOB => mem_reg_64_127_15_17_n_1,
      DOC => mem_reg_64_127_15_17_n_2,
      DOD => NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_64_127_18_20_n_0,
      DOB => mem_reg_64_127_18_20_n_1,
      DOC => mem_reg_64_127_18_20_n_2,
      DOD => NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_64_127_21_23_n_0,
      DOB => mem_reg_64_127_21_23_n_1,
      DOC => mem_reg_64_127_21_23_n_2,
      DOD => NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_64_127_24_26_n_0,
      DOB => mem_reg_64_127_24_26_n_1,
      DOC => mem_reg_64_127_24_26_n_2,
      DOD => NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_64_127_27_29_n_0,
      DOB => mem_reg_64_127_27_29_n_1,
      DOC => mem_reg_64_127_27_29_n_2,
      DOD => NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_64_127_30_31_n_0,
      DOB => mem_reg_64_127_30_31_n_1,
      DOC => NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_64_127_3_5_n_0,
      DOB => mem_reg_64_127_3_5_n_1,
      DOC => mem_reg_64_127_3_5_n_2,
      DOD => NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_64_127_6_8_n_0,
      DOB => mem_reg_64_127_6_8_n_1,
      DOC => mem_reg_64_127_6_8_n_2,
      DOD => NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_64_127_9_11_n_0,
      DOB => mem_reg_64_127_9_11_n_1,
      DOC => mem_reg_64_127_9_11_n_2,
      DOD => NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
\rd_addr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_addr_reg(0),
      O => \p_0_in__1\(0)
    );
\rd_addr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_addr_reg(0),
      I1 => rd_addr_reg(1),
      O => \p_0_in__1\(1)
    );
\rd_addr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_addr_reg(2),
      I1 => rd_addr_reg(1),
      I2 => rd_addr_reg(0),
      O => \p_0_in__1\(2)
    );
\rd_addr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_addr_reg(3),
      I1 => rd_addr_reg(0),
      I2 => rd_addr_reg(1),
      I3 => rd_addr_reg(2),
      O => \p_0_in__1\(3)
    );
\rd_addr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rd_addr_reg(4),
      I1 => rd_addr_reg(2),
      I2 => rd_addr_reg(1),
      I3 => rd_addr_reg(0),
      I4 => rd_addr_reg(3),
      O => \p_0_in__1\(4)
    );
\rd_addr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_addr_reg(5),
      I1 => rd_addr_reg(3),
      I2 => rd_addr_reg(0),
      I3 => rd_addr_reg(1),
      I4 => rd_addr_reg(2),
      I5 => rd_addr_reg(4),
      O => \p_0_in__1\(5)
    );
\rd_addr[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_addr_reg(6),
      I1 => \rd_addr[7]_i_2__2_n_0\,
      O => \p_0_in__1\(6)
    );
\rd_addr[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_addr_reg(7),
      I1 => \rd_addr[7]_i_2__2_n_0\,
      I2 => rd_addr_reg(6),
      O => \p_0_in__1\(7)
    );
\rd_addr[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_addr_reg(5),
      I1 => rd_addr_reg(3),
      I2 => rd_addr_reg(0),
      I3 => rd_addr_reg(1),
      I4 => rd_addr_reg(2),
      I5 => rd_addr_reg(4),
      O => \rd_addr[7]_i_2__2_n_0\
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => rd_addr_reg(0),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => rd_addr_reg(1),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => rd_addr_reg(2),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => rd_addr_reg(3),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => rd_addr_reg(4),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => rd_addr_reg(5),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(6),
      Q => rd_addr_reg(6),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(7),
      Q => rd_addr_reg(7),
      R => \rd_addr_reg[7]_0\(0)
    );
\wr_addr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_addr_reg(0),
      O => \p_0_in__0\(0)
    );
\wr_addr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_addr_reg(0),
      I1 => wr_addr_reg(1),
      O => \p_0_in__0\(1)
    );
\wr_addr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_addr_reg(0),
      I1 => wr_addr_reg(1),
      I2 => wr_addr_reg(2),
      O => \p_0_in__0\(2)
    );
\wr_addr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_addr_reg(2),
      I1 => wr_addr_reg(1),
      I2 => wr_addr_reg(0),
      I3 => wr_addr_reg(3),
      O => \p_0_in__0\(3)
    );
\wr_addr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_addr_reg(3),
      I1 => wr_addr_reg(0),
      I2 => wr_addr_reg(1),
      I3 => wr_addr_reg(2),
      I4 => wr_addr_reg(4),
      O => \p_0_in__0\(4)
    );
\wr_addr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_addr_reg(2),
      I1 => wr_addr_reg(1),
      I2 => wr_addr_reg(0),
      I3 => wr_addr_reg(3),
      I4 => wr_addr_reg(4),
      I5 => wr_addr_reg(5),
      O => \p_0_in__0\(5)
    );
\wr_addr[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_addr[7]_i_2__2_n_0\,
      I1 => \^q\(0),
      O => \p_0_in__0\(6)
    );
\wr_addr[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \wr_addr[7]_i_2__2_n_0\,
      I2 => \^q\(1),
      O => \p_0_in__0\(7)
    );
\wr_addr[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => wr_addr_reg(5),
      I1 => wr_addr_reg(2),
      I2 => wr_addr_reg(1),
      I3 => wr_addr_reg(0),
      I4 => wr_addr_reg(3),
      I5 => wr_addr_reg(4),
      O => \wr_addr[7]_i_2__2_n_0\
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => wr_addr_reg(0),
      R => SR(0)
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => wr_addr_reg(1),
      R => SR(0)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => wr_addr_reg(2),
      R => SR(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => wr_addr_reg(3),
      R => SR(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => wr_addr_reg(4),
      R => SR(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => wr_addr_reg(5),
      R => SR(0)
    );
\wr_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \^q\(0),
      R => SR(0)
    );
\wr_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \^q\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_elastic_buffer_16 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_rd_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    swizzle_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_rd_data_reg[30]_0\ : in STD_LOGIC;
    \mem_rd_data_reg[27]_0\ : in STD_LOGIC;
    \mem_rd_data_reg[27]_1\ : in STD_LOGIC;
    \mem_rd_data_reg[30]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    device_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_addr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_elastic_buffer_16 : entity is "elastic_buffer";
end system_rx_0_elastic_buffer_16;

architecture STRUCTURE of system_rx_0_elastic_buffer_16 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mem_rd_data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal mem_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_0 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_1 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_2 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_0 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_1 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_2 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_0 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_1 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_2 : STD_LOGIC;
  signal mem_reg_0_63_30_31_n_0 : STD_LOGIC;
  signal mem_reg_0_63_30_31_n_1 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal mem_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal mem_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal mem_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal mem_reg_128_191_12_14_n_0 : STD_LOGIC;
  signal mem_reg_128_191_12_14_n_1 : STD_LOGIC;
  signal mem_reg_128_191_12_14_n_2 : STD_LOGIC;
  signal mem_reg_128_191_15_17_n_0 : STD_LOGIC;
  signal mem_reg_128_191_15_17_n_1 : STD_LOGIC;
  signal mem_reg_128_191_15_17_n_2 : STD_LOGIC;
  signal mem_reg_128_191_18_20_n_0 : STD_LOGIC;
  signal mem_reg_128_191_18_20_n_1 : STD_LOGIC;
  signal mem_reg_128_191_18_20_n_2 : STD_LOGIC;
  signal mem_reg_128_191_21_23_n_0 : STD_LOGIC;
  signal mem_reg_128_191_21_23_n_1 : STD_LOGIC;
  signal mem_reg_128_191_21_23_n_2 : STD_LOGIC;
  signal mem_reg_128_191_24_26_n_0 : STD_LOGIC;
  signal mem_reg_128_191_24_26_n_1 : STD_LOGIC;
  signal mem_reg_128_191_24_26_n_2 : STD_LOGIC;
  signal mem_reg_128_191_27_29_n_0 : STD_LOGIC;
  signal mem_reg_128_191_27_29_n_1 : STD_LOGIC;
  signal mem_reg_128_191_27_29_n_2 : STD_LOGIC;
  signal mem_reg_128_191_30_31_n_0 : STD_LOGIC;
  signal mem_reg_128_191_30_31_n_1 : STD_LOGIC;
  signal mem_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal mem_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal mem_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal mem_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal mem_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal mem_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal mem_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal mem_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal mem_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal mem_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal mem_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal mem_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal mem_reg_192_255_12_14_n_0 : STD_LOGIC;
  signal mem_reg_192_255_12_14_n_1 : STD_LOGIC;
  signal mem_reg_192_255_12_14_n_2 : STD_LOGIC;
  signal mem_reg_192_255_15_17_n_0 : STD_LOGIC;
  signal mem_reg_192_255_15_17_n_1 : STD_LOGIC;
  signal mem_reg_192_255_15_17_n_2 : STD_LOGIC;
  signal mem_reg_192_255_18_20_n_0 : STD_LOGIC;
  signal mem_reg_192_255_18_20_n_1 : STD_LOGIC;
  signal mem_reg_192_255_18_20_n_2 : STD_LOGIC;
  signal mem_reg_192_255_21_23_n_0 : STD_LOGIC;
  signal mem_reg_192_255_21_23_n_1 : STD_LOGIC;
  signal mem_reg_192_255_21_23_n_2 : STD_LOGIC;
  signal mem_reg_192_255_24_26_n_0 : STD_LOGIC;
  signal mem_reg_192_255_24_26_n_1 : STD_LOGIC;
  signal mem_reg_192_255_24_26_n_2 : STD_LOGIC;
  signal mem_reg_192_255_27_29_n_0 : STD_LOGIC;
  signal mem_reg_192_255_27_29_n_1 : STD_LOGIC;
  signal mem_reg_192_255_27_29_n_2 : STD_LOGIC;
  signal mem_reg_192_255_30_31_n_0 : STD_LOGIC;
  signal mem_reg_192_255_30_31_n_1 : STD_LOGIC;
  signal mem_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal mem_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal mem_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal mem_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal mem_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal mem_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal mem_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal mem_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal mem_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_0 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_1 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_2 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_0 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_1 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_2 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_0 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_1 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_2 : STD_LOGIC;
  signal mem_reg_64_127_30_31_n_0 : STD_LOGIC;
  signal mem_reg_64_127_30_31_n_1 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rd_addr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal rd_addr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_addr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal wr_addr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_63_0_2 : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_63_0_2 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_0_2";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_12_14 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_12_14";
  attribute RTL_RAM_TYPE of mem_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_12_14 : label is 63;
  attribute ram_offset of mem_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_15_17 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_15_17";
  attribute RTL_RAM_TYPE of mem_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_15_17 : label is 63;
  attribute ram_offset of mem_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_18_20 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_18_20";
  attribute RTL_RAM_TYPE of mem_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_18_20 : label is 63;
  attribute ram_offset of mem_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_21_23 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_21_23";
  attribute RTL_RAM_TYPE of mem_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_21_23 : label is 63;
  attribute ram_offset of mem_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_24_26 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_24_26";
  attribute RTL_RAM_TYPE of mem_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_24_26 : label is 63;
  attribute ram_offset of mem_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_27_29 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_27_29";
  attribute RTL_RAM_TYPE of mem_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_27_29 : label is 63;
  attribute ram_offset of mem_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_30_31 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_63_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_30_31 : label is 63;
  attribute ram_offset of mem_reg_0_63_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_63_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_3_5 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_3_5";
  attribute RTL_RAM_TYPE of mem_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_3_5 : label is 63;
  attribute ram_offset of mem_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_6_8 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_6_8";
  attribute RTL_RAM_TYPE of mem_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_6_8 : label is 63;
  attribute ram_offset of mem_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_9_11 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_9_11";
  attribute RTL_RAM_TYPE of mem_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_9_11 : label is 63;
  attribute ram_offset of mem_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_0_2 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_0_2 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_0_2";
  attribute RTL_RAM_TYPE of mem_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_0_2 : label is 191;
  attribute ram_offset of mem_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_12_14 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_12_14";
  attribute RTL_RAM_TYPE of mem_reg_128_191_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_12_14 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_12_14 : label is 191;
  attribute ram_offset of mem_reg_128_191_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_128_191_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_15_17 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_15_17";
  attribute RTL_RAM_TYPE of mem_reg_128_191_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_15_17 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_15_17 : label is 191;
  attribute ram_offset of mem_reg_128_191_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_128_191_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_18_20 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_18_20";
  attribute RTL_RAM_TYPE of mem_reg_128_191_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_18_20 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_18_20 : label is 191;
  attribute ram_offset of mem_reg_128_191_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_128_191_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_21_23 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_21_23";
  attribute RTL_RAM_TYPE of mem_reg_128_191_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_21_23 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_21_23 : label is 191;
  attribute ram_offset of mem_reg_128_191_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_128_191_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_24_26 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_24_26";
  attribute RTL_RAM_TYPE of mem_reg_128_191_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_24_26 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_24_26 : label is 191;
  attribute ram_offset of mem_reg_128_191_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_128_191_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_27_29 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_27_29";
  attribute RTL_RAM_TYPE of mem_reg_128_191_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_27_29 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_27_29 : label is 191;
  attribute ram_offset of mem_reg_128_191_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_128_191_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_30_31 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_30_31";
  attribute RTL_RAM_TYPE of mem_reg_128_191_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_30_31 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_30_31 : label is 191;
  attribute ram_offset of mem_reg_128_191_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_128_191_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_3_5 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_3_5";
  attribute RTL_RAM_TYPE of mem_reg_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_3_5 : label is 191;
  attribute ram_offset of mem_reg_128_191_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_6_8 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_6_8";
  attribute RTL_RAM_TYPE of mem_reg_128_191_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_6_8 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_6_8 : label is 191;
  attribute ram_offset of mem_reg_128_191_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_9_11 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_9_11";
  attribute RTL_RAM_TYPE of mem_reg_128_191_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_9_11 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_9_11 : label is 191;
  attribute ram_offset of mem_reg_128_191_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_0_2 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_0_2 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_0_2";
  attribute RTL_RAM_TYPE of mem_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_0_2 : label is 255;
  attribute ram_offset of mem_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_12_14 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_12_14";
  attribute RTL_RAM_TYPE of mem_reg_192_255_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_12_14 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_12_14 : label is 255;
  attribute ram_offset of mem_reg_192_255_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_192_255_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_15_17 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_15_17";
  attribute RTL_RAM_TYPE of mem_reg_192_255_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_15_17 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_15_17 : label is 255;
  attribute ram_offset of mem_reg_192_255_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_192_255_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_18_20 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_18_20";
  attribute RTL_RAM_TYPE of mem_reg_192_255_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_18_20 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_18_20 : label is 255;
  attribute ram_offset of mem_reg_192_255_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_192_255_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_21_23 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_21_23";
  attribute RTL_RAM_TYPE of mem_reg_192_255_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_21_23 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_21_23 : label is 255;
  attribute ram_offset of mem_reg_192_255_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_192_255_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_24_26 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_24_26";
  attribute RTL_RAM_TYPE of mem_reg_192_255_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_24_26 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_24_26 : label is 255;
  attribute ram_offset of mem_reg_192_255_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_192_255_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_27_29 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_27_29";
  attribute RTL_RAM_TYPE of mem_reg_192_255_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_27_29 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_27_29 : label is 255;
  attribute ram_offset of mem_reg_192_255_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_192_255_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_30_31 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_30_31";
  attribute RTL_RAM_TYPE of mem_reg_192_255_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_30_31 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_30_31 : label is 255;
  attribute ram_offset of mem_reg_192_255_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_192_255_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_3_5 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_3_5";
  attribute RTL_RAM_TYPE of mem_reg_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_3_5 : label is 255;
  attribute ram_offset of mem_reg_192_255_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_6_8 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_6_8";
  attribute RTL_RAM_TYPE of mem_reg_192_255_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_6_8 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_6_8 : label is 255;
  attribute ram_offset of mem_reg_192_255_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_9_11 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_9_11";
  attribute RTL_RAM_TYPE of mem_reg_192_255_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_9_11 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_9_11 : label is 255;
  attribute ram_offset of mem_reg_192_255_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_0_2 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_0_2 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_0_2";
  attribute RTL_RAM_TYPE of mem_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_0_2 : label is 127;
  attribute ram_offset of mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_12_14 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_12_14";
  attribute RTL_RAM_TYPE of mem_reg_64_127_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_12_14 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_12_14 : label is 127;
  attribute ram_offset of mem_reg_64_127_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_64_127_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_15_17 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_15_17";
  attribute RTL_RAM_TYPE of mem_reg_64_127_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_15_17 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_15_17 : label is 127;
  attribute ram_offset of mem_reg_64_127_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_64_127_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_18_20 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_18_20";
  attribute RTL_RAM_TYPE of mem_reg_64_127_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_18_20 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_18_20 : label is 127;
  attribute ram_offset of mem_reg_64_127_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_64_127_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_21_23 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_21_23";
  attribute RTL_RAM_TYPE of mem_reg_64_127_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_21_23 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_21_23 : label is 127;
  attribute ram_offset of mem_reg_64_127_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_64_127_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_24_26 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_24_26";
  attribute RTL_RAM_TYPE of mem_reg_64_127_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_24_26 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_24_26 : label is 127;
  attribute ram_offset of mem_reg_64_127_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_64_127_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_27_29 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_27_29";
  attribute RTL_RAM_TYPE of mem_reg_64_127_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_27_29 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_27_29 : label is 127;
  attribute ram_offset of mem_reg_64_127_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_64_127_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_30_31 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_30_31";
  attribute RTL_RAM_TYPE of mem_reg_64_127_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_30_31 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_30_31 : label is 127;
  attribute ram_offset of mem_reg_64_127_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_64_127_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_3_5 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_3_5";
  attribute RTL_RAM_TYPE of mem_reg_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_3_5 : label is 127;
  attribute ram_offset of mem_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_6_8 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_6_8";
  attribute RTL_RAM_TYPE of mem_reg_64_127_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_6_8 : label is 127;
  attribute ram_offset of mem_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_9_11 : label is "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_9_11";
  attribute RTL_RAM_TYPE of mem_reg_64_127_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_9_11 : label is 127;
  attribute ram_offset of mem_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_64_127_9_11 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_addr[3]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rd_addr[4]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \wr_addr[3]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \wr_addr[4]_i_1__0\ : label is "soft_lutpair10";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\mem_rd_data[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_0_2_n_0,
      I1 => mem_reg_128_191_0_2_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_0_2_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_0_2_n_0,
      O => mem_rd_data0(0)
    );
\mem_rd_data[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_9_11_n_1,
      I1 => mem_reg_128_191_9_11_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_9_11_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_9_11_n_1,
      O => mem_rd_data0(10)
    );
\mem_rd_data[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_9_11_n_2,
      I1 => mem_reg_128_191_9_11_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_9_11_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_9_11_n_2,
      O => mem_rd_data0(11)
    );
\mem_rd_data[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_12_14_n_0,
      I1 => mem_reg_128_191_12_14_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_12_14_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_12_14_n_0,
      O => mem_rd_data0(12)
    );
\mem_rd_data[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_12_14_n_1,
      I1 => mem_reg_128_191_12_14_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_12_14_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_12_14_n_1,
      O => mem_rd_data0(13)
    );
\mem_rd_data[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_12_14_n_2,
      I1 => mem_reg_128_191_12_14_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_12_14_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_12_14_n_2,
      O => mem_rd_data0(14)
    );
\mem_rd_data[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_15_17_n_0,
      I1 => mem_reg_128_191_15_17_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_15_17_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_15_17_n_0,
      O => mem_rd_data0(15)
    );
\mem_rd_data[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_15_17_n_1,
      I1 => mem_reg_128_191_15_17_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_15_17_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_15_17_n_1,
      O => mem_rd_data0(16)
    );
\mem_rd_data[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_15_17_n_2,
      I1 => mem_reg_128_191_15_17_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_15_17_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_15_17_n_2,
      O => mem_rd_data0(17)
    );
\mem_rd_data[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_18_20_n_0,
      I1 => mem_reg_128_191_18_20_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_18_20_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_18_20_n_0,
      O => mem_rd_data0(18)
    );
\mem_rd_data[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_18_20_n_1,
      I1 => mem_reg_128_191_18_20_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_18_20_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_18_20_n_1,
      O => mem_rd_data0(19)
    );
\mem_rd_data[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_0_2_n_1,
      I1 => mem_reg_128_191_0_2_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_0_2_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_0_2_n_1,
      O => mem_rd_data0(1)
    );
\mem_rd_data[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_18_20_n_2,
      I1 => mem_reg_128_191_18_20_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_18_20_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_18_20_n_2,
      O => mem_rd_data0(20)
    );
\mem_rd_data[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_21_23_n_0,
      I1 => mem_reg_128_191_21_23_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_21_23_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_21_23_n_0,
      O => mem_rd_data0(21)
    );
\mem_rd_data[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_21_23_n_1,
      I1 => mem_reg_128_191_21_23_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_21_23_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_21_23_n_1,
      O => mem_rd_data0(22)
    );
\mem_rd_data[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_21_23_n_2,
      I1 => mem_reg_128_191_21_23_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_21_23_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_21_23_n_2,
      O => mem_rd_data0(23)
    );
\mem_rd_data[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_24_26_n_0,
      I1 => mem_reg_128_191_24_26_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_24_26_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_24_26_n_0,
      O => mem_rd_data0(24)
    );
\mem_rd_data[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_24_26_n_1,
      I1 => mem_reg_128_191_24_26_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_24_26_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_24_26_n_1,
      O => mem_rd_data0(25)
    );
\mem_rd_data[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_24_26_n_2,
      I1 => mem_reg_128_191_24_26_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_24_26_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_24_26_n_2,
      O => mem_rd_data0(26)
    );
\mem_rd_data[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_27_29_n_0,
      I1 => mem_reg_128_191_27_29_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_27_29_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_27_29_n_0,
      O => mem_rd_data0(27)
    );
\mem_rd_data[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_27_29_n_1,
      I1 => mem_reg_128_191_27_29_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_27_29_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_27_29_n_1,
      O => mem_rd_data0(28)
    );
\mem_rd_data[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_27_29_n_2,
      I1 => mem_reg_128_191_27_29_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_27_29_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_27_29_n_2,
      O => mem_rd_data0(29)
    );
\mem_rd_data[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_0_2_n_2,
      I1 => mem_reg_128_191_0_2_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_0_2_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_0_2_n_2,
      O => mem_rd_data0(2)
    );
\mem_rd_data[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_30_31_n_0,
      I1 => mem_reg_128_191_30_31_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_30_31_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_30_31_n_0,
      O => mem_rd_data0(30)
    );
\mem_rd_data[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_30_31_n_1,
      I1 => mem_reg_128_191_30_31_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_30_31_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_30_31_n_1,
      O => mem_rd_data0(31)
    );
\mem_rd_data[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_3_5_n_0,
      I1 => mem_reg_128_191_3_5_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_3_5_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_3_5_n_0,
      O => mem_rd_data0(3)
    );
\mem_rd_data[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_3_5_n_1,
      I1 => mem_reg_128_191_3_5_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_3_5_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_3_5_n_1,
      O => mem_rd_data0(4)
    );
\mem_rd_data[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_3_5_n_2,
      I1 => mem_reg_128_191_3_5_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_3_5_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_3_5_n_2,
      O => mem_rd_data0(5)
    );
\mem_rd_data[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_6_8_n_0,
      I1 => mem_reg_128_191_6_8_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_6_8_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_6_8_n_0,
      O => mem_rd_data0(6)
    );
\mem_rd_data[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_6_8_n_1,
      I1 => mem_reg_128_191_6_8_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_6_8_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_6_8_n_1,
      O => mem_rd_data0(7)
    );
\mem_rd_data[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_6_8_n_2,
      I1 => mem_reg_128_191_6_8_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_6_8_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_6_8_n_2,
      O => mem_rd_data0(8)
    );
\mem_rd_data[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_9_11_n_0,
      I1 => mem_reg_128_191_9_11_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_9_11_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_9_11_n_0,
      O => mem_rd_data0(9)
    );
\mem_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(0),
      Q => \mem_rd_data_reg[31]_0\(0),
      R => '0'
    );
\mem_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(10),
      Q => \mem_rd_data_reg[31]_0\(10),
      R => '0'
    );
\mem_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(11),
      Q => \mem_rd_data_reg[31]_0\(11),
      R => '0'
    );
\mem_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(12),
      Q => \mem_rd_data_reg[31]_0\(12),
      R => '0'
    );
\mem_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(13),
      Q => \mem_rd_data_reg[31]_0\(13),
      R => '0'
    );
\mem_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(14),
      Q => \mem_rd_data_reg[31]_0\(14),
      R => '0'
    );
\mem_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(15),
      Q => \mem_rd_data_reg[31]_0\(15),
      R => '0'
    );
\mem_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(16),
      Q => \mem_rd_data_reg[31]_0\(16),
      R => '0'
    );
\mem_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(17),
      Q => \mem_rd_data_reg[31]_0\(17),
      R => '0'
    );
\mem_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(18),
      Q => \mem_rd_data_reg[31]_0\(18),
      R => '0'
    );
\mem_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(19),
      Q => \mem_rd_data_reg[31]_0\(19),
      R => '0'
    );
\mem_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(1),
      Q => \mem_rd_data_reg[31]_0\(1),
      R => '0'
    );
\mem_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(20),
      Q => \mem_rd_data_reg[31]_0\(20),
      R => '0'
    );
\mem_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(21),
      Q => \mem_rd_data_reg[31]_0\(21),
      R => '0'
    );
\mem_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(22),
      Q => \mem_rd_data_reg[31]_0\(22),
      R => '0'
    );
\mem_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(23),
      Q => \mem_rd_data_reg[31]_0\(23),
      R => '0'
    );
\mem_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(24),
      Q => \mem_rd_data_reg[31]_0\(24),
      R => '0'
    );
\mem_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(25),
      Q => \mem_rd_data_reg[31]_0\(25),
      R => '0'
    );
\mem_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(26),
      Q => \mem_rd_data_reg[31]_0\(26),
      R => '0'
    );
\mem_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(27),
      Q => \mem_rd_data_reg[31]_0\(27),
      R => '0'
    );
\mem_rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(28),
      Q => \mem_rd_data_reg[31]_0\(28),
      R => '0'
    );
\mem_rd_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(29),
      Q => \mem_rd_data_reg[31]_0\(29),
      R => '0'
    );
\mem_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(2),
      Q => \mem_rd_data_reg[31]_0\(2),
      R => '0'
    );
\mem_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(30),
      Q => \mem_rd_data_reg[31]_0\(30),
      R => '0'
    );
\mem_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(31),
      Q => \mem_rd_data_reg[31]_0\(31),
      R => '0'
    );
\mem_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(3),
      Q => \mem_rd_data_reg[31]_0\(3),
      R => '0'
    );
\mem_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(4),
      Q => \mem_rd_data_reg[31]_0\(4),
      R => '0'
    );
\mem_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(5),
      Q => \mem_rd_data_reg[31]_0\(5),
      R => '0'
    );
\mem_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(6),
      Q => \mem_rd_data_reg[31]_0\(6),
      R => '0'
    );
\mem_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(7),
      Q => \mem_rd_data_reg[31]_0\(7),
      R => '0'
    );
\mem_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(8),
      Q => \mem_rd_data_reg[31]_0\(8),
      R => '0'
    );
\mem_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(9),
      Q => \mem_rd_data_reg[31]_0\(9),
      R => '0'
    );
mem_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_0_63_0_2_n_0,
      DOB => mem_reg_0_63_0_2_n_1,
      DOC => mem_reg_0_63_0_2_n_2,
      DOD => NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_0_63_12_14_n_0,
      DOB => mem_reg_0_63_12_14_n_1,
      DOC => mem_reg_0_63_12_14_n_2,
      DOD => NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_0_63_15_17_n_0,
      DOB => mem_reg_0_63_15_17_n_1,
      DOC => mem_reg_0_63_15_17_n_2,
      DOD => NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_0_63_18_20_n_0,
      DOB => mem_reg_0_63_18_20_n_1,
      DOC => mem_reg_0_63_18_20_n_2,
      DOD => NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_0_63_21_23_n_0,
      DOB => mem_reg_0_63_21_23_n_1,
      DOC => mem_reg_0_63_21_23_n_2,
      DOD => NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_0_63_24_26_n_0,
      DOB => mem_reg_0_63_24_26_n_1,
      DOC => mem_reg_0_63_24_26_n_2,
      DOD => NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_0_63_27_29_n_0,
      DOB => mem_reg_0_63_27_29_n_1,
      DOC => mem_reg_0_63_27_29_n_2,
      DOD => NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_0_63_30_31_n_0,
      DOB => mem_reg_0_63_30_31_n_1,
      DOC => NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_0_63_3_5_n_0,
      DOB => mem_reg_0_63_3_5_n_1,
      DOC => mem_reg_0_63_3_5_n_2,
      DOD => NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_0_63_6_8_n_0,
      DOB => mem_reg_0_63_6_8_n_1,
      DOC => mem_reg_0_63_6_8_n_2,
      DOD => NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_0_63_9_11_n_0,
      DOB => mem_reg_0_63_9_11_n_1,
      DOC => mem_reg_0_63_9_11_n_2,
      DOD => NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_128_191_0_2_n_0,
      DOB => mem_reg_128_191_0_2_n_1,
      DOC => mem_reg_128_191_0_2_n_2,
      DOD => NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_128_191_12_14_n_0,
      DOB => mem_reg_128_191_12_14_n_1,
      DOC => mem_reg_128_191_12_14_n_2,
      DOD => NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_128_191_15_17_n_0,
      DOB => mem_reg_128_191_15_17_n_1,
      DOC => mem_reg_128_191_15_17_n_2,
      DOD => NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_128_191_18_20_n_0,
      DOB => mem_reg_128_191_18_20_n_1,
      DOC => mem_reg_128_191_18_20_n_2,
      DOD => NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_128_191_21_23_n_0,
      DOB => mem_reg_128_191_21_23_n_1,
      DOC => mem_reg_128_191_21_23_n_2,
      DOD => NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_128_191_24_26_n_0,
      DOB => mem_reg_128_191_24_26_n_1,
      DOC => mem_reg_128_191_24_26_n_2,
      DOD => NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_128_191_27_29_n_0,
      DOB => mem_reg_128_191_27_29_n_1,
      DOC => mem_reg_128_191_27_29_n_2,
      DOD => NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_128_191_30_31_n_0,
      DOB => mem_reg_128_191_30_31_n_1,
      DOC => NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_128_191_3_5_n_0,
      DOB => mem_reg_128_191_3_5_n_1,
      DOC => mem_reg_128_191_3_5_n_2,
      DOD => NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_128_191_6_8_n_0,
      DOB => mem_reg_128_191_6_8_n_1,
      DOC => mem_reg_128_191_6_8_n_2,
      DOD => NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_128_191_9_11_n_0,
      DOB => mem_reg_128_191_9_11_n_1,
      DOC => mem_reg_128_191_9_11_n_2,
      DOD => NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_192_255_0_2_n_0,
      DOB => mem_reg_192_255_0_2_n_1,
      DOC => mem_reg_192_255_0_2_n_2,
      DOD => NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_192_255_12_14_n_0,
      DOB => mem_reg_192_255_12_14_n_1,
      DOC => mem_reg_192_255_12_14_n_2,
      DOD => NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_192_255_15_17_n_0,
      DOB => mem_reg_192_255_15_17_n_1,
      DOC => mem_reg_192_255_15_17_n_2,
      DOD => NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_192_255_18_20_n_0,
      DOB => mem_reg_192_255_18_20_n_1,
      DOC => mem_reg_192_255_18_20_n_2,
      DOD => NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_192_255_21_23_n_0,
      DOB => mem_reg_192_255_21_23_n_1,
      DOC => mem_reg_192_255_21_23_n_2,
      DOD => NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_192_255_24_26_n_0,
      DOB => mem_reg_192_255_24_26_n_1,
      DOC => mem_reg_192_255_24_26_n_2,
      DOD => NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_192_255_27_29_n_0,
      DOB => mem_reg_192_255_27_29_n_1,
      DOC => mem_reg_192_255_27_29_n_2,
      DOD => NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_192_255_30_31_n_0,
      DOB => mem_reg_192_255_30_31_n_1,
      DOC => NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_192_255_3_5_n_0,
      DOB => mem_reg_192_255_3_5_n_1,
      DOC => mem_reg_192_255_3_5_n_2,
      DOD => NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_192_255_6_8_n_0,
      DOB => mem_reg_192_255_6_8_n_1,
      DOC => mem_reg_192_255_6_8_n_2,
      DOD => NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_192_255_9_11_n_0,
      DOB => mem_reg_192_255_9_11_n_1,
      DOC => mem_reg_192_255_9_11_n_2,
      DOD => NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_64_127_0_2_n_0,
      DOB => mem_reg_64_127_0_2_n_1,
      DOC => mem_reg_64_127_0_2_n_2,
      DOD => NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_64_127_12_14_n_0,
      DOB => mem_reg_64_127_12_14_n_1,
      DOC => mem_reg_64_127_12_14_n_2,
      DOD => NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_64_127_15_17_n_0,
      DOB => mem_reg_64_127_15_17_n_1,
      DOC => mem_reg_64_127_15_17_n_2,
      DOD => NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_64_127_18_20_n_0,
      DOB => mem_reg_64_127_18_20_n_1,
      DOC => mem_reg_64_127_18_20_n_2,
      DOD => NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_64_127_21_23_n_0,
      DOB => mem_reg_64_127_21_23_n_1,
      DOC => mem_reg_64_127_21_23_n_2,
      DOD => NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_64_127_24_26_n_0,
      DOB => mem_reg_64_127_24_26_n_1,
      DOC => mem_reg_64_127_24_26_n_2,
      DOD => NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_64_127_27_29_n_0,
      DOB => mem_reg_64_127_27_29_n_1,
      DOC => mem_reg_64_127_27_29_n_2,
      DOD => NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_64_127_30_31_n_0,
      DOB => mem_reg_64_127_30_31_n_1,
      DOC => NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_64_127_3_5_n_0,
      DOB => mem_reg_64_127_3_5_n_1,
      DOC => mem_reg_64_127_3_5_n_2,
      DOD => NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_64_127_6_8_n_0,
      DOB => mem_reg_64_127_6_8_n_1,
      DOC => mem_reg_64_127_6_8_n_2,
      DOD => NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_64_127_9_11_n_0,
      DOB => mem_reg_64_127_9_11_n_1,
      DOC => mem_reg_64_127_9_11_n_2,
      DOD => NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
\rd_addr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_addr_reg(0),
      O => \p_0_in__1\(0)
    );
\rd_addr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_addr_reg(0),
      I1 => rd_addr_reg(1),
      O => \p_0_in__1\(1)
    );
\rd_addr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_addr_reg(2),
      I1 => rd_addr_reg(1),
      I2 => rd_addr_reg(0),
      O => \p_0_in__1\(2)
    );
\rd_addr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_addr_reg(3),
      I1 => rd_addr_reg(0),
      I2 => rd_addr_reg(1),
      I3 => rd_addr_reg(2),
      O => \p_0_in__1\(3)
    );
\rd_addr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rd_addr_reg(4),
      I1 => rd_addr_reg(2),
      I2 => rd_addr_reg(1),
      I3 => rd_addr_reg(0),
      I4 => rd_addr_reg(3),
      O => \p_0_in__1\(4)
    );
\rd_addr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_addr_reg(5),
      I1 => rd_addr_reg(3),
      I2 => rd_addr_reg(0),
      I3 => rd_addr_reg(1),
      I4 => rd_addr_reg(2),
      I5 => rd_addr_reg(4),
      O => \p_0_in__1\(5)
    );
\rd_addr[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_addr_reg(6),
      I1 => \rd_addr[7]_i_2__0_n_0\,
      O => \p_0_in__1\(6)
    );
\rd_addr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_addr_reg(7),
      I1 => \rd_addr[7]_i_2__0_n_0\,
      I2 => rd_addr_reg(6),
      O => \p_0_in__1\(7)
    );
\rd_addr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_addr_reg(5),
      I1 => rd_addr_reg(3),
      I2 => rd_addr_reg(0),
      I3 => rd_addr_reg(1),
      I4 => rd_addr_reg(2),
      I5 => rd_addr_reg(4),
      O => \rd_addr[7]_i_2__0_n_0\
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => rd_addr_reg(0),
      R => \rd_addr_reg[0]_0\(0)
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => rd_addr_reg(1),
      R => \rd_addr_reg[0]_0\(0)
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => rd_addr_reg(2),
      R => \rd_addr_reg[0]_0\(0)
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => rd_addr_reg(3),
      R => \rd_addr_reg[0]_0\(0)
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => rd_addr_reg(4),
      R => \rd_addr_reg[0]_0\(0)
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => rd_addr_reg(5),
      R => \rd_addr_reg[0]_0\(0)
    );
\rd_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(6),
      Q => rd_addr_reg(6),
      R => \rd_addr_reg[0]_0\(0)
    );
\rd_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(7),
      Q => rd_addr_reg(7),
      R => \rd_addr_reg[0]_0\(0)
    );
\wr_addr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_addr_reg(0),
      O => \p_0_in__0\(0)
    );
\wr_addr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_addr_reg(0),
      I1 => wr_addr_reg(1),
      O => \p_0_in__0\(1)
    );
\wr_addr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_addr_reg(0),
      I1 => wr_addr_reg(1),
      I2 => wr_addr_reg(2),
      O => \p_0_in__0\(2)
    );
\wr_addr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_addr_reg(2),
      I1 => wr_addr_reg(1),
      I2 => wr_addr_reg(0),
      I3 => wr_addr_reg(3),
      O => \p_0_in__0\(3)
    );
\wr_addr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_addr_reg(3),
      I1 => wr_addr_reg(0),
      I2 => wr_addr_reg(1),
      I3 => wr_addr_reg(2),
      I4 => wr_addr_reg(4),
      O => \p_0_in__0\(4)
    );
\wr_addr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_addr_reg(2),
      I1 => wr_addr_reg(1),
      I2 => wr_addr_reg(0),
      I3 => wr_addr_reg(3),
      I4 => wr_addr_reg(4),
      I5 => wr_addr_reg(5),
      O => \p_0_in__0\(5)
    );
\wr_addr[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_addr[7]_i_2__0_n_0\,
      I1 => \^q\(0),
      O => \p_0_in__0\(6)
    );
\wr_addr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \wr_addr[7]_i_2__0_n_0\,
      I2 => \^q\(1),
      O => \p_0_in__0\(7)
    );
\wr_addr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => wr_addr_reg(5),
      I1 => wr_addr_reg(2),
      I2 => wr_addr_reg(1),
      I3 => wr_addr_reg(0),
      I4 => wr_addr_reg(3),
      I5 => wr_addr_reg(4),
      O => \wr_addr[7]_i_2__0_n_0\
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => wr_addr_reg(0),
      R => SR(0)
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => wr_addr_reg(1),
      R => SR(0)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => wr_addr_reg(2),
      R => SR(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => wr_addr_reg(3),
      R => SR(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => wr_addr_reg(4),
      R => SR(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => wr_addr_reg(5),
      R => SR(0)
    );
\wr_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \^q\(0),
      R => SR(0)
    );
\wr_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \^q\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_elastic_buffer_24 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_rd_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    swizzle_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_rd_data_reg[30]_0\ : in STD_LOGIC;
    \mem_rd_data_reg[27]_0\ : in STD_LOGIC;
    \mem_rd_data_reg[27]_1\ : in STD_LOGIC;
    \mem_rd_data_reg[30]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    device_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_addr_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_elastic_buffer_24 : entity is "elastic_buffer";
end system_rx_0_elastic_buffer_24;

architecture STRUCTURE of system_rx_0_elastic_buffer_24 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mem_rd_data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal mem_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_0 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_1 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_2 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_0 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_1 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_2 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_0 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_1 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_2 : STD_LOGIC;
  signal mem_reg_0_63_30_31_n_0 : STD_LOGIC;
  signal mem_reg_0_63_30_31_n_1 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal mem_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal mem_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal mem_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal mem_reg_128_191_12_14_n_0 : STD_LOGIC;
  signal mem_reg_128_191_12_14_n_1 : STD_LOGIC;
  signal mem_reg_128_191_12_14_n_2 : STD_LOGIC;
  signal mem_reg_128_191_15_17_n_0 : STD_LOGIC;
  signal mem_reg_128_191_15_17_n_1 : STD_LOGIC;
  signal mem_reg_128_191_15_17_n_2 : STD_LOGIC;
  signal mem_reg_128_191_18_20_n_0 : STD_LOGIC;
  signal mem_reg_128_191_18_20_n_1 : STD_LOGIC;
  signal mem_reg_128_191_18_20_n_2 : STD_LOGIC;
  signal mem_reg_128_191_21_23_n_0 : STD_LOGIC;
  signal mem_reg_128_191_21_23_n_1 : STD_LOGIC;
  signal mem_reg_128_191_21_23_n_2 : STD_LOGIC;
  signal mem_reg_128_191_24_26_n_0 : STD_LOGIC;
  signal mem_reg_128_191_24_26_n_1 : STD_LOGIC;
  signal mem_reg_128_191_24_26_n_2 : STD_LOGIC;
  signal mem_reg_128_191_27_29_n_0 : STD_LOGIC;
  signal mem_reg_128_191_27_29_n_1 : STD_LOGIC;
  signal mem_reg_128_191_27_29_n_2 : STD_LOGIC;
  signal mem_reg_128_191_30_31_n_0 : STD_LOGIC;
  signal mem_reg_128_191_30_31_n_1 : STD_LOGIC;
  signal mem_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal mem_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal mem_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal mem_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal mem_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal mem_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal mem_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal mem_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal mem_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal mem_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal mem_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal mem_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal mem_reg_192_255_12_14_n_0 : STD_LOGIC;
  signal mem_reg_192_255_12_14_n_1 : STD_LOGIC;
  signal mem_reg_192_255_12_14_n_2 : STD_LOGIC;
  signal mem_reg_192_255_15_17_n_0 : STD_LOGIC;
  signal mem_reg_192_255_15_17_n_1 : STD_LOGIC;
  signal mem_reg_192_255_15_17_n_2 : STD_LOGIC;
  signal mem_reg_192_255_18_20_n_0 : STD_LOGIC;
  signal mem_reg_192_255_18_20_n_1 : STD_LOGIC;
  signal mem_reg_192_255_18_20_n_2 : STD_LOGIC;
  signal mem_reg_192_255_21_23_n_0 : STD_LOGIC;
  signal mem_reg_192_255_21_23_n_1 : STD_LOGIC;
  signal mem_reg_192_255_21_23_n_2 : STD_LOGIC;
  signal mem_reg_192_255_24_26_n_0 : STD_LOGIC;
  signal mem_reg_192_255_24_26_n_1 : STD_LOGIC;
  signal mem_reg_192_255_24_26_n_2 : STD_LOGIC;
  signal mem_reg_192_255_27_29_n_0 : STD_LOGIC;
  signal mem_reg_192_255_27_29_n_1 : STD_LOGIC;
  signal mem_reg_192_255_27_29_n_2 : STD_LOGIC;
  signal mem_reg_192_255_30_31_n_0 : STD_LOGIC;
  signal mem_reg_192_255_30_31_n_1 : STD_LOGIC;
  signal mem_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal mem_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal mem_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal mem_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal mem_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal mem_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal mem_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal mem_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal mem_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_0 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_1 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_2 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_0 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_1 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_2 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_0 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_1 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_2 : STD_LOGIC;
  signal mem_reg_64_127_30_31_n_0 : STD_LOGIC;
  signal mem_reg_64_127_30_31_n_1 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rd_addr[7]_i_2_n_0\ : STD_LOGIC;
  signal rd_addr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_addr[7]_i_2_n_0\ : STD_LOGIC;
  signal wr_addr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_63_0_2 : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_63_0_2 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_0_2";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_12_14 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_12_14";
  attribute RTL_RAM_TYPE of mem_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_12_14 : label is 63;
  attribute ram_offset of mem_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_15_17 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_15_17";
  attribute RTL_RAM_TYPE of mem_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_15_17 : label is 63;
  attribute ram_offset of mem_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_18_20 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_18_20";
  attribute RTL_RAM_TYPE of mem_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_18_20 : label is 63;
  attribute ram_offset of mem_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_21_23 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_21_23";
  attribute RTL_RAM_TYPE of mem_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_21_23 : label is 63;
  attribute ram_offset of mem_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_24_26 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_24_26";
  attribute RTL_RAM_TYPE of mem_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_24_26 : label is 63;
  attribute ram_offset of mem_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_27_29 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_27_29";
  attribute RTL_RAM_TYPE of mem_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_27_29 : label is 63;
  attribute ram_offset of mem_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_30_31 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_63_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_30_31 : label is 63;
  attribute ram_offset of mem_reg_0_63_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_63_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_3_5 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_3_5";
  attribute RTL_RAM_TYPE of mem_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_3_5 : label is 63;
  attribute ram_offset of mem_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_6_8 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_6_8";
  attribute RTL_RAM_TYPE of mem_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_6_8 : label is 63;
  attribute ram_offset of mem_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_9_11 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_9_11";
  attribute RTL_RAM_TYPE of mem_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_9_11 : label is 63;
  attribute ram_offset of mem_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_0_2 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_0_2 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_0_2";
  attribute RTL_RAM_TYPE of mem_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_0_2 : label is 191;
  attribute ram_offset of mem_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_12_14 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_12_14";
  attribute RTL_RAM_TYPE of mem_reg_128_191_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_12_14 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_12_14 : label is 191;
  attribute ram_offset of mem_reg_128_191_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_128_191_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_15_17 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_15_17";
  attribute RTL_RAM_TYPE of mem_reg_128_191_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_15_17 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_15_17 : label is 191;
  attribute ram_offset of mem_reg_128_191_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_128_191_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_18_20 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_18_20";
  attribute RTL_RAM_TYPE of mem_reg_128_191_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_18_20 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_18_20 : label is 191;
  attribute ram_offset of mem_reg_128_191_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_128_191_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_21_23 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_21_23";
  attribute RTL_RAM_TYPE of mem_reg_128_191_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_21_23 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_21_23 : label is 191;
  attribute ram_offset of mem_reg_128_191_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_128_191_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_24_26 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_24_26";
  attribute RTL_RAM_TYPE of mem_reg_128_191_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_24_26 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_24_26 : label is 191;
  attribute ram_offset of mem_reg_128_191_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_128_191_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_27_29 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_27_29";
  attribute RTL_RAM_TYPE of mem_reg_128_191_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_27_29 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_27_29 : label is 191;
  attribute ram_offset of mem_reg_128_191_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_128_191_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_30_31 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_30_31";
  attribute RTL_RAM_TYPE of mem_reg_128_191_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_30_31 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_30_31 : label is 191;
  attribute ram_offset of mem_reg_128_191_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_128_191_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_3_5 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_3_5";
  attribute RTL_RAM_TYPE of mem_reg_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_3_5 : label is 191;
  attribute ram_offset of mem_reg_128_191_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_6_8 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_6_8";
  attribute RTL_RAM_TYPE of mem_reg_128_191_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_6_8 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_6_8 : label is 191;
  attribute ram_offset of mem_reg_128_191_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_9_11 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_9_11";
  attribute RTL_RAM_TYPE of mem_reg_128_191_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_9_11 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_9_11 : label is 191;
  attribute ram_offset of mem_reg_128_191_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_0_2 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_0_2 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_0_2";
  attribute RTL_RAM_TYPE of mem_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_0_2 : label is 255;
  attribute ram_offset of mem_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_12_14 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_12_14";
  attribute RTL_RAM_TYPE of mem_reg_192_255_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_12_14 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_12_14 : label is 255;
  attribute ram_offset of mem_reg_192_255_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_192_255_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_15_17 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_15_17";
  attribute RTL_RAM_TYPE of mem_reg_192_255_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_15_17 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_15_17 : label is 255;
  attribute ram_offset of mem_reg_192_255_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_192_255_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_18_20 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_18_20";
  attribute RTL_RAM_TYPE of mem_reg_192_255_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_18_20 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_18_20 : label is 255;
  attribute ram_offset of mem_reg_192_255_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_192_255_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_21_23 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_21_23";
  attribute RTL_RAM_TYPE of mem_reg_192_255_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_21_23 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_21_23 : label is 255;
  attribute ram_offset of mem_reg_192_255_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_192_255_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_24_26 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_24_26";
  attribute RTL_RAM_TYPE of mem_reg_192_255_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_24_26 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_24_26 : label is 255;
  attribute ram_offset of mem_reg_192_255_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_192_255_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_27_29 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_27_29";
  attribute RTL_RAM_TYPE of mem_reg_192_255_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_27_29 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_27_29 : label is 255;
  attribute ram_offset of mem_reg_192_255_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_192_255_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_30_31 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_30_31";
  attribute RTL_RAM_TYPE of mem_reg_192_255_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_30_31 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_30_31 : label is 255;
  attribute ram_offset of mem_reg_192_255_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_192_255_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_3_5 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_3_5";
  attribute RTL_RAM_TYPE of mem_reg_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_3_5 : label is 255;
  attribute ram_offset of mem_reg_192_255_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_6_8 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_6_8";
  attribute RTL_RAM_TYPE of mem_reg_192_255_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_6_8 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_6_8 : label is 255;
  attribute ram_offset of mem_reg_192_255_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_9_11 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_9_11";
  attribute RTL_RAM_TYPE of mem_reg_192_255_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_9_11 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_9_11 : label is 255;
  attribute ram_offset of mem_reg_192_255_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_0_2 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_0_2 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_0_2";
  attribute RTL_RAM_TYPE of mem_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_0_2 : label is 127;
  attribute ram_offset of mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_12_14 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_12_14";
  attribute RTL_RAM_TYPE of mem_reg_64_127_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_12_14 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_12_14 : label is 127;
  attribute ram_offset of mem_reg_64_127_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_64_127_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_15_17 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_15_17";
  attribute RTL_RAM_TYPE of mem_reg_64_127_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_15_17 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_15_17 : label is 127;
  attribute ram_offset of mem_reg_64_127_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_64_127_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_18_20 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_18_20";
  attribute RTL_RAM_TYPE of mem_reg_64_127_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_18_20 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_18_20 : label is 127;
  attribute ram_offset of mem_reg_64_127_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_64_127_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_21_23 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_21_23";
  attribute RTL_RAM_TYPE of mem_reg_64_127_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_21_23 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_21_23 : label is 127;
  attribute ram_offset of mem_reg_64_127_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_64_127_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_24_26 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_24_26";
  attribute RTL_RAM_TYPE of mem_reg_64_127_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_24_26 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_24_26 : label is 127;
  attribute ram_offset of mem_reg_64_127_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_64_127_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_27_29 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_27_29";
  attribute RTL_RAM_TYPE of mem_reg_64_127_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_27_29 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_27_29 : label is 127;
  attribute ram_offset of mem_reg_64_127_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_64_127_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_30_31 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_30_31";
  attribute RTL_RAM_TYPE of mem_reg_64_127_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_30_31 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_30_31 : label is 127;
  attribute ram_offset of mem_reg_64_127_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_64_127_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_3_5 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_3_5";
  attribute RTL_RAM_TYPE of mem_reg_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_3_5 : label is 127;
  attribute ram_offset of mem_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_6_8 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_6_8";
  attribute RTL_RAM_TYPE of mem_reg_64_127_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_6_8 : label is 127;
  attribute ram_offset of mem_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_9_11 : label is "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_9_11";
  attribute RTL_RAM_TYPE of mem_reg_64_127_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_9_11 : label is 127;
  attribute ram_offset of mem_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_64_127_9_11 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_addr[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_addr[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \wr_addr[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \wr_addr[4]_i_1\ : label is "soft_lutpair6";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\mem_rd_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_0_2_n_0,
      I1 => mem_reg_128_191_0_2_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_0_2_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_0_2_n_0,
      O => mem_rd_data0(0)
    );
\mem_rd_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_9_11_n_1,
      I1 => mem_reg_128_191_9_11_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_9_11_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_9_11_n_1,
      O => mem_rd_data0(10)
    );
\mem_rd_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_9_11_n_2,
      I1 => mem_reg_128_191_9_11_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_9_11_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_9_11_n_2,
      O => mem_rd_data0(11)
    );
\mem_rd_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_12_14_n_0,
      I1 => mem_reg_128_191_12_14_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_12_14_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_12_14_n_0,
      O => mem_rd_data0(12)
    );
\mem_rd_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_12_14_n_1,
      I1 => mem_reg_128_191_12_14_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_12_14_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_12_14_n_1,
      O => mem_rd_data0(13)
    );
\mem_rd_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_12_14_n_2,
      I1 => mem_reg_128_191_12_14_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_12_14_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_12_14_n_2,
      O => mem_rd_data0(14)
    );
\mem_rd_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_15_17_n_0,
      I1 => mem_reg_128_191_15_17_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_15_17_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_15_17_n_0,
      O => mem_rd_data0(15)
    );
\mem_rd_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_15_17_n_1,
      I1 => mem_reg_128_191_15_17_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_15_17_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_15_17_n_1,
      O => mem_rd_data0(16)
    );
\mem_rd_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_15_17_n_2,
      I1 => mem_reg_128_191_15_17_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_15_17_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_15_17_n_2,
      O => mem_rd_data0(17)
    );
\mem_rd_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_18_20_n_0,
      I1 => mem_reg_128_191_18_20_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_18_20_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_18_20_n_0,
      O => mem_rd_data0(18)
    );
\mem_rd_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_18_20_n_1,
      I1 => mem_reg_128_191_18_20_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_18_20_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_18_20_n_1,
      O => mem_rd_data0(19)
    );
\mem_rd_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_0_2_n_1,
      I1 => mem_reg_128_191_0_2_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_0_2_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_0_2_n_1,
      O => mem_rd_data0(1)
    );
\mem_rd_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_18_20_n_2,
      I1 => mem_reg_128_191_18_20_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_18_20_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_18_20_n_2,
      O => mem_rd_data0(20)
    );
\mem_rd_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_21_23_n_0,
      I1 => mem_reg_128_191_21_23_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_21_23_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_21_23_n_0,
      O => mem_rd_data0(21)
    );
\mem_rd_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_21_23_n_1,
      I1 => mem_reg_128_191_21_23_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_21_23_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_21_23_n_1,
      O => mem_rd_data0(22)
    );
\mem_rd_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_21_23_n_2,
      I1 => mem_reg_128_191_21_23_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_21_23_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_21_23_n_2,
      O => mem_rd_data0(23)
    );
\mem_rd_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_24_26_n_0,
      I1 => mem_reg_128_191_24_26_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_24_26_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_24_26_n_0,
      O => mem_rd_data0(24)
    );
\mem_rd_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_24_26_n_1,
      I1 => mem_reg_128_191_24_26_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_24_26_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_24_26_n_1,
      O => mem_rd_data0(25)
    );
\mem_rd_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_24_26_n_2,
      I1 => mem_reg_128_191_24_26_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_24_26_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_24_26_n_2,
      O => mem_rd_data0(26)
    );
\mem_rd_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_27_29_n_0,
      I1 => mem_reg_128_191_27_29_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_27_29_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_27_29_n_0,
      O => mem_rd_data0(27)
    );
\mem_rd_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_27_29_n_1,
      I1 => mem_reg_128_191_27_29_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_27_29_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_27_29_n_1,
      O => mem_rd_data0(28)
    );
\mem_rd_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_27_29_n_2,
      I1 => mem_reg_128_191_27_29_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_27_29_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_27_29_n_2,
      O => mem_rd_data0(29)
    );
\mem_rd_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_0_2_n_2,
      I1 => mem_reg_128_191_0_2_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_0_2_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_0_2_n_2,
      O => mem_rd_data0(2)
    );
\mem_rd_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_30_31_n_0,
      I1 => mem_reg_128_191_30_31_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_30_31_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_30_31_n_0,
      O => mem_rd_data0(30)
    );
\mem_rd_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_30_31_n_1,
      I1 => mem_reg_128_191_30_31_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_30_31_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_30_31_n_1,
      O => mem_rd_data0(31)
    );
\mem_rd_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_3_5_n_0,
      I1 => mem_reg_128_191_3_5_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_3_5_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_3_5_n_0,
      O => mem_rd_data0(3)
    );
\mem_rd_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_3_5_n_1,
      I1 => mem_reg_128_191_3_5_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_3_5_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_3_5_n_1,
      O => mem_rd_data0(4)
    );
\mem_rd_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_3_5_n_2,
      I1 => mem_reg_128_191_3_5_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_3_5_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_3_5_n_2,
      O => mem_rd_data0(5)
    );
\mem_rd_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_6_8_n_0,
      I1 => mem_reg_128_191_6_8_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_6_8_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_6_8_n_0,
      O => mem_rd_data0(6)
    );
\mem_rd_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_6_8_n_1,
      I1 => mem_reg_128_191_6_8_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_6_8_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_6_8_n_1,
      O => mem_rd_data0(7)
    );
\mem_rd_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_6_8_n_2,
      I1 => mem_reg_128_191_6_8_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_6_8_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_6_8_n_2,
      O => mem_rd_data0(8)
    );
\mem_rd_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_9_11_n_0,
      I1 => mem_reg_128_191_9_11_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_9_11_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_9_11_n_0,
      O => mem_rd_data0(9)
    );
\mem_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(0),
      Q => \mem_rd_data_reg[31]_0\(0),
      R => '0'
    );
\mem_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(10),
      Q => \mem_rd_data_reg[31]_0\(10),
      R => '0'
    );
\mem_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(11),
      Q => \mem_rd_data_reg[31]_0\(11),
      R => '0'
    );
\mem_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(12),
      Q => \mem_rd_data_reg[31]_0\(12),
      R => '0'
    );
\mem_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(13),
      Q => \mem_rd_data_reg[31]_0\(13),
      R => '0'
    );
\mem_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(14),
      Q => \mem_rd_data_reg[31]_0\(14),
      R => '0'
    );
\mem_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(15),
      Q => \mem_rd_data_reg[31]_0\(15),
      R => '0'
    );
\mem_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(16),
      Q => \mem_rd_data_reg[31]_0\(16),
      R => '0'
    );
\mem_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(17),
      Q => \mem_rd_data_reg[31]_0\(17),
      R => '0'
    );
\mem_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(18),
      Q => \mem_rd_data_reg[31]_0\(18),
      R => '0'
    );
\mem_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(19),
      Q => \mem_rd_data_reg[31]_0\(19),
      R => '0'
    );
\mem_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(1),
      Q => \mem_rd_data_reg[31]_0\(1),
      R => '0'
    );
\mem_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(20),
      Q => \mem_rd_data_reg[31]_0\(20),
      R => '0'
    );
\mem_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(21),
      Q => \mem_rd_data_reg[31]_0\(21),
      R => '0'
    );
\mem_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(22),
      Q => \mem_rd_data_reg[31]_0\(22),
      R => '0'
    );
\mem_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(23),
      Q => \mem_rd_data_reg[31]_0\(23),
      R => '0'
    );
\mem_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(24),
      Q => \mem_rd_data_reg[31]_0\(24),
      R => '0'
    );
\mem_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(25),
      Q => \mem_rd_data_reg[31]_0\(25),
      R => '0'
    );
\mem_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(26),
      Q => \mem_rd_data_reg[31]_0\(26),
      R => '0'
    );
\mem_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(27),
      Q => \mem_rd_data_reg[31]_0\(27),
      R => '0'
    );
\mem_rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(28),
      Q => \mem_rd_data_reg[31]_0\(28),
      R => '0'
    );
\mem_rd_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(29),
      Q => \mem_rd_data_reg[31]_0\(29),
      R => '0'
    );
\mem_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(2),
      Q => \mem_rd_data_reg[31]_0\(2),
      R => '0'
    );
\mem_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(30),
      Q => \mem_rd_data_reg[31]_0\(30),
      R => '0'
    );
\mem_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(31),
      Q => \mem_rd_data_reg[31]_0\(31),
      R => '0'
    );
\mem_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(3),
      Q => \mem_rd_data_reg[31]_0\(3),
      R => '0'
    );
\mem_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(4),
      Q => \mem_rd_data_reg[31]_0\(4),
      R => '0'
    );
\mem_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(5),
      Q => \mem_rd_data_reg[31]_0\(5),
      R => '0'
    );
\mem_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(6),
      Q => \mem_rd_data_reg[31]_0\(6),
      R => '0'
    );
\mem_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(7),
      Q => \mem_rd_data_reg[31]_0\(7),
      R => '0'
    );
\mem_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(8),
      Q => \mem_rd_data_reg[31]_0\(8),
      R => '0'
    );
\mem_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(9),
      Q => \mem_rd_data_reg[31]_0\(9),
      R => '0'
    );
mem_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_0_63_0_2_n_0,
      DOB => mem_reg_0_63_0_2_n_1,
      DOC => mem_reg_0_63_0_2_n_2,
      DOD => NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_0_63_12_14_n_0,
      DOB => mem_reg_0_63_12_14_n_1,
      DOC => mem_reg_0_63_12_14_n_2,
      DOD => NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_0_63_15_17_n_0,
      DOB => mem_reg_0_63_15_17_n_1,
      DOC => mem_reg_0_63_15_17_n_2,
      DOD => NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_0_63_18_20_n_0,
      DOB => mem_reg_0_63_18_20_n_1,
      DOC => mem_reg_0_63_18_20_n_2,
      DOD => NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_0_63_21_23_n_0,
      DOB => mem_reg_0_63_21_23_n_1,
      DOC => mem_reg_0_63_21_23_n_2,
      DOD => NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_0_63_24_26_n_0,
      DOB => mem_reg_0_63_24_26_n_1,
      DOC => mem_reg_0_63_24_26_n_2,
      DOD => NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_0_63_27_29_n_0,
      DOB => mem_reg_0_63_27_29_n_1,
      DOC => mem_reg_0_63_27_29_n_2,
      DOD => NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_0_63_30_31_n_0,
      DOB => mem_reg_0_63_30_31_n_1,
      DOC => NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_0_63_3_5_n_0,
      DOB => mem_reg_0_63_3_5_n_1,
      DOC => mem_reg_0_63_3_5_n_2,
      DOD => NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_0_63_6_8_n_0,
      DOB => mem_reg_0_63_6_8_n_1,
      DOC => mem_reg_0_63_6_8_n_2,
      DOD => NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_0_63_9_11_n_0,
      DOB => mem_reg_0_63_9_11_n_1,
      DOC => mem_reg_0_63_9_11_n_2,
      DOD => NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_128_191_0_2_n_0,
      DOB => mem_reg_128_191_0_2_n_1,
      DOC => mem_reg_128_191_0_2_n_2,
      DOD => NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_128_191_12_14_n_0,
      DOB => mem_reg_128_191_12_14_n_1,
      DOC => mem_reg_128_191_12_14_n_2,
      DOD => NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_128_191_15_17_n_0,
      DOB => mem_reg_128_191_15_17_n_1,
      DOC => mem_reg_128_191_15_17_n_2,
      DOD => NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_128_191_18_20_n_0,
      DOB => mem_reg_128_191_18_20_n_1,
      DOC => mem_reg_128_191_18_20_n_2,
      DOD => NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_128_191_21_23_n_0,
      DOB => mem_reg_128_191_21_23_n_1,
      DOC => mem_reg_128_191_21_23_n_2,
      DOD => NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_128_191_24_26_n_0,
      DOB => mem_reg_128_191_24_26_n_1,
      DOC => mem_reg_128_191_24_26_n_2,
      DOD => NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_128_191_27_29_n_0,
      DOB => mem_reg_128_191_27_29_n_1,
      DOC => mem_reg_128_191_27_29_n_2,
      DOD => NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_128_191_30_31_n_0,
      DOB => mem_reg_128_191_30_31_n_1,
      DOC => NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_128_191_3_5_n_0,
      DOB => mem_reg_128_191_3_5_n_1,
      DOC => mem_reg_128_191_3_5_n_2,
      DOD => NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_128_191_6_8_n_0,
      DOB => mem_reg_128_191_6_8_n_1,
      DOC => mem_reg_128_191_6_8_n_2,
      DOD => NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_128_191_9_11_n_0,
      DOB => mem_reg_128_191_9_11_n_1,
      DOC => mem_reg_128_191_9_11_n_2,
      DOD => NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_192_255_0_2_n_0,
      DOB => mem_reg_192_255_0_2_n_1,
      DOC => mem_reg_192_255_0_2_n_2,
      DOD => NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_192_255_12_14_n_0,
      DOB => mem_reg_192_255_12_14_n_1,
      DOC => mem_reg_192_255_12_14_n_2,
      DOD => NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_192_255_15_17_n_0,
      DOB => mem_reg_192_255_15_17_n_1,
      DOC => mem_reg_192_255_15_17_n_2,
      DOD => NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_192_255_18_20_n_0,
      DOB => mem_reg_192_255_18_20_n_1,
      DOC => mem_reg_192_255_18_20_n_2,
      DOD => NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_192_255_21_23_n_0,
      DOB => mem_reg_192_255_21_23_n_1,
      DOC => mem_reg_192_255_21_23_n_2,
      DOD => NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_192_255_24_26_n_0,
      DOB => mem_reg_192_255_24_26_n_1,
      DOC => mem_reg_192_255_24_26_n_2,
      DOD => NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_192_255_27_29_n_0,
      DOB => mem_reg_192_255_27_29_n_1,
      DOC => mem_reg_192_255_27_29_n_2,
      DOD => NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_192_255_30_31_n_0,
      DOB => mem_reg_192_255_30_31_n_1,
      DOC => NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_192_255_3_5_n_0,
      DOB => mem_reg_192_255_3_5_n_1,
      DOC => mem_reg_192_255_3_5_n_2,
      DOD => NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_192_255_6_8_n_0,
      DOB => mem_reg_192_255_6_8_n_1,
      DOC => mem_reg_192_255_6_8_n_2,
      DOD => NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_192_255_9_11_n_0,
      DOB => mem_reg_192_255_9_11_n_1,
      DOC => mem_reg_192_255_9_11_n_2,
      DOD => NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_64_127_0_2_n_0,
      DOB => mem_reg_64_127_0_2_n_1,
      DOC => mem_reg_64_127_0_2_n_2,
      DOD => NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_64_127_12_14_n_0,
      DOB => mem_reg_64_127_12_14_n_1,
      DOC => mem_reg_64_127_12_14_n_2,
      DOD => NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_64_127_15_17_n_0,
      DOB => mem_reg_64_127_15_17_n_1,
      DOC => mem_reg_64_127_15_17_n_2,
      DOD => NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_64_127_18_20_n_0,
      DOB => mem_reg_64_127_18_20_n_1,
      DOC => mem_reg_64_127_18_20_n_2,
      DOD => NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_64_127_21_23_n_0,
      DOB => mem_reg_64_127_21_23_n_1,
      DOC => mem_reg_64_127_21_23_n_2,
      DOD => NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_64_127_24_26_n_0,
      DOB => mem_reg_64_127_24_26_n_1,
      DOC => mem_reg_64_127_24_26_n_2,
      DOD => NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_64_127_27_29_n_0,
      DOB => mem_reg_64_127_27_29_n_1,
      DOC => mem_reg_64_127_27_29_n_2,
      DOD => NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_64_127_30_31_n_0,
      DOB => mem_reg_64_127_30_31_n_1,
      DOC => NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_64_127_3_5_n_0,
      DOB => mem_reg_64_127_3_5_n_1,
      DOC => mem_reg_64_127_3_5_n_2,
      DOD => NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_64_127_6_8_n_0,
      DOB => mem_reg_64_127_6_8_n_1,
      DOC => mem_reg_64_127_6_8_n_2,
      DOD => NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_64_127_9_11_n_0,
      DOB => mem_reg_64_127_9_11_n_1,
      DOC => mem_reg_64_127_9_11_n_2,
      DOD => NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
\rd_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_addr_reg(0),
      O => \p_0_in__1\(0)
    );
\rd_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_addr_reg(0),
      I1 => rd_addr_reg(1),
      O => \p_0_in__1\(1)
    );
\rd_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_addr_reg(2),
      I1 => rd_addr_reg(1),
      I2 => rd_addr_reg(0),
      O => \p_0_in__1\(2)
    );
\rd_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_addr_reg(3),
      I1 => rd_addr_reg(0),
      I2 => rd_addr_reg(1),
      I3 => rd_addr_reg(2),
      O => \p_0_in__1\(3)
    );
\rd_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rd_addr_reg(4),
      I1 => rd_addr_reg(2),
      I2 => rd_addr_reg(1),
      I3 => rd_addr_reg(0),
      I4 => rd_addr_reg(3),
      O => \p_0_in__1\(4)
    );
\rd_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_addr_reg(5),
      I1 => rd_addr_reg(3),
      I2 => rd_addr_reg(0),
      I3 => rd_addr_reg(1),
      I4 => rd_addr_reg(2),
      I5 => rd_addr_reg(4),
      O => \p_0_in__1\(5)
    );
\rd_addr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_addr_reg(6),
      I1 => \rd_addr[7]_i_2_n_0\,
      O => \p_0_in__1\(6)
    );
\rd_addr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_addr_reg(7),
      I1 => \rd_addr[7]_i_2_n_0\,
      I2 => rd_addr_reg(6),
      O => \p_0_in__1\(7)
    );
\rd_addr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_addr_reg(5),
      I1 => rd_addr_reg(3),
      I2 => rd_addr_reg(0),
      I3 => rd_addr_reg(1),
      I4 => rd_addr_reg(2),
      I5 => rd_addr_reg(4),
      O => \rd_addr[7]_i_2_n_0\
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => rd_addr_reg(0),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => rd_addr_reg(1),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => rd_addr_reg(2),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => rd_addr_reg(3),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => rd_addr_reg(4),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => rd_addr_reg(5),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(6),
      Q => rd_addr_reg(6),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(7),
      Q => rd_addr_reg(7),
      R => \rd_addr_reg[7]_0\(0)
    );
\wr_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_addr_reg(0),
      O => \p_0_in__0\(0)
    );
\wr_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_addr_reg(0),
      I1 => wr_addr_reg(1),
      O => \p_0_in__0\(1)
    );
\wr_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_addr_reg(0),
      I1 => wr_addr_reg(1),
      I2 => wr_addr_reg(2),
      O => \p_0_in__0\(2)
    );
\wr_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_addr_reg(2),
      I1 => wr_addr_reg(1),
      I2 => wr_addr_reg(0),
      I3 => wr_addr_reg(3),
      O => \p_0_in__0\(3)
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_addr_reg(3),
      I1 => wr_addr_reg(0),
      I2 => wr_addr_reg(1),
      I3 => wr_addr_reg(2),
      I4 => wr_addr_reg(4),
      O => \p_0_in__0\(4)
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_addr_reg(2),
      I1 => wr_addr_reg(1),
      I2 => wr_addr_reg(0),
      I3 => wr_addr_reg(3),
      I4 => wr_addr_reg(4),
      I5 => wr_addr_reg(5),
      O => \p_0_in__0\(5)
    );
\wr_addr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_addr[7]_i_2_n_0\,
      I1 => \^q\(0),
      O => \p_0_in__0\(6)
    );
\wr_addr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \wr_addr[7]_i_2_n_0\,
      I2 => \^q\(1),
      O => \p_0_in__0\(7)
    );
\wr_addr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => wr_addr_reg(5),
      I1 => wr_addr_reg(2),
      I2 => wr_addr_reg(1),
      I3 => wr_addr_reg(0),
      I4 => wr_addr_reg(3),
      I5 => wr_addr_reg(4),
      O => \wr_addr[7]_i_2_n_0\
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => wr_addr_reg(0),
      R => SR(0)
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => wr_addr_reg(1),
      R => SR(0)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => wr_addr_reg(2),
      R => SR(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => wr_addr_reg(3),
      R => SR(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => wr_addr_reg(4),
      R => SR(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => wr_addr_reg(5),
      R => SR(0)
    );
\wr_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \^q\(0),
      R => SR(0)
    );
\wr_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \^q\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_elastic_buffer_8 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_rd_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    swizzle_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_rd_data_reg[30]_0\ : in STD_LOGIC;
    \mem_rd_data_reg[27]_0\ : in STD_LOGIC;
    \mem_rd_data_reg[27]_1\ : in STD_LOGIC;
    \mem_rd_data_reg[30]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    device_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_addr_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_elastic_buffer_8 : entity is "elastic_buffer";
end system_rx_0_elastic_buffer_8;

architecture STRUCTURE of system_rx_0_elastic_buffer_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mem_rd_data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal mem_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_0 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_1 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_2 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_0 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_1 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_2 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_0 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_1 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_2 : STD_LOGIC;
  signal mem_reg_0_63_30_31_n_0 : STD_LOGIC;
  signal mem_reg_0_63_30_31_n_1 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal mem_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal mem_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal mem_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal mem_reg_128_191_12_14_n_0 : STD_LOGIC;
  signal mem_reg_128_191_12_14_n_1 : STD_LOGIC;
  signal mem_reg_128_191_12_14_n_2 : STD_LOGIC;
  signal mem_reg_128_191_15_17_n_0 : STD_LOGIC;
  signal mem_reg_128_191_15_17_n_1 : STD_LOGIC;
  signal mem_reg_128_191_15_17_n_2 : STD_LOGIC;
  signal mem_reg_128_191_18_20_n_0 : STD_LOGIC;
  signal mem_reg_128_191_18_20_n_1 : STD_LOGIC;
  signal mem_reg_128_191_18_20_n_2 : STD_LOGIC;
  signal mem_reg_128_191_21_23_n_0 : STD_LOGIC;
  signal mem_reg_128_191_21_23_n_1 : STD_LOGIC;
  signal mem_reg_128_191_21_23_n_2 : STD_LOGIC;
  signal mem_reg_128_191_24_26_n_0 : STD_LOGIC;
  signal mem_reg_128_191_24_26_n_1 : STD_LOGIC;
  signal mem_reg_128_191_24_26_n_2 : STD_LOGIC;
  signal mem_reg_128_191_27_29_n_0 : STD_LOGIC;
  signal mem_reg_128_191_27_29_n_1 : STD_LOGIC;
  signal mem_reg_128_191_27_29_n_2 : STD_LOGIC;
  signal mem_reg_128_191_30_31_n_0 : STD_LOGIC;
  signal mem_reg_128_191_30_31_n_1 : STD_LOGIC;
  signal mem_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal mem_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal mem_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal mem_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal mem_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal mem_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal mem_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal mem_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal mem_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal mem_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal mem_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal mem_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal mem_reg_192_255_12_14_n_0 : STD_LOGIC;
  signal mem_reg_192_255_12_14_n_1 : STD_LOGIC;
  signal mem_reg_192_255_12_14_n_2 : STD_LOGIC;
  signal mem_reg_192_255_15_17_n_0 : STD_LOGIC;
  signal mem_reg_192_255_15_17_n_1 : STD_LOGIC;
  signal mem_reg_192_255_15_17_n_2 : STD_LOGIC;
  signal mem_reg_192_255_18_20_n_0 : STD_LOGIC;
  signal mem_reg_192_255_18_20_n_1 : STD_LOGIC;
  signal mem_reg_192_255_18_20_n_2 : STD_LOGIC;
  signal mem_reg_192_255_21_23_n_0 : STD_LOGIC;
  signal mem_reg_192_255_21_23_n_1 : STD_LOGIC;
  signal mem_reg_192_255_21_23_n_2 : STD_LOGIC;
  signal mem_reg_192_255_24_26_n_0 : STD_LOGIC;
  signal mem_reg_192_255_24_26_n_1 : STD_LOGIC;
  signal mem_reg_192_255_24_26_n_2 : STD_LOGIC;
  signal mem_reg_192_255_27_29_n_0 : STD_LOGIC;
  signal mem_reg_192_255_27_29_n_1 : STD_LOGIC;
  signal mem_reg_192_255_27_29_n_2 : STD_LOGIC;
  signal mem_reg_192_255_30_31_n_0 : STD_LOGIC;
  signal mem_reg_192_255_30_31_n_1 : STD_LOGIC;
  signal mem_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal mem_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal mem_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal mem_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal mem_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal mem_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal mem_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal mem_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal mem_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_0 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_1 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_2 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_0 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_1 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_2 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_0 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_1 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_2 : STD_LOGIC;
  signal mem_reg_64_127_30_31_n_0 : STD_LOGIC;
  signal mem_reg_64_127_30_31_n_1 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rd_addr[7]_i_2__1_n_0\ : STD_LOGIC;
  signal rd_addr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_addr[7]_i_2__1_n_0\ : STD_LOGIC;
  signal wr_addr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_63_0_2 : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_63_0_2 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_0_2";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_12_14 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_12_14";
  attribute RTL_RAM_TYPE of mem_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_12_14 : label is 63;
  attribute ram_offset of mem_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_15_17 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_15_17";
  attribute RTL_RAM_TYPE of mem_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_15_17 : label is 63;
  attribute ram_offset of mem_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_18_20 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_18_20";
  attribute RTL_RAM_TYPE of mem_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_18_20 : label is 63;
  attribute ram_offset of mem_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_21_23 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_21_23";
  attribute RTL_RAM_TYPE of mem_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_21_23 : label is 63;
  attribute ram_offset of mem_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_24_26 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_24_26";
  attribute RTL_RAM_TYPE of mem_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_24_26 : label is 63;
  attribute ram_offset of mem_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_27_29 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_27_29";
  attribute RTL_RAM_TYPE of mem_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_27_29 : label is 63;
  attribute ram_offset of mem_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_30_31 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_63_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_30_31 : label is 63;
  attribute ram_offset of mem_reg_0_63_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_63_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_3_5 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_3_5";
  attribute RTL_RAM_TYPE of mem_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_3_5 : label is 63;
  attribute ram_offset of mem_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_6_8 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_6_8";
  attribute RTL_RAM_TYPE of mem_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_6_8 : label is 63;
  attribute ram_offset of mem_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_0_63_9_11 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_9_11";
  attribute RTL_RAM_TYPE of mem_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_9_11 : label is 63;
  attribute ram_offset of mem_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_0_2 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_0_2 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_0_2";
  attribute RTL_RAM_TYPE of mem_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_0_2 : label is 191;
  attribute ram_offset of mem_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_12_14 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_12_14";
  attribute RTL_RAM_TYPE of mem_reg_128_191_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_12_14 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_12_14 : label is 191;
  attribute ram_offset of mem_reg_128_191_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_128_191_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_15_17 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_15_17";
  attribute RTL_RAM_TYPE of mem_reg_128_191_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_15_17 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_15_17 : label is 191;
  attribute ram_offset of mem_reg_128_191_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_128_191_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_18_20 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_18_20";
  attribute RTL_RAM_TYPE of mem_reg_128_191_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_18_20 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_18_20 : label is 191;
  attribute ram_offset of mem_reg_128_191_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_128_191_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_21_23 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_21_23";
  attribute RTL_RAM_TYPE of mem_reg_128_191_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_21_23 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_21_23 : label is 191;
  attribute ram_offset of mem_reg_128_191_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_128_191_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_24_26 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_24_26";
  attribute RTL_RAM_TYPE of mem_reg_128_191_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_24_26 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_24_26 : label is 191;
  attribute ram_offset of mem_reg_128_191_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_128_191_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_27_29 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_27_29";
  attribute RTL_RAM_TYPE of mem_reg_128_191_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_27_29 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_27_29 : label is 191;
  attribute ram_offset of mem_reg_128_191_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_128_191_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_30_31 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_30_31";
  attribute RTL_RAM_TYPE of mem_reg_128_191_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_30_31 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_30_31 : label is 191;
  attribute ram_offset of mem_reg_128_191_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_128_191_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_3_5 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_3_5";
  attribute RTL_RAM_TYPE of mem_reg_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_3_5 : label is 191;
  attribute ram_offset of mem_reg_128_191_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_6_8 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_6_8";
  attribute RTL_RAM_TYPE of mem_reg_128_191_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_6_8 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_6_8 : label is 191;
  attribute ram_offset of mem_reg_128_191_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_128_191_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_128_191_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_128_191_9_11 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_9_11";
  attribute RTL_RAM_TYPE of mem_reg_128_191_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_128_191_9_11 : label is 128;
  attribute ram_addr_end of mem_reg_128_191_9_11 : label is 191;
  attribute ram_offset of mem_reg_128_191_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_128_191_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_0_2 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_0_2 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_0_2";
  attribute RTL_RAM_TYPE of mem_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_0_2 : label is 255;
  attribute ram_offset of mem_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_12_14 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_12_14";
  attribute RTL_RAM_TYPE of mem_reg_192_255_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_12_14 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_12_14 : label is 255;
  attribute ram_offset of mem_reg_192_255_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_192_255_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_15_17 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_15_17";
  attribute RTL_RAM_TYPE of mem_reg_192_255_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_15_17 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_15_17 : label is 255;
  attribute ram_offset of mem_reg_192_255_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_192_255_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_18_20 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_18_20";
  attribute RTL_RAM_TYPE of mem_reg_192_255_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_18_20 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_18_20 : label is 255;
  attribute ram_offset of mem_reg_192_255_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_192_255_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_21_23 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_21_23";
  attribute RTL_RAM_TYPE of mem_reg_192_255_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_21_23 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_21_23 : label is 255;
  attribute ram_offset of mem_reg_192_255_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_192_255_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_24_26 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_24_26";
  attribute RTL_RAM_TYPE of mem_reg_192_255_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_24_26 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_24_26 : label is 255;
  attribute ram_offset of mem_reg_192_255_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_192_255_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_27_29 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_27_29";
  attribute RTL_RAM_TYPE of mem_reg_192_255_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_27_29 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_27_29 : label is 255;
  attribute ram_offset of mem_reg_192_255_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_192_255_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_30_31 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_30_31";
  attribute RTL_RAM_TYPE of mem_reg_192_255_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_30_31 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_30_31 : label is 255;
  attribute ram_offset of mem_reg_192_255_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_192_255_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_3_5 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_3_5";
  attribute RTL_RAM_TYPE of mem_reg_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_3_5 : label is 255;
  attribute ram_offset of mem_reg_192_255_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_6_8 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_6_8";
  attribute RTL_RAM_TYPE of mem_reg_192_255_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_6_8 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_6_8 : label is 255;
  attribute ram_offset of mem_reg_192_255_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_192_255_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_192_255_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_192_255_9_11 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_9_11";
  attribute RTL_RAM_TYPE of mem_reg_192_255_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_192_255_9_11 : label is 192;
  attribute ram_addr_end of mem_reg_192_255_9_11 : label is 255;
  attribute ram_offset of mem_reg_192_255_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_192_255_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_0_2 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_0_2 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_0_2";
  attribute RTL_RAM_TYPE of mem_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_0_2 : label is 127;
  attribute ram_offset of mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_12_14 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_12_14 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_12_14";
  attribute RTL_RAM_TYPE of mem_reg_64_127_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_12_14 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_12_14 : label is 127;
  attribute ram_offset of mem_reg_64_127_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_64_127_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_15_17 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_15_17 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_15_17";
  attribute RTL_RAM_TYPE of mem_reg_64_127_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_15_17 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_15_17 : label is 127;
  attribute ram_offset of mem_reg_64_127_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_64_127_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_18_20 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_18_20 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_18_20";
  attribute RTL_RAM_TYPE of mem_reg_64_127_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_18_20 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_18_20 : label is 127;
  attribute ram_offset of mem_reg_64_127_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_64_127_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_21_23 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_21_23 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_21_23";
  attribute RTL_RAM_TYPE of mem_reg_64_127_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_21_23 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_21_23 : label is 127;
  attribute ram_offset of mem_reg_64_127_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_64_127_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_24_26 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_24_26 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_24_26";
  attribute RTL_RAM_TYPE of mem_reg_64_127_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_24_26 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_24_26 : label is 127;
  attribute ram_offset of mem_reg_64_127_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_64_127_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_27_29 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_27_29 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_27_29";
  attribute RTL_RAM_TYPE of mem_reg_64_127_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_27_29 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_27_29 : label is 127;
  attribute ram_offset of mem_reg_64_127_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_64_127_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_30_31 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_30_31 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_30_31";
  attribute RTL_RAM_TYPE of mem_reg_64_127_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_30_31 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_30_31 : label is 127;
  attribute ram_offset of mem_reg_64_127_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_64_127_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_3_5 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_3_5 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_3_5";
  attribute RTL_RAM_TYPE of mem_reg_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_3_5 : label is 127;
  attribute ram_offset of mem_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_6_8 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_6_8 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_6_8";
  attribute RTL_RAM_TYPE of mem_reg_64_127_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_6_8 : label is 127;
  attribute ram_offset of mem_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_9_11 : label is 8192;
  attribute RTL_RAM_NAME of mem_reg_64_127_9_11 : label is "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_9_11";
  attribute RTL_RAM_TYPE of mem_reg_64_127_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_9_11 : label is 127;
  attribute ram_offset of mem_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_64_127_9_11 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_addr[3]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rd_addr[4]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \wr_addr[3]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \wr_addr[4]_i_1__1\ : label is "soft_lutpair13";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\mem_rd_data[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_0_2_n_0,
      I1 => mem_reg_128_191_0_2_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_0_2_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_0_2_n_0,
      O => mem_rd_data0(0)
    );
\mem_rd_data[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_9_11_n_1,
      I1 => mem_reg_128_191_9_11_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_9_11_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_9_11_n_1,
      O => mem_rd_data0(10)
    );
\mem_rd_data[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_9_11_n_2,
      I1 => mem_reg_128_191_9_11_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_9_11_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_9_11_n_2,
      O => mem_rd_data0(11)
    );
\mem_rd_data[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_12_14_n_0,
      I1 => mem_reg_128_191_12_14_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_12_14_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_12_14_n_0,
      O => mem_rd_data0(12)
    );
\mem_rd_data[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_12_14_n_1,
      I1 => mem_reg_128_191_12_14_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_12_14_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_12_14_n_1,
      O => mem_rd_data0(13)
    );
\mem_rd_data[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_12_14_n_2,
      I1 => mem_reg_128_191_12_14_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_12_14_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_12_14_n_2,
      O => mem_rd_data0(14)
    );
\mem_rd_data[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_15_17_n_0,
      I1 => mem_reg_128_191_15_17_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_15_17_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_15_17_n_0,
      O => mem_rd_data0(15)
    );
\mem_rd_data[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_15_17_n_1,
      I1 => mem_reg_128_191_15_17_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_15_17_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_15_17_n_1,
      O => mem_rd_data0(16)
    );
\mem_rd_data[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_15_17_n_2,
      I1 => mem_reg_128_191_15_17_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_15_17_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_15_17_n_2,
      O => mem_rd_data0(17)
    );
\mem_rd_data[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_18_20_n_0,
      I1 => mem_reg_128_191_18_20_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_18_20_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_18_20_n_0,
      O => mem_rd_data0(18)
    );
\mem_rd_data[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_18_20_n_1,
      I1 => mem_reg_128_191_18_20_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_18_20_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_18_20_n_1,
      O => mem_rd_data0(19)
    );
\mem_rd_data[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_0_2_n_1,
      I1 => mem_reg_128_191_0_2_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_0_2_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_0_2_n_1,
      O => mem_rd_data0(1)
    );
\mem_rd_data[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_18_20_n_2,
      I1 => mem_reg_128_191_18_20_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_18_20_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_18_20_n_2,
      O => mem_rd_data0(20)
    );
\mem_rd_data[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_21_23_n_0,
      I1 => mem_reg_128_191_21_23_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_21_23_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_21_23_n_0,
      O => mem_rd_data0(21)
    );
\mem_rd_data[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_21_23_n_1,
      I1 => mem_reg_128_191_21_23_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_21_23_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_21_23_n_1,
      O => mem_rd_data0(22)
    );
\mem_rd_data[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_21_23_n_2,
      I1 => mem_reg_128_191_21_23_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_21_23_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_21_23_n_2,
      O => mem_rd_data0(23)
    );
\mem_rd_data[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_24_26_n_0,
      I1 => mem_reg_128_191_24_26_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_24_26_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_24_26_n_0,
      O => mem_rd_data0(24)
    );
\mem_rd_data[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_24_26_n_1,
      I1 => mem_reg_128_191_24_26_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_24_26_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_24_26_n_1,
      O => mem_rd_data0(25)
    );
\mem_rd_data[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_24_26_n_2,
      I1 => mem_reg_128_191_24_26_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_24_26_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_24_26_n_2,
      O => mem_rd_data0(26)
    );
\mem_rd_data[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_27_29_n_0,
      I1 => mem_reg_128_191_27_29_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_27_29_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_27_29_n_0,
      O => mem_rd_data0(27)
    );
\mem_rd_data[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_27_29_n_1,
      I1 => mem_reg_128_191_27_29_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_27_29_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_27_29_n_1,
      O => mem_rd_data0(28)
    );
\mem_rd_data[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_27_29_n_2,
      I1 => mem_reg_128_191_27_29_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_27_29_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_27_29_n_2,
      O => mem_rd_data0(29)
    );
\mem_rd_data[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_0_2_n_2,
      I1 => mem_reg_128_191_0_2_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_0_2_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_0_2_n_2,
      O => mem_rd_data0(2)
    );
\mem_rd_data[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_30_31_n_0,
      I1 => mem_reg_128_191_30_31_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_30_31_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_30_31_n_0,
      O => mem_rd_data0(30)
    );
\mem_rd_data[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_30_31_n_1,
      I1 => mem_reg_128_191_30_31_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_30_31_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_30_31_n_1,
      O => mem_rd_data0(31)
    );
\mem_rd_data[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_3_5_n_0,
      I1 => mem_reg_128_191_3_5_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_3_5_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_3_5_n_0,
      O => mem_rd_data0(3)
    );
\mem_rd_data[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_3_5_n_1,
      I1 => mem_reg_128_191_3_5_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_3_5_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_3_5_n_1,
      O => mem_rd_data0(4)
    );
\mem_rd_data[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_3_5_n_2,
      I1 => mem_reg_128_191_3_5_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_3_5_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_3_5_n_2,
      O => mem_rd_data0(5)
    );
\mem_rd_data[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_6_8_n_0,
      I1 => mem_reg_128_191_6_8_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_6_8_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_6_8_n_0,
      O => mem_rd_data0(6)
    );
\mem_rd_data[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_6_8_n_1,
      I1 => mem_reg_128_191_6_8_n_1,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_6_8_n_1,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_6_8_n_1,
      O => mem_rd_data0(7)
    );
\mem_rd_data[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_6_8_n_2,
      I1 => mem_reg_128_191_6_8_n_2,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_6_8_n_2,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_6_8_n_2,
      O => mem_rd_data0(8)
    );
\mem_rd_data[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_192_255_9_11_n_0,
      I1 => mem_reg_128_191_9_11_n_0,
      I2 => rd_addr_reg(7),
      I3 => mem_reg_64_127_9_11_n_0,
      I4 => rd_addr_reg(6),
      I5 => mem_reg_0_63_9_11_n_0,
      O => mem_rd_data0(9)
    );
\mem_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(0),
      Q => \mem_rd_data_reg[31]_0\(0),
      R => '0'
    );
\mem_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(10),
      Q => \mem_rd_data_reg[31]_0\(10),
      R => '0'
    );
\mem_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(11),
      Q => \mem_rd_data_reg[31]_0\(11),
      R => '0'
    );
\mem_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(12),
      Q => \mem_rd_data_reg[31]_0\(12),
      R => '0'
    );
\mem_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(13),
      Q => \mem_rd_data_reg[31]_0\(13),
      R => '0'
    );
\mem_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(14),
      Q => \mem_rd_data_reg[31]_0\(14),
      R => '0'
    );
\mem_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(15),
      Q => \mem_rd_data_reg[31]_0\(15),
      R => '0'
    );
\mem_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(16),
      Q => \mem_rd_data_reg[31]_0\(16),
      R => '0'
    );
\mem_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(17),
      Q => \mem_rd_data_reg[31]_0\(17),
      R => '0'
    );
\mem_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(18),
      Q => \mem_rd_data_reg[31]_0\(18),
      R => '0'
    );
\mem_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(19),
      Q => \mem_rd_data_reg[31]_0\(19),
      R => '0'
    );
\mem_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(1),
      Q => \mem_rd_data_reg[31]_0\(1),
      R => '0'
    );
\mem_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(20),
      Q => \mem_rd_data_reg[31]_0\(20),
      R => '0'
    );
\mem_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(21),
      Q => \mem_rd_data_reg[31]_0\(21),
      R => '0'
    );
\mem_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(22),
      Q => \mem_rd_data_reg[31]_0\(22),
      R => '0'
    );
\mem_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(23),
      Q => \mem_rd_data_reg[31]_0\(23),
      R => '0'
    );
\mem_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(24),
      Q => \mem_rd_data_reg[31]_0\(24),
      R => '0'
    );
\mem_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(25),
      Q => \mem_rd_data_reg[31]_0\(25),
      R => '0'
    );
\mem_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(26),
      Q => \mem_rd_data_reg[31]_0\(26),
      R => '0'
    );
\mem_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(27),
      Q => \mem_rd_data_reg[31]_0\(27),
      R => '0'
    );
\mem_rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(28),
      Q => \mem_rd_data_reg[31]_0\(28),
      R => '0'
    );
\mem_rd_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(29),
      Q => \mem_rd_data_reg[31]_0\(29),
      R => '0'
    );
\mem_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(2),
      Q => \mem_rd_data_reg[31]_0\(2),
      R => '0'
    );
\mem_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(30),
      Q => \mem_rd_data_reg[31]_0\(30),
      R => '0'
    );
\mem_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(31),
      Q => \mem_rd_data_reg[31]_0\(31),
      R => '0'
    );
\mem_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(3),
      Q => \mem_rd_data_reg[31]_0\(3),
      R => '0'
    );
\mem_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(4),
      Q => \mem_rd_data_reg[31]_0\(4),
      R => '0'
    );
\mem_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(5),
      Q => \mem_rd_data_reg[31]_0\(5),
      R => '0'
    );
\mem_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(6),
      Q => \mem_rd_data_reg[31]_0\(6),
      R => '0'
    );
\mem_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(7),
      Q => \mem_rd_data_reg[31]_0\(7),
      R => '0'
    );
\mem_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(8),
      Q => \mem_rd_data_reg[31]_0\(8),
      R => '0'
    );
\mem_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => E(0),
      D => mem_rd_data0(9),
      Q => \mem_rd_data_reg[31]_0\(9),
      R => '0'
    );
mem_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_0_63_0_2_n_0,
      DOB => mem_reg_0_63_0_2_n_1,
      DOC => mem_reg_0_63_0_2_n_2,
      DOD => NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_0_63_12_14_n_0,
      DOB => mem_reg_0_63_12_14_n_1,
      DOC => mem_reg_0_63_12_14_n_2,
      DOD => NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_0_63_15_17_n_0,
      DOB => mem_reg_0_63_15_17_n_1,
      DOC => mem_reg_0_63_15_17_n_2,
      DOD => NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_0_63_18_20_n_0,
      DOB => mem_reg_0_63_18_20_n_1,
      DOC => mem_reg_0_63_18_20_n_2,
      DOD => NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_0_63_21_23_n_0,
      DOB => mem_reg_0_63_21_23_n_1,
      DOC => mem_reg_0_63_21_23_n_2,
      DOD => NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_0_63_24_26_n_0,
      DOB => mem_reg_0_63_24_26_n_1,
      DOC => mem_reg_0_63_24_26_n_2,
      DOD => NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_0_63_27_29_n_0,
      DOB => mem_reg_0_63_27_29_n_1,
      DOC => mem_reg_0_63_27_29_n_2,
      DOD => NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_0_63_30_31_n_0,
      DOB => mem_reg_0_63_30_31_n_1,
      DOC => NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_0_63_3_5_n_0,
      DOB => mem_reg_0_63_3_5_n_1,
      DOC => mem_reg_0_63_3_5_n_2,
      DOD => NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_0_63_6_8_n_0,
      DOB => mem_reg_0_63_6_8_n_1,
      DOC => mem_reg_0_63_6_8_n_2,
      DOD => NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_0_63_9_11_n_0,
      DOB => mem_reg_0_63_9_11_n_1,
      DOC => mem_reg_0_63_9_11_n_2,
      DOD => NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_0\
    );
mem_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_128_191_0_2_n_0,
      DOB => mem_reg_128_191_0_2_n_1,
      DOC => mem_reg_128_191_0_2_n_2,
      DOD => NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_128_191_12_14_n_0,
      DOB => mem_reg_128_191_12_14_n_1,
      DOC => mem_reg_128_191_12_14_n_2,
      DOD => NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_128_191_15_17_n_0,
      DOB => mem_reg_128_191_15_17_n_1,
      DOC => mem_reg_128_191_15_17_n_2,
      DOD => NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_128_191_18_20_n_0,
      DOB => mem_reg_128_191_18_20_n_1,
      DOC => mem_reg_128_191_18_20_n_2,
      DOD => NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_128_191_21_23_n_0,
      DOB => mem_reg_128_191_21_23_n_1,
      DOC => mem_reg_128_191_21_23_n_2,
      DOD => NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_128_191_24_26_n_0,
      DOB => mem_reg_128_191_24_26_n_1,
      DOC => mem_reg_128_191_24_26_n_2,
      DOD => NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_128_191_27_29_n_0,
      DOB => mem_reg_128_191_27_29_n_1,
      DOC => mem_reg_128_191_27_29_n_2,
      DOD => NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_128_191_30_31_n_0,
      DOB => mem_reg_128_191_30_31_n_1,
      DOC => NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_128_191_3_5_n_0,
      DOB => mem_reg_128_191_3_5_n_1,
      DOC => mem_reg_128_191_3_5_n_2,
      DOD => NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_128_191_6_8_n_0,
      DOB => mem_reg_128_191_6_8_n_1,
      DOC => mem_reg_128_191_6_8_n_2,
      DOD => NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_128_191_9_11_n_0,
      DOB => mem_reg_128_191_9_11_n_1,
      DOC => mem_reg_128_191_9_11_n_2,
      DOD => NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_1\
    );
mem_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_192_255_0_2_n_0,
      DOB => mem_reg_192_255_0_2_n_1,
      DOC => mem_reg_192_255_0_2_n_2,
      DOD => NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_192_255_12_14_n_0,
      DOB => mem_reg_192_255_12_14_n_1,
      DOC => mem_reg_192_255_12_14_n_2,
      DOD => NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_192_255_15_17_n_0,
      DOB => mem_reg_192_255_15_17_n_1,
      DOC => mem_reg_192_255_15_17_n_2,
      DOD => NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_192_255_18_20_n_0,
      DOB => mem_reg_192_255_18_20_n_1,
      DOC => mem_reg_192_255_18_20_n_2,
      DOD => NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_192_255_21_23_n_0,
      DOB => mem_reg_192_255_21_23_n_1,
      DOC => mem_reg_192_255_21_23_n_2,
      DOD => NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_192_255_24_26_n_0,
      DOB => mem_reg_192_255_24_26_n_1,
      DOC => mem_reg_192_255_24_26_n_2,
      DOD => NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_192_255_27_29_n_0,
      DOB => mem_reg_192_255_27_29_n_1,
      DOC => mem_reg_192_255_27_29_n_2,
      DOD => NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_192_255_30_31_n_0,
      DOB => mem_reg_192_255_30_31_n_1,
      DOC => NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_192_255_3_5_n_0,
      DOB => mem_reg_192_255_3_5_n_1,
      DOC => mem_reg_192_255_3_5_n_2,
      DOD => NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_192_255_6_8_n_0,
      DOB => mem_reg_192_255_6_8_n_1,
      DOC => mem_reg_192_255_6_8_n_2,
      DOD => NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_192_255_9_11_n_0,
      DOB => mem_reg_192_255_9_11_n_1,
      DOC => mem_reg_192_255_9_11_n_2,
      DOD => NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[30]_1\
    );
mem_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(24),
      DIB => swizzle_out(25),
      DIC => swizzle_out(26),
      DID => '0',
      DOA => mem_reg_64_127_0_2_n_0,
      DOB => mem_reg_64_127_0_2_n_1,
      DOC => mem_reg_64_127_0_2_n_2,
      DOD => NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(20),
      DIB => swizzle_out(21),
      DIC => swizzle_out(22),
      DID => '0',
      DOA => mem_reg_64_127_12_14_n_0,
      DOB => mem_reg_64_127_12_14_n_1,
      DOC => mem_reg_64_127_12_14_n_2,
      DOD => NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(23),
      DIB => swizzle_out(8),
      DIC => swizzle_out(9),
      DID => '0',
      DOA => mem_reg_64_127_15_17_n_0,
      DOB => mem_reg_64_127_15_17_n_1,
      DOC => mem_reg_64_127_15_17_n_2,
      DOD => NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(10),
      DIB => swizzle_out(11),
      DIC => swizzle_out(12),
      DID => '0',
      DOA => mem_reg_64_127_18_20_n_0,
      DOB => mem_reg_64_127_18_20_n_1,
      DOC => mem_reg_64_127_18_20_n_2,
      DOD => NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(13),
      DIB => swizzle_out(14),
      DIC => swizzle_out(15),
      DID => '0',
      DOA => mem_reg_64_127_21_23_n_0,
      DOB => mem_reg_64_127_21_23_n_1,
      DOC => mem_reg_64_127_21_23_n_2,
      DOD => NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(0),
      DIB => swizzle_out(1),
      DIC => swizzle_out(2),
      DID => '0',
      DOA => mem_reg_64_127_24_26_n_0,
      DOB => mem_reg_64_127_24_26_n_1,
      DOC => mem_reg_64_127_24_26_n_2,
      DOD => NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(3),
      DIB => swizzle_out(4),
      DIC => swizzle_out(5),
      DID => '0',
      DOA => mem_reg_64_127_27_29_n_0,
      DOB => mem_reg_64_127_27_29_n_1,
      DOC => mem_reg_64_127_27_29_n_2,
      DOD => NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(6),
      DIB => swizzle_out(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_64_127_30_31_n_0,
      DOB => mem_reg_64_127_30_31_n_1,
      DOC => NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(27),
      DIB => swizzle_out(28),
      DIC => swizzle_out(29),
      DID => '0',
      DOA => mem_reg_64_127_3_5_n_0,
      DOB => mem_reg_64_127_3_5_n_1,
      DOC => mem_reg_64_127_3_5_n_2,
      DOD => NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(30),
      DIB => swizzle_out(31),
      DIC => swizzle_out(16),
      DID => '0',
      DOA => mem_reg_64_127_6_8_n_0,
      DOB => mem_reg_64_127_6_8_n_1,
      DOC => mem_reg_64_127_6_8_n_2,
      DOD => NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
mem_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRB(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRC(5 downto 0) => rd_addr_reg(5 downto 0),
      ADDRD(5 downto 0) => wr_addr_reg(5 downto 0),
      DIA => swizzle_out(17),
      DIB => swizzle_out(18),
      DIC => swizzle_out(19),
      DID => '0',
      DOA => mem_reg_64_127_9_11_n_0,
      DOB => mem_reg_64_127_9_11_n_1,
      DOC => mem_reg_64_127_9_11_n_2,
      DOD => NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \mem_rd_data_reg[27]_0\
    );
\rd_addr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_addr_reg(0),
      O => \p_0_in__1\(0)
    );
\rd_addr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_addr_reg(0),
      I1 => rd_addr_reg(1),
      O => \p_0_in__1\(1)
    );
\rd_addr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_addr_reg(2),
      I1 => rd_addr_reg(1),
      I2 => rd_addr_reg(0),
      O => \p_0_in__1\(2)
    );
\rd_addr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_addr_reg(3),
      I1 => rd_addr_reg(0),
      I2 => rd_addr_reg(1),
      I3 => rd_addr_reg(2),
      O => \p_0_in__1\(3)
    );
\rd_addr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rd_addr_reg(4),
      I1 => rd_addr_reg(2),
      I2 => rd_addr_reg(1),
      I3 => rd_addr_reg(0),
      I4 => rd_addr_reg(3),
      O => \p_0_in__1\(4)
    );
\rd_addr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_addr_reg(5),
      I1 => rd_addr_reg(3),
      I2 => rd_addr_reg(0),
      I3 => rd_addr_reg(1),
      I4 => rd_addr_reg(2),
      I5 => rd_addr_reg(4),
      O => \p_0_in__1\(5)
    );
\rd_addr[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_addr_reg(6),
      I1 => \rd_addr[7]_i_2__1_n_0\,
      O => \p_0_in__1\(6)
    );
\rd_addr[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_addr_reg(7),
      I1 => \rd_addr[7]_i_2__1_n_0\,
      I2 => rd_addr_reg(6),
      O => \p_0_in__1\(7)
    );
\rd_addr[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_addr_reg(5),
      I1 => rd_addr_reg(3),
      I2 => rd_addr_reg(0),
      I3 => rd_addr_reg(1),
      I4 => rd_addr_reg(2),
      I5 => rd_addr_reg(4),
      O => \rd_addr[7]_i_2__1_n_0\
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => rd_addr_reg(0),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => rd_addr_reg(1),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => rd_addr_reg(2),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => rd_addr_reg(3),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => rd_addr_reg(4),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => rd_addr_reg(5),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(6),
      Q => rd_addr_reg(6),
      R => \rd_addr_reg[7]_0\(0)
    );
\rd_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \p_0_in__1\(7),
      Q => rd_addr_reg(7),
      R => \rd_addr_reg[7]_0\(0)
    );
\wr_addr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_addr_reg(0),
      O => \p_0_in__0\(0)
    );
\wr_addr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_addr_reg(0),
      I1 => wr_addr_reg(1),
      O => \p_0_in__0\(1)
    );
\wr_addr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_addr_reg(0),
      I1 => wr_addr_reg(1),
      I2 => wr_addr_reg(2),
      O => \p_0_in__0\(2)
    );
\wr_addr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_addr_reg(2),
      I1 => wr_addr_reg(1),
      I2 => wr_addr_reg(0),
      I3 => wr_addr_reg(3),
      O => \p_0_in__0\(3)
    );
\wr_addr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_addr_reg(3),
      I1 => wr_addr_reg(0),
      I2 => wr_addr_reg(1),
      I3 => wr_addr_reg(2),
      I4 => wr_addr_reg(4),
      O => \p_0_in__0\(4)
    );
\wr_addr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_addr_reg(2),
      I1 => wr_addr_reg(1),
      I2 => wr_addr_reg(0),
      I3 => wr_addr_reg(3),
      I4 => wr_addr_reg(4),
      I5 => wr_addr_reg(5),
      O => \p_0_in__0\(5)
    );
\wr_addr[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_addr[7]_i_2__1_n_0\,
      I1 => \^q\(0),
      O => \p_0_in__0\(6)
    );
\wr_addr[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \wr_addr[7]_i_2__1_n_0\,
      I2 => \^q\(1),
      O => \p_0_in__0\(7)
    );
\wr_addr[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => wr_addr_reg(5),
      I1 => wr_addr_reg(2),
      I2 => wr_addr_reg(1),
      I3 => wr_addr_reg(0),
      I4 => wr_addr_reg(3),
      I5 => wr_addr_reg(4),
      O => \wr_addr[7]_i_2__1_n_0\
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => wr_addr_reg(0),
      R => SR(0)
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => wr_addr_reg(1),
      R => SR(0)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => wr_addr_reg(2),
      R => SR(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => wr_addr_reg(3),
      R => SR(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => wr_addr_reg(4),
      R => SR(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => wr_addr_reg(5),
      R => SR(0)
    );
\wr_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \^q\(0),
      R => SR(0)
    );
\wr_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \^q\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_frame_mark is
  port (
    rx_sof : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_eof : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_eomf : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_somf : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_sof_0_sp_1 : in STD_LOGIC;
    device_cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 7 downto 0 );
    device_cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    device_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_rx_0_jesd204_frame_mark;

architecture STRUCTURE of system_rx_0_jesd204_frame_mark is
  signal beat_cnt_frame : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \beat_cnt_frame[0]_i_1_n_0\ : STD_LOGIC;
  signal \beat_cnt_frame[1]_i_1_n_0\ : STD_LOGIC;
  signal \beat_cnt_frame[2]_i_1_n_0\ : STD_LOGIC;
  signal \beat_cnt_mf[7]_i_3__3_n_0\ : STD_LOGIC;
  signal beat_cnt_mf_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal beat_cnt_mod_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \beat_cnt_mod_3[0]_i_1_n_0\ : STD_LOGIC;
  signal \beat_cnt_mod_3[1]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rx_eof[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rx_eof[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rx_eomf[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rx_eomf[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rx_sof[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rx_sof[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rx_sof[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal rx_sof_0_sn_1 : STD_LOGIC;
  signal \rx_somf[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \beat_cnt_mf[3]_i_1__3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \beat_cnt_mf[4]_i_1__3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \beat_cnt_mod_3[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \beat_cnt_mod_3[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rx_sof[0]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rx_sof[0]_INST_0_i_2\ : label is "soft_lutpair1";
begin
  rx_sof_0_sn_1 <= rx_sof_0_sp_1;
\beat_cnt_frame[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => beat_cnt_frame(0),
      I1 => \rx_eof[3]_INST_0_i_2_n_0\,
      I2 => Q(0),
      O => \beat_cnt_frame[0]_i_1_n_0\
    );
\beat_cnt_frame[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => beat_cnt_frame(1),
      I1 => beat_cnt_frame(0),
      I2 => \rx_eof[3]_INST_0_i_2_n_0\,
      I3 => Q(0),
      O => \beat_cnt_frame[1]_i_1_n_0\
    );
\beat_cnt_frame[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000078"
    )
        port map (
      I0 => beat_cnt_frame(0),
      I1 => beat_cnt_frame(1),
      I2 => beat_cnt_frame(2),
      I3 => \rx_eof[3]_INST_0_i_2_n_0\,
      I4 => Q(0),
      O => \beat_cnt_frame[2]_i_1_n_0\
    );
\beat_cnt_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => \beat_cnt_frame[0]_i_1_n_0\,
      Q => beat_cnt_frame(0),
      R => '0'
    );
\beat_cnt_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => \beat_cnt_frame[1]_i_1_n_0\,
      Q => beat_cnt_frame(1),
      R => '0'
    );
\beat_cnt_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => \beat_cnt_frame[2]_i_1_n_0\,
      Q => beat_cnt_frame(2),
      R => '0'
    );
\beat_cnt_mf[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => beat_cnt_mf_reg(0),
      O => p_0_in(0)
    );
\beat_cnt_mf[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => beat_cnt_mf_reg(0),
      I1 => beat_cnt_mf_reg(1),
      O => p_0_in(1)
    );
\beat_cnt_mf[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => beat_cnt_mf_reg(2),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(0),
      O => p_0_in(2)
    );
\beat_cnt_mf[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => beat_cnt_mf_reg(3),
      I1 => beat_cnt_mf_reg(0),
      I2 => beat_cnt_mf_reg(1),
      I3 => beat_cnt_mf_reg(2),
      O => p_0_in(3)
    );
\beat_cnt_mf[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => beat_cnt_mf_reg(4),
      I1 => beat_cnt_mf_reg(2),
      I2 => beat_cnt_mf_reg(1),
      I3 => beat_cnt_mf_reg(0),
      I4 => beat_cnt_mf_reg(3),
      O => p_0_in(4)
    );
\beat_cnt_mf[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => beat_cnt_mf_reg(5),
      I1 => beat_cnt_mf_reg(3),
      I2 => beat_cnt_mf_reg(0),
      I3 => beat_cnt_mf_reg(1),
      I4 => beat_cnt_mf_reg(2),
      I5 => beat_cnt_mf_reg(4),
      O => p_0_in(5)
    );
\beat_cnt_mf[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => beat_cnt_mf_reg(6),
      I1 => \beat_cnt_mf[7]_i_3__3_n_0\,
      O => p_0_in(6)
    );
\beat_cnt_mf[7]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => beat_cnt_mf_reg(7),
      I1 => \beat_cnt_mf[7]_i_3__3_n_0\,
      I2 => beat_cnt_mf_reg(6),
      O => p_0_in(7)
    );
\beat_cnt_mf[7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => beat_cnt_mf_reg(5),
      I1 => beat_cnt_mf_reg(3),
      I2 => beat_cnt_mf_reg(0),
      I3 => beat_cnt_mf_reg(1),
      I4 => beat_cnt_mf_reg(2),
      I5 => beat_cnt_mf_reg(4),
      O => \beat_cnt_mf[7]_i_3__3_n_0\
    );
\beat_cnt_mf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(0),
      Q => beat_cnt_mf_reg(0),
      R => SR(0)
    );
\beat_cnt_mf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(1),
      Q => beat_cnt_mf_reg(1),
      R => SR(0)
    );
\beat_cnt_mf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(2),
      Q => beat_cnt_mf_reg(2),
      R => SR(0)
    );
\beat_cnt_mf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(3),
      Q => beat_cnt_mf_reg(3),
      R => SR(0)
    );
\beat_cnt_mf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(4),
      Q => beat_cnt_mf_reg(4),
      R => SR(0)
    );
\beat_cnt_mf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(5),
      Q => beat_cnt_mf_reg(5),
      R => SR(0)
    );
\beat_cnt_mf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(6),
      Q => beat_cnt_mf_reg(6),
      R => SR(0)
    );
\beat_cnt_mf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(7),
      Q => beat_cnt_mf_reg(7),
      R => SR(0)
    );
\beat_cnt_mod_3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => beat_cnt_mod_3(1),
      I1 => beat_cnt_mod_3(0),
      I2 => Q(0),
      O => \beat_cnt_mod_3[0]_i_1_n_0\
    );
\beat_cnt_mod_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => beat_cnt_mod_3(1),
      I1 => beat_cnt_mod_3(0),
      I2 => Q(0),
      O => \beat_cnt_mod_3[1]_i_1_n_0\
    );
\beat_cnt_mod_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => \beat_cnt_mod_3[0]_i_1_n_0\,
      Q => beat_cnt_mod_3(0),
      R => '0'
    );
\beat_cnt_mod_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => \beat_cnt_mod_3[1]_i_1_n_0\,
      Q => beat_cnt_mod_3(1),
      R => '0'
    );
\rx_eof[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \rx_eof[3]_INST_0_i_1_n_0\,
      I1 => device_cfg_octets_per_frame(7),
      I2 => device_cfg_octets_per_frame(4),
      I3 => device_cfg_octets_per_frame(6),
      I4 => device_cfg_octets_per_frame(5),
      I5 => \rx_eof[3]_INST_0_i_2_n_0\,
      O => rx_eof(0)
    );
\rx_eof[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAACAAAAAFCFF"
    )
        port map (
      I0 => \rx_eof[3]_INST_0_i_2_n_0\,
      I1 => beat_cnt_mod_3(1),
      I2 => device_cfg_octets_per_frame(0),
      I3 => device_cfg_octets_per_frame(1),
      I4 => device_cfg_octets_per_frame(3),
      I5 => device_cfg_octets_per_frame(2),
      O => \rx_eof[3]_INST_0_i_1_n_0\
    );
\rx_eof[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => device_cfg_octets_per_frame(4),
      I1 => beat_cnt_frame(2),
      I2 => device_cfg_octets_per_frame(2),
      I3 => beat_cnt_frame(0),
      I4 => beat_cnt_frame(1),
      I5 => device_cfg_octets_per_frame(3),
      O => \rx_eof[3]_INST_0_i_2_n_0\
    );
\rx_eomf[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => beat_cnt_mf_reg(6),
      I1 => device_cfg_octets_per_multiframe(6),
      I2 => beat_cnt_mf_reg(7),
      I3 => device_cfg_octets_per_multiframe(7),
      I4 => \rx_eomf[3]_INST_0_i_1_n_0\,
      I5 => \rx_eomf[3]_INST_0_i_2_n_0\,
      O => rx_eomf(0)
    );
\rx_eomf[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => device_cfg_octets_per_multiframe(0),
      I1 => beat_cnt_mf_reg(0),
      I2 => beat_cnt_mf_reg(2),
      I3 => device_cfg_octets_per_multiframe(2),
      I4 => beat_cnt_mf_reg(1),
      I5 => device_cfg_octets_per_multiframe(1),
      O => \rx_eomf[3]_INST_0_i_1_n_0\
    );
\rx_eomf[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => device_cfg_octets_per_multiframe(3),
      I1 => beat_cnt_mf_reg(3),
      I2 => beat_cnt_mf_reg(4),
      I3 => device_cfg_octets_per_multiframe(4),
      I4 => beat_cnt_mf_reg(5),
      I5 => device_cfg_octets_per_multiframe(5),
      O => \rx_eomf[3]_INST_0_i_2_n_0\
    );
\rx_sof[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888B"
    )
        port map (
      I0 => \rx_sof[0]_INST_0_i_1_n_0\,
      I1 => rx_sof_0_sn_1,
      I2 => beat_cnt_frame(2),
      I3 => beat_cnt_frame(1),
      I4 => beat_cnt_frame(0),
      O => rx_sof(0)
    );
\rx_sof[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFCCAFCCCACCCF"
    )
        port map (
      I0 => \rx_sof[3]_INST_0_i_2_n_0\,
      I1 => \rx_sof[0]_INST_0_i_2_n_0\,
      I2 => device_cfg_octets_per_frame(2),
      I3 => device_cfg_octets_per_frame(3),
      I4 => device_cfg_octets_per_frame(1),
      I5 => device_cfg_octets_per_frame(0),
      O => \rx_sof[0]_INST_0_i_1_n_0\
    );
\rx_sof[0]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => beat_cnt_frame(2),
      I1 => beat_cnt_frame(1),
      I2 => beat_cnt_frame(0),
      O => \rx_sof[0]_INST_0_i_2_n_0\
    );
\rx_sof[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000080000000A"
    )
        port map (
      I0 => rx_sof_0_sn_1,
      I1 => beat_cnt_mod_3(1),
      I2 => device_cfg_octets_per_frame(3),
      I3 => device_cfg_octets_per_frame(0),
      I4 => device_cfg_octets_per_frame(2),
      I5 => device_cfg_octets_per_frame(1),
      O => rx_sof(1)
    );
\rx_sof[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000A8A"
    )
        port map (
      I0 => rx_sof_0_sn_1,
      I1 => beat_cnt_mod_3(0),
      I2 => device_cfg_octets_per_frame(1),
      I3 => device_cfg_octets_per_frame(0),
      I4 => device_cfg_octets_per_frame(3),
      I5 => device_cfg_octets_per_frame(2),
      O => rx_sof(2)
    );
\rx_sof[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000080000000A"
    )
        port map (
      I0 => rx_sof_0_sn_1,
      I1 => \rx_sof[3]_INST_0_i_2_n_0\,
      I2 => device_cfg_octets_per_frame(3),
      I3 => device_cfg_octets_per_frame(0),
      I4 => device_cfg_octets_per_frame(2),
      I5 => device_cfg_octets_per_frame(1),
      O => rx_sof(3)
    );
\rx_sof[3]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => beat_cnt_mod_3(1),
      I1 => beat_cnt_mod_3(0),
      O => \rx_sof[3]_INST_0_i_2_n_0\
    );
\rx_somf[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => beat_cnt_mf_reg(3),
      I1 => beat_cnt_mf_reg(4),
      I2 => beat_cnt_mf_reg(2),
      I3 => beat_cnt_mf_reg(5),
      I4 => \rx_somf[0]_INST_0_i_1_n_0\,
      O => rx_somf(0)
    );
\rx_somf[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => beat_cnt_mf_reg(1),
      I1 => beat_cnt_mf_reg(0),
      I2 => beat_cnt_mf_reg(7),
      I3 => beat_cnt_mf_reg(6),
      O => \rx_somf[0]_INST_0_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_frame_mark_11 is
  port (
    cfg_octets_per_frame_0_sp_1 : out STD_LOGIC;
    beat_cnt_mod_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \beat_cnt_mod_3_reg[1]_0\ : out STD_LOGIC;
    cfg_octets_per_frame_2_sp_1 : out STD_LOGIC;
    \beat_cnt_frame_reg[0]_0\ : out STD_LOGIC;
    \cfg_octets_per_multiframe[8]\ : out STD_LOGIC;
    cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_k_char[3].eof_err_reg[3]\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_1\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_2\ : in STD_LOGIC;
    cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \beat_cnt_mod_3_reg[1]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \beat_cnt_mod_3_reg[0]_0\ : in STD_LOGIC;
    \beat_cnt_frame_reg[2]_0\ : in STD_LOGIC;
    \beat_cnt_frame_reg[0]_1\ : in STD_LOGIC;
    \beat_cnt_mf_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_frame_mark_11 : entity is "jesd204_frame_mark";
end system_rx_0_jesd204_frame_mark_11;

architecture STRUCTURE of system_rx_0_jesd204_frame_mark_11 is
  signal beat_cnt_frame : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \beat_cnt_frame[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \beat_cnt_frame[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \^beat_cnt_frame_reg[0]_0\ : STD_LOGIC;
  signal \beat_cnt_mf[7]_i_3__1_n_0\ : STD_LOGIC;
  signal beat_cnt_mf_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^beat_cnt_mod_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cfg_octets_per_frame_0_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_2_sn_1 : STD_LOGIC;
  signal \gen_k_char[3].eomf_err[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err[3]_i_5__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \beat_cnt_mf[3]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \beat_cnt_mf[4]_i_1__1\ : label is "soft_lutpair12";
begin
  \beat_cnt_frame_reg[0]_0\ <= \^beat_cnt_frame_reg[0]_0\;
  beat_cnt_mod_3(1 downto 0) <= \^beat_cnt_mod_3\(1 downto 0);
  cfg_octets_per_frame_0_sp_1 <= cfg_octets_per_frame_0_sn_1;
  cfg_octets_per_frame_2_sp_1 <= cfg_octets_per_frame_2_sn_1;
\beat_cnt_frame[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => beat_cnt_frame(1),
      I1 => \^beat_cnt_frame_reg[0]_0\,
      I2 => cfg_octets_per_frame_2_sn_1,
      I3 => \beat_cnt_frame_reg[2]_0\,
      O => \beat_cnt_frame[1]_i_1__1_n_0\
    );
\beat_cnt_frame[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006A"
    )
        port map (
      I0 => beat_cnt_frame(2),
      I1 => beat_cnt_frame(1),
      I2 => \^beat_cnt_frame_reg[0]_0\,
      I3 => cfg_octets_per_frame_2_sn_1,
      I4 => \beat_cnt_frame_reg[2]_0\,
      O => \beat_cnt_frame[2]_i_1__1_n_0\
    );
\beat_cnt_frame[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cfg_octets_per_frame(2),
      I1 => \^beat_cnt_frame_reg[0]_0\,
      I2 => beat_cnt_frame(1),
      I3 => cfg_octets_per_frame(3),
      I4 => cfg_octets_per_frame(4),
      I5 => beat_cnt_frame(2),
      O => cfg_octets_per_frame_2_sn_1
    );
\beat_cnt_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_frame_reg[0]_1\,
      Q => \^beat_cnt_frame_reg[0]_0\,
      R => '0'
    );
\beat_cnt_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_frame[1]_i_1__1_n_0\,
      Q => beat_cnt_frame(1),
      R => '0'
    );
\beat_cnt_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_frame[2]_i_1__1_n_0\,
      Q => beat_cnt_frame(2),
      R => '0'
    );
\beat_cnt_mf[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => beat_cnt_mf_reg(0),
      O => p_0_in(0)
    );
\beat_cnt_mf[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => beat_cnt_mf_reg(0),
      I1 => beat_cnt_mf_reg(1),
      O => p_0_in(1)
    );
\beat_cnt_mf[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => beat_cnt_mf_reg(0),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(2),
      O => p_0_in(2)
    );
\beat_cnt_mf[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => beat_cnt_mf_reg(2),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(0),
      I3 => beat_cnt_mf_reg(3),
      O => p_0_in(3)
    );
\beat_cnt_mf[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => beat_cnt_mf_reg(3),
      I1 => beat_cnt_mf_reg(0),
      I2 => beat_cnt_mf_reg(1),
      I3 => beat_cnt_mf_reg(2),
      I4 => beat_cnt_mf_reg(4),
      O => p_0_in(4)
    );
\beat_cnt_mf[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => beat_cnt_mf_reg(2),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(0),
      I3 => beat_cnt_mf_reg(3),
      I4 => beat_cnt_mf_reg(4),
      I5 => beat_cnt_mf_reg(5),
      O => p_0_in(5)
    );
\beat_cnt_mf[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \beat_cnt_mf[7]_i_3__1_n_0\,
      I1 => beat_cnt_mf_reg(6),
      O => p_0_in(6)
    );
\beat_cnt_mf[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => beat_cnt_mf_reg(6),
      I1 => \beat_cnt_mf[7]_i_3__1_n_0\,
      I2 => beat_cnt_mf_reg(7),
      O => p_0_in(7)
    );
\beat_cnt_mf[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => beat_cnt_mf_reg(2),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(0),
      I3 => beat_cnt_mf_reg(3),
      I4 => beat_cnt_mf_reg(4),
      I5 => beat_cnt_mf_reg(5),
      O => \beat_cnt_mf[7]_i_3__1_n_0\
    );
\beat_cnt_mf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => beat_cnt_mf_reg(0),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => beat_cnt_mf_reg(1),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => beat_cnt_mf_reg(2),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => beat_cnt_mf_reg(3),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => beat_cnt_mf_reg(4),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => beat_cnt_mf_reg(5),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => beat_cnt_mf_reg(6),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => beat_cnt_mf_reg(7),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mod_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_mod_3_reg[0]_0\,
      Q => \^beat_cnt_mod_3\(0),
      R => '0'
    );
\beat_cnt_mod_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_mod_3_reg[1]_1\,
      Q => \^beat_cnt_mod_3\(1),
      R => '0'
    );
\gen_k_char[2].eof_err[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD6FFD6FFD60000"
    )
        port map (
      I0 => cfg_octets_per_frame(0),
      I1 => cfg_octets_per_frame(1),
      I2 => cfg_octets_per_frame(2),
      I3 => cfg_octets_per_frame(3),
      I4 => \^beat_cnt_mod_3\(0),
      I5 => \^beat_cnt_mod_3\(1),
      O => cfg_octets_per_frame_0_sn_1
    );
\gen_k_char[3].eof_err[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45EF04AE00EE11BB"
    )
        port map (
      I0 => \gen_k_char[3].eof_err_reg[3]\,
      I1 => \gen_k_char[3].eof_err_reg[3]_0\,
      I2 => \^beat_cnt_mod_3\(1),
      I3 => cfg_octets_per_frame_2_sn_1,
      I4 => \gen_k_char[3].eof_err_reg[3]_1\,
      I5 => \gen_k_char[3].eof_err_reg[3]_2\,
      O => \beat_cnt_mod_3_reg[1]_0\
    );
\gen_k_char[3].eomf_err[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => cfg_octets_per_multiframe(6),
      I1 => beat_cnt_mf_reg(6),
      I2 => cfg_octets_per_multiframe(7),
      I3 => beat_cnt_mf_reg(7),
      I4 => \gen_k_char[3].eomf_err[3]_i_3__1_n_0\,
      O => \cfg_octets_per_multiframe[8]\
    );
\gen_k_char[3].eomf_err[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \gen_k_char[3].eomf_err[3]_i_4__1_n_0\,
      I1 => beat_cnt_mf_reg(1),
      I2 => cfg_octets_per_multiframe(1),
      I3 => beat_cnt_mf_reg(0),
      I4 => cfg_octets_per_multiframe(0),
      I5 => \gen_k_char[3].eomf_err[3]_i_5__1_n_0\,
      O => \gen_k_char[3].eomf_err[3]_i_3__1_n_0\
    );
\gen_k_char[3].eomf_err[3]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => beat_cnt_mf_reg(4),
      I1 => cfg_octets_per_multiframe(4),
      I2 => beat_cnt_mf_reg(3),
      I3 => cfg_octets_per_multiframe(3),
      O => \gen_k_char[3].eomf_err[3]_i_4__1_n_0\
    );
\gen_k_char[3].eomf_err[3]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => beat_cnt_mf_reg(5),
      I1 => cfg_octets_per_multiframe(5),
      I2 => beat_cnt_mf_reg(2),
      I3 => cfg_octets_per_multiframe(2),
      O => \gen_k_char[3].eomf_err[3]_i_5__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_frame_mark_19 is
  port (
    cfg_octets_per_frame_0_sp_1 : out STD_LOGIC;
    beat_cnt_mod_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \beat_cnt_mod_3_reg[1]_0\ : out STD_LOGIC;
    cfg_octets_per_frame_2_sp_1 : out STD_LOGIC;
    \beat_cnt_frame_reg[0]_0\ : out STD_LOGIC;
    \cfg_octets_per_multiframe[8]\ : out STD_LOGIC;
    cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_k_char[3].eof_err_reg[3]\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_1\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_2\ : in STD_LOGIC;
    cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \beat_cnt_mod_3_reg[1]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \beat_cnt_mod_3_reg[0]_0\ : in STD_LOGIC;
    buffer_ready_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    \beat_cnt_frame_reg[0]_1\ : in STD_LOGIC;
    \beat_cnt_mf_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_frame_mark_19 : entity is "jesd204_frame_mark";
end system_rx_0_jesd204_frame_mark_19;

architecture STRUCTURE of system_rx_0_jesd204_frame_mark_19 is
  signal beat_cnt_frame : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \beat_cnt_frame[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_cnt_frame[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^beat_cnt_frame_reg[0]_0\ : STD_LOGIC;
  signal \beat_cnt_mf[7]_i_3__0_n_0\ : STD_LOGIC;
  signal beat_cnt_mf_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^beat_cnt_mod_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cfg_octets_per_frame_0_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_2_sn_1 : STD_LOGIC;
  signal \gen_k_char[3].eomf_err[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err[3]_i_5__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \beat_cnt_mf[3]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \beat_cnt_mf[4]_i_1__0\ : label is "soft_lutpair8";
begin
  \beat_cnt_frame_reg[0]_0\ <= \^beat_cnt_frame_reg[0]_0\;
  beat_cnt_mod_3(1 downto 0) <= \^beat_cnt_mod_3\(1 downto 0);
  cfg_octets_per_frame_0_sp_1 <= cfg_octets_per_frame_0_sn_1;
  cfg_octets_per_frame_2_sp_1 <= cfg_octets_per_frame_2_sn_1;
\beat_cnt_frame[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => beat_cnt_frame(1),
      I1 => \^beat_cnt_frame_reg[0]_0\,
      I2 => cfg_octets_per_frame_2_sn_1,
      I3 => buffer_ready_n(0),
      O => \beat_cnt_frame[1]_i_1__0_n_0\
    );
\beat_cnt_frame[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006A"
    )
        port map (
      I0 => beat_cnt_frame(2),
      I1 => beat_cnt_frame(1),
      I2 => \^beat_cnt_frame_reg[0]_0\,
      I3 => cfg_octets_per_frame_2_sn_1,
      I4 => buffer_ready_n(0),
      O => \beat_cnt_frame[2]_i_1__0_n_0\
    );
\beat_cnt_frame[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cfg_octets_per_frame(2),
      I1 => \^beat_cnt_frame_reg[0]_0\,
      I2 => beat_cnt_frame(1),
      I3 => cfg_octets_per_frame(3),
      I4 => cfg_octets_per_frame(4),
      I5 => beat_cnt_frame(2),
      O => cfg_octets_per_frame_2_sn_1
    );
\beat_cnt_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_frame_reg[0]_1\,
      Q => \^beat_cnt_frame_reg[0]_0\,
      R => '0'
    );
\beat_cnt_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_frame[1]_i_1__0_n_0\,
      Q => beat_cnt_frame(1),
      R => '0'
    );
\beat_cnt_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_frame[2]_i_1__0_n_0\,
      Q => beat_cnt_frame(2),
      R => '0'
    );
\beat_cnt_mf[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => beat_cnt_mf_reg(0),
      O => p_0_in(0)
    );
\beat_cnt_mf[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => beat_cnt_mf_reg(0),
      I1 => beat_cnt_mf_reg(1),
      O => p_0_in(1)
    );
\beat_cnt_mf[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => beat_cnt_mf_reg(0),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(2),
      O => p_0_in(2)
    );
\beat_cnt_mf[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => beat_cnt_mf_reg(2),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(0),
      I3 => beat_cnt_mf_reg(3),
      O => p_0_in(3)
    );
\beat_cnt_mf[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => beat_cnt_mf_reg(3),
      I1 => beat_cnt_mf_reg(0),
      I2 => beat_cnt_mf_reg(1),
      I3 => beat_cnt_mf_reg(2),
      I4 => beat_cnt_mf_reg(4),
      O => p_0_in(4)
    );
\beat_cnt_mf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => beat_cnt_mf_reg(2),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(0),
      I3 => beat_cnt_mf_reg(3),
      I4 => beat_cnt_mf_reg(4),
      I5 => beat_cnt_mf_reg(5),
      O => p_0_in(5)
    );
\beat_cnt_mf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \beat_cnt_mf[7]_i_3__0_n_0\,
      I1 => beat_cnt_mf_reg(6),
      O => p_0_in(6)
    );
\beat_cnt_mf[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => beat_cnt_mf_reg(6),
      I1 => \beat_cnt_mf[7]_i_3__0_n_0\,
      I2 => beat_cnt_mf_reg(7),
      O => p_0_in(7)
    );
\beat_cnt_mf[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => beat_cnt_mf_reg(2),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(0),
      I3 => beat_cnt_mf_reg(3),
      I4 => beat_cnt_mf_reg(4),
      I5 => beat_cnt_mf_reg(5),
      O => \beat_cnt_mf[7]_i_3__0_n_0\
    );
\beat_cnt_mf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => beat_cnt_mf_reg(0),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => beat_cnt_mf_reg(1),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => beat_cnt_mf_reg(2),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => beat_cnt_mf_reg(3),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => beat_cnt_mf_reg(4),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => beat_cnt_mf_reg(5),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => beat_cnt_mf_reg(6),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => beat_cnt_mf_reg(7),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mod_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_mod_3_reg[0]_0\,
      Q => \^beat_cnt_mod_3\(0),
      R => '0'
    );
\beat_cnt_mod_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_mod_3_reg[1]_1\,
      Q => \^beat_cnt_mod_3\(1),
      R => '0'
    );
\gen_k_char[2].eof_err[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD6FFD6FFD60000"
    )
        port map (
      I0 => cfg_octets_per_frame(0),
      I1 => cfg_octets_per_frame(1),
      I2 => cfg_octets_per_frame(2),
      I3 => cfg_octets_per_frame(3),
      I4 => \^beat_cnt_mod_3\(0),
      I5 => \^beat_cnt_mod_3\(1),
      O => cfg_octets_per_frame_0_sn_1
    );
\gen_k_char[3].eof_err[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45EF04AE00EE11BB"
    )
        port map (
      I0 => \gen_k_char[3].eof_err_reg[3]\,
      I1 => \gen_k_char[3].eof_err_reg[3]_0\,
      I2 => \^beat_cnt_mod_3\(1),
      I3 => cfg_octets_per_frame_2_sn_1,
      I4 => \gen_k_char[3].eof_err_reg[3]_1\,
      I5 => \gen_k_char[3].eof_err_reg[3]_2\,
      O => \beat_cnt_mod_3_reg[1]_0\
    );
\gen_k_char[3].eomf_err[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => cfg_octets_per_multiframe(6),
      I1 => beat_cnt_mf_reg(6),
      I2 => cfg_octets_per_multiframe(7),
      I3 => beat_cnt_mf_reg(7),
      I4 => \gen_k_char[3].eomf_err[3]_i_3__0_n_0\,
      O => \cfg_octets_per_multiframe[8]\
    );
\gen_k_char[3].eomf_err[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \gen_k_char[3].eomf_err[3]_i_4__0_n_0\,
      I1 => beat_cnt_mf_reg(1),
      I2 => cfg_octets_per_multiframe(1),
      I3 => beat_cnt_mf_reg(0),
      I4 => cfg_octets_per_multiframe(0),
      I5 => \gen_k_char[3].eomf_err[3]_i_5__0_n_0\,
      O => \gen_k_char[3].eomf_err[3]_i_3__0_n_0\
    );
\gen_k_char[3].eomf_err[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => beat_cnt_mf_reg(4),
      I1 => cfg_octets_per_multiframe(4),
      I2 => beat_cnt_mf_reg(3),
      I3 => cfg_octets_per_multiframe(3),
      O => \gen_k_char[3].eomf_err[3]_i_4__0_n_0\
    );
\gen_k_char[3].eomf_err[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => beat_cnt_mf_reg(5),
      I1 => cfg_octets_per_multiframe(5),
      I2 => beat_cnt_mf_reg(2),
      I3 => cfg_octets_per_multiframe(2),
      O => \gen_k_char[3].eomf_err[3]_i_5__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_frame_mark_27 is
  port (
    cfg_octets_per_frame_0_sp_1 : out STD_LOGIC;
    beat_cnt_mod_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \beat_cnt_mod_3_reg[1]_0\ : out STD_LOGIC;
    cfg_octets_per_frame_2_sp_1 : out STD_LOGIC;
    \beat_cnt_frame_reg[0]_0\ : out STD_LOGIC;
    \cfg_octets_per_multiframe[8]\ : out STD_LOGIC;
    cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_k_char[3].eof_err_reg[3]\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_1\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_2\ : in STD_LOGIC;
    cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \beat_cnt_mod_3_reg[1]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \beat_cnt_mod_3_reg[0]_0\ : in STD_LOGIC;
    \beat_cnt_frame_reg[2]_0\ : in STD_LOGIC;
    \beat_cnt_frame_reg[0]_1\ : in STD_LOGIC;
    \beat_cnt_mf_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_frame_mark_27 : entity is "jesd204_frame_mark";
end system_rx_0_jesd204_frame_mark_27;

architecture STRUCTURE of system_rx_0_jesd204_frame_mark_27 is
  signal beat_cnt_frame : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \beat_cnt_frame[1]_i_1_n_0\ : STD_LOGIC;
  signal \beat_cnt_frame[2]_i_1_n_0\ : STD_LOGIC;
  signal \^beat_cnt_frame_reg[0]_0\ : STD_LOGIC;
  signal \beat_cnt_mf[7]_i_3_n_0\ : STD_LOGIC;
  signal beat_cnt_mf_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^beat_cnt_mod_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cfg_octets_per_frame_0_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_2_sn_1 : STD_LOGIC;
  signal \gen_k_char[3].eomf_err[3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err[3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err[3]_i_5_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \beat_cnt_mf[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \beat_cnt_mf[4]_i_1\ : label is "soft_lutpair3";
begin
  \beat_cnt_frame_reg[0]_0\ <= \^beat_cnt_frame_reg[0]_0\;
  beat_cnt_mod_3(1 downto 0) <= \^beat_cnt_mod_3\(1 downto 0);
  cfg_octets_per_frame_0_sp_1 <= cfg_octets_per_frame_0_sn_1;
  cfg_octets_per_frame_2_sp_1 <= cfg_octets_per_frame_2_sn_1;
\beat_cnt_frame[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => beat_cnt_frame(1),
      I1 => \^beat_cnt_frame_reg[0]_0\,
      I2 => cfg_octets_per_frame_2_sn_1,
      I3 => \beat_cnt_frame_reg[2]_0\,
      O => \beat_cnt_frame[1]_i_1_n_0\
    );
\beat_cnt_frame[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006A"
    )
        port map (
      I0 => beat_cnt_frame(2),
      I1 => beat_cnt_frame(1),
      I2 => \^beat_cnt_frame_reg[0]_0\,
      I3 => cfg_octets_per_frame_2_sn_1,
      I4 => \beat_cnt_frame_reg[2]_0\,
      O => \beat_cnt_frame[2]_i_1_n_0\
    );
\beat_cnt_frame[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cfg_octets_per_frame(2),
      I1 => \^beat_cnt_frame_reg[0]_0\,
      I2 => cfg_octets_per_frame(3),
      I3 => beat_cnt_frame(1),
      I4 => beat_cnt_frame(2),
      I5 => cfg_octets_per_frame(4),
      O => cfg_octets_per_frame_2_sn_1
    );
\beat_cnt_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_frame_reg[0]_1\,
      Q => \^beat_cnt_frame_reg[0]_0\,
      R => '0'
    );
\beat_cnt_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_frame[1]_i_1_n_0\,
      Q => beat_cnt_frame(1),
      R => '0'
    );
\beat_cnt_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_frame[2]_i_1_n_0\,
      Q => beat_cnt_frame(2),
      R => '0'
    );
\beat_cnt_mf[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => beat_cnt_mf_reg(0),
      O => p_0_in(0)
    );
\beat_cnt_mf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => beat_cnt_mf_reg(0),
      I1 => beat_cnt_mf_reg(1),
      O => p_0_in(1)
    );
\beat_cnt_mf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => beat_cnt_mf_reg(0),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(2),
      O => p_0_in(2)
    );
\beat_cnt_mf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => beat_cnt_mf_reg(2),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(0),
      I3 => beat_cnt_mf_reg(3),
      O => p_0_in(3)
    );
\beat_cnt_mf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => beat_cnt_mf_reg(3),
      I1 => beat_cnt_mf_reg(0),
      I2 => beat_cnt_mf_reg(1),
      I3 => beat_cnt_mf_reg(2),
      I4 => beat_cnt_mf_reg(4),
      O => p_0_in(4)
    );
\beat_cnt_mf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => beat_cnt_mf_reg(2),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(0),
      I3 => beat_cnt_mf_reg(3),
      I4 => beat_cnt_mf_reg(4),
      I5 => beat_cnt_mf_reg(5),
      O => p_0_in(5)
    );
\beat_cnt_mf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \beat_cnt_mf[7]_i_3_n_0\,
      I1 => beat_cnt_mf_reg(6),
      O => p_0_in(6)
    );
\beat_cnt_mf[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => beat_cnt_mf_reg(6),
      I1 => \beat_cnt_mf[7]_i_3_n_0\,
      I2 => beat_cnt_mf_reg(7),
      O => p_0_in(7)
    );
\beat_cnt_mf[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => beat_cnt_mf_reg(2),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(0),
      I3 => beat_cnt_mf_reg(3),
      I4 => beat_cnt_mf_reg(4),
      I5 => beat_cnt_mf_reg(5),
      O => \beat_cnt_mf[7]_i_3_n_0\
    );
\beat_cnt_mf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => beat_cnt_mf_reg(0),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => beat_cnt_mf_reg(1),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => beat_cnt_mf_reg(2),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => beat_cnt_mf_reg(3),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => beat_cnt_mf_reg(4),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => beat_cnt_mf_reg(5),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => beat_cnt_mf_reg(6),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => beat_cnt_mf_reg(7),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mod_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_mod_3_reg[0]_0\,
      Q => \^beat_cnt_mod_3\(0),
      R => '0'
    );
\beat_cnt_mod_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_mod_3_reg[1]_1\,
      Q => \^beat_cnt_mod_3\(1),
      R => '0'
    );
\gen_k_char[2].eof_err[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD6FFD6FFD60000"
    )
        port map (
      I0 => cfg_octets_per_frame(0),
      I1 => cfg_octets_per_frame(1),
      I2 => cfg_octets_per_frame(2),
      I3 => cfg_octets_per_frame(3),
      I4 => \^beat_cnt_mod_3\(0),
      I5 => \^beat_cnt_mod_3\(1),
      O => cfg_octets_per_frame_0_sn_1
    );
\gen_k_char[3].eof_err[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45EF04AE00EE11BB"
    )
        port map (
      I0 => \gen_k_char[3].eof_err_reg[3]\,
      I1 => \gen_k_char[3].eof_err_reg[3]_0\,
      I2 => \^beat_cnt_mod_3\(1),
      I3 => cfg_octets_per_frame_2_sn_1,
      I4 => \gen_k_char[3].eof_err_reg[3]_1\,
      I5 => \gen_k_char[3].eof_err_reg[3]_2\,
      O => \beat_cnt_mod_3_reg[1]_0\
    );
\gen_k_char[3].eomf_err[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => cfg_octets_per_multiframe(6),
      I1 => beat_cnt_mf_reg(6),
      I2 => cfg_octets_per_multiframe(7),
      I3 => beat_cnt_mf_reg(7),
      I4 => \gen_k_char[3].eomf_err[3]_i_3_n_0\,
      O => \cfg_octets_per_multiframe[8]\
    );
\gen_k_char[3].eomf_err[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \gen_k_char[3].eomf_err[3]_i_4_n_0\,
      I1 => beat_cnt_mf_reg(1),
      I2 => cfg_octets_per_multiframe(1),
      I3 => beat_cnt_mf_reg(0),
      I4 => cfg_octets_per_multiframe(0),
      I5 => \gen_k_char[3].eomf_err[3]_i_5_n_0\,
      O => \gen_k_char[3].eomf_err[3]_i_3_n_0\
    );
\gen_k_char[3].eomf_err[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => beat_cnt_mf_reg(4),
      I1 => cfg_octets_per_multiframe(4),
      I2 => beat_cnt_mf_reg(3),
      I3 => cfg_octets_per_multiframe(3),
      O => \gen_k_char[3].eomf_err[3]_i_4_n_0\
    );
\gen_k_char[3].eomf_err[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => beat_cnt_mf_reg(5),
      I1 => cfg_octets_per_multiframe(5),
      I2 => beat_cnt_mf_reg(2),
      I3 => cfg_octets_per_multiframe(2),
      O => \gen_k_char[3].eomf_err[3]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_frame_mark_3 is
  port (
    cfg_octets_per_frame_0_sp_1 : out STD_LOGIC;
    beat_cnt_mod_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \beat_cnt_mod_3_reg[1]_0\ : out STD_LOGIC;
    cfg_octets_per_frame_2_sp_1 : out STD_LOGIC;
    \beat_cnt_frame_reg[0]_0\ : out STD_LOGIC;
    \cfg_octets_per_multiframe[8]\ : out STD_LOGIC;
    cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_k_char[3].eof_err_reg[3]\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_1\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_2\ : in STD_LOGIC;
    cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \beat_cnt_mod_3_reg[1]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \beat_cnt_mod_3_reg[0]_0\ : in STD_LOGIC;
    buffer_ready_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    \beat_cnt_frame_reg[0]_1\ : in STD_LOGIC;
    \beat_cnt_mf_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_frame_mark_3 : entity is "jesd204_frame_mark";
end system_rx_0_jesd204_frame_mark_3;

architecture STRUCTURE of system_rx_0_jesd204_frame_mark_3 is
  signal beat_cnt_frame : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \beat_cnt_frame[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \beat_cnt_frame[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \^beat_cnt_frame_reg[0]_0\ : STD_LOGIC;
  signal \beat_cnt_mf[7]_i_3__2_n_0\ : STD_LOGIC;
  signal beat_cnt_mf_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^beat_cnt_mod_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cfg_octets_per_frame_0_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_2_sn_1 : STD_LOGIC;
  signal \gen_k_char[3].eomf_err[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err[3]_i_5__2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \beat_cnt_mf[3]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \beat_cnt_mf[4]_i_1__2\ : label is "soft_lutpair15";
begin
  \beat_cnt_frame_reg[0]_0\ <= \^beat_cnt_frame_reg[0]_0\;
  beat_cnt_mod_3(1 downto 0) <= \^beat_cnt_mod_3\(1 downto 0);
  cfg_octets_per_frame_0_sp_1 <= cfg_octets_per_frame_0_sn_1;
  cfg_octets_per_frame_2_sp_1 <= cfg_octets_per_frame_2_sn_1;
\beat_cnt_frame[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => beat_cnt_frame(1),
      I1 => \^beat_cnt_frame_reg[0]_0\,
      I2 => cfg_octets_per_frame_2_sn_1,
      I3 => buffer_ready_n(0),
      O => \beat_cnt_frame[1]_i_1__2_n_0\
    );
\beat_cnt_frame[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006A"
    )
        port map (
      I0 => beat_cnt_frame(2),
      I1 => beat_cnt_frame(1),
      I2 => \^beat_cnt_frame_reg[0]_0\,
      I3 => cfg_octets_per_frame_2_sn_1,
      I4 => buffer_ready_n(0),
      O => \beat_cnt_frame[2]_i_1__2_n_0\
    );
\beat_cnt_frame[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cfg_octets_per_frame(2),
      I1 => \^beat_cnt_frame_reg[0]_0\,
      I2 => beat_cnt_frame(1),
      I3 => cfg_octets_per_frame(3),
      I4 => cfg_octets_per_frame(4),
      I5 => beat_cnt_frame(2),
      O => cfg_octets_per_frame_2_sn_1
    );
\beat_cnt_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_frame_reg[0]_1\,
      Q => \^beat_cnt_frame_reg[0]_0\,
      R => '0'
    );
\beat_cnt_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_frame[1]_i_1__2_n_0\,
      Q => beat_cnt_frame(1),
      R => '0'
    );
\beat_cnt_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_frame[2]_i_1__2_n_0\,
      Q => beat_cnt_frame(2),
      R => '0'
    );
\beat_cnt_mf[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => beat_cnt_mf_reg(0),
      O => p_0_in(0)
    );
\beat_cnt_mf[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => beat_cnt_mf_reg(0),
      I1 => beat_cnt_mf_reg(1),
      O => p_0_in(1)
    );
\beat_cnt_mf[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => beat_cnt_mf_reg(0),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(2),
      O => p_0_in(2)
    );
\beat_cnt_mf[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => beat_cnt_mf_reg(2),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(0),
      I3 => beat_cnt_mf_reg(3),
      O => p_0_in(3)
    );
\beat_cnt_mf[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => beat_cnt_mf_reg(3),
      I1 => beat_cnt_mf_reg(0),
      I2 => beat_cnt_mf_reg(1),
      I3 => beat_cnt_mf_reg(2),
      I4 => beat_cnt_mf_reg(4),
      O => p_0_in(4)
    );
\beat_cnt_mf[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => beat_cnt_mf_reg(2),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(0),
      I3 => beat_cnt_mf_reg(3),
      I4 => beat_cnt_mf_reg(4),
      I5 => beat_cnt_mf_reg(5),
      O => p_0_in(5)
    );
\beat_cnt_mf[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \beat_cnt_mf[7]_i_3__2_n_0\,
      I1 => beat_cnt_mf_reg(6),
      O => p_0_in(6)
    );
\beat_cnt_mf[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => beat_cnt_mf_reg(6),
      I1 => \beat_cnt_mf[7]_i_3__2_n_0\,
      I2 => beat_cnt_mf_reg(7),
      O => p_0_in(7)
    );
\beat_cnt_mf[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => beat_cnt_mf_reg(2),
      I1 => beat_cnt_mf_reg(1),
      I2 => beat_cnt_mf_reg(0),
      I3 => beat_cnt_mf_reg(3),
      I4 => beat_cnt_mf_reg(4),
      I5 => beat_cnt_mf_reg(5),
      O => \beat_cnt_mf[7]_i_3__2_n_0\
    );
\beat_cnt_mf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => beat_cnt_mf_reg(0),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => beat_cnt_mf_reg(1),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => beat_cnt_mf_reg(2),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => beat_cnt_mf_reg(3),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => beat_cnt_mf_reg(4),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => beat_cnt_mf_reg(5),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => beat_cnt_mf_reg(6),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => beat_cnt_mf_reg(7),
      R => \beat_cnt_mf_reg[0]_0\(0)
    );
\beat_cnt_mod_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_mod_3_reg[0]_0\,
      Q => \^beat_cnt_mod_3\(0),
      R => '0'
    );
\beat_cnt_mod_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beat_cnt_mod_3_reg[1]_1\,
      Q => \^beat_cnt_mod_3\(1),
      R => '0'
    );
\gen_k_char[2].eof_err[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD6FFD6FFD60000"
    )
        port map (
      I0 => cfg_octets_per_frame(0),
      I1 => cfg_octets_per_frame(1),
      I2 => cfg_octets_per_frame(2),
      I3 => cfg_octets_per_frame(3),
      I4 => \^beat_cnt_mod_3\(0),
      I5 => \^beat_cnt_mod_3\(1),
      O => cfg_octets_per_frame_0_sn_1
    );
\gen_k_char[3].eof_err[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45EF04AE00EE11BB"
    )
        port map (
      I0 => \gen_k_char[3].eof_err_reg[3]\,
      I1 => \gen_k_char[3].eof_err_reg[3]_0\,
      I2 => \^beat_cnt_mod_3\(1),
      I3 => cfg_octets_per_frame_2_sn_1,
      I4 => \gen_k_char[3].eof_err_reg[3]_1\,
      I5 => \gen_k_char[3].eof_err_reg[3]_2\,
      O => \beat_cnt_mod_3_reg[1]_0\
    );
\gen_k_char[3].eomf_err[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => cfg_octets_per_multiframe(6),
      I1 => beat_cnt_mf_reg(6),
      I2 => cfg_octets_per_multiframe(7),
      I3 => beat_cnt_mf_reg(7),
      I4 => \gen_k_char[3].eomf_err[3]_i_3__2_n_0\,
      O => \cfg_octets_per_multiframe[8]\
    );
\gen_k_char[3].eomf_err[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \gen_k_char[3].eomf_err[3]_i_4__2_n_0\,
      I1 => beat_cnt_mf_reg(1),
      I2 => cfg_octets_per_multiframe(1),
      I3 => beat_cnt_mf_reg(0),
      I4 => cfg_octets_per_multiframe(0),
      I5 => \gen_k_char[3].eomf_err[3]_i_5__2_n_0\,
      O => \gen_k_char[3].eomf_err[3]_i_3__2_n_0\
    );
\gen_k_char[3].eomf_err[3]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => beat_cnt_mf_reg(4),
      I1 => cfg_octets_per_multiframe(4),
      I2 => beat_cnt_mf_reg(3),
      I3 => cfg_octets_per_multiframe(3),
      O => \gen_k_char[3].eomf_err[3]_i_4__2_n_0\
    );
\gen_k_char[3].eomf_err[3]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => beat_cnt_mf_reg(5),
      I1 => cfg_octets_per_multiframe(5),
      I2 => beat_cnt_mf_reg(2),
      I3 => cfg_octets_per_multiframe(2),
      O => \gen_k_char[3].eomf_err[3]_i_5__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_ilas_monitor is
  port (
    ilas_config_valid_i_reg_0 : out STD_LOGIC;
    state : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ilas_config_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    buffer_release_opportunity_reg : out STD_LOGIC;
    state_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_reg_2 : out STD_LOGIC;
    state_reg_3 : out STD_LOGIC;
    state_reg_4 : out STD_LOGIC;
    state_reg_5 : out STD_LOGIC;
    state_reg_6 : out STD_LOGIC;
    state_reg_7 : out STD_LOGIC;
    state_reg_8 : out STD_LOGIC;
    ilas_config_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    prev_was_last0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    cfg_lanes_disable : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buffer_release_n_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \wr_addr_reg[7]\ : in STD_LOGIC;
    ilas_config_valid_i_reg_1 : in STD_LOGIC;
    ilas_config_valid_i_reg_2 : in STD_LOGIC;
    buffer_release_n_reg_0 : in STD_LOGIC;
    buffer_release_opportunity : in STD_LOGIC;
    buffer_release_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    align_err : in STD_LOGIC;
    align_good : in STD_LOGIC;
    \beat_cnt_mf_reg[0]\ : in STD_LOGIC;
    mem_reg_0_63_27_29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \beat_cnt_frame_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    default_eof : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_cnt_mod_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end system_rx_0_jesd204_ilas_monitor;

architecture STRUCTURE of system_rx_0_jesd204_ilas_monitor is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal buffer_release_n_i_2_n_0 : STD_LOGIC;
  signal \^ilas_config_addr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ilas_config_addr_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \ilas_config_addr_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \ilas_config_valid_i_i_1__2_n_0\ : STD_LOGIC;
  signal \ilas_config_valid_i_i_2__2_n_0\ : STD_LOGIC;
  signal \^ilas_config_valid_i_reg_0\ : STD_LOGIC;
  signal prev_was_last : STD_LOGIC;
  signal \^state\ : STD_LOGIC;
  signal \state_i_1__2_n_0\ : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  ilas_config_addr(1 downto 0) <= \^ilas_config_addr\(1 downto 0);
  ilas_config_valid_i_reg_0 <= \^ilas_config_valid_i_reg_0\;
  state <= \^state\;
\align_err_cnt[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA2FFFFFFA2FFA2"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => align_err,
      I5 => align_good,
      O => state_reg_0(0)
    );
\beat_cnt_frame[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => \beat_cnt_frame_reg[0]\(0),
      I5 => default_eof(0),
      O => state_reg_6
    );
\beat_cnt_mf[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA2FFFF"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => \beat_cnt_mf_reg[0]\,
      O => state_reg_1(0)
    );
\beat_cnt_mod_3[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => beat_cnt_mod_3(1),
      I5 => beat_cnt_mod_3(0),
      O => state_reg_7
    );
\beat_cnt_mod_3[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005D00000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => beat_cnt_mod_3(1),
      I5 => beat_cnt_mod_3(0),
      O => state_reg_8
    );
buffer_release_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => buffer_release_n_i_2_n_0,
      I1 => buffer_release_n_reg_0,
      I2 => buffer_release_opportunity,
      I3 => buffer_release_n_reg_1(0),
      O => buffer_release_opportunity_reg
    );
buffer_release_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => cfg_lanes_disable(1),
      I1 => \^sr\(0),
      I2 => cfg_lanes_disable(0),
      I3 => buffer_release_n_reg(0),
      O => buffer_release_n_i_2_n_0
    );
\gen_k_char[1].eof_err[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA2"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      O => \^sr\(0)
    );
\ilas_config_addr_i[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^ilas_config_addr\(0),
      I1 => \^ilas_config_valid_i_reg_0\,
      O => \ilas_config_addr_i[0]_i_1__2_n_0\
    );
\ilas_config_addr_i[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^ilas_config_addr\(1),
      I1 => \^ilas_config_addr\(0),
      I2 => \^ilas_config_valid_i_reg_0\,
      O => \ilas_config_addr_i[1]_i_1__2_n_0\
    );
\ilas_config_addr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ilas_config_addr_i[0]_i_1__2_n_0\,
      Q => \^ilas_config_addr\(0),
      R => '0'
    );
\ilas_config_addr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ilas_config_addr_i[1]_i_1__2_n_0\,
      Q => \^ilas_config_addr\(1),
      R => '0'
    );
\ilas_config_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => ilas_config_data(0),
      R => '0'
    );
\ilas_config_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(10),
      Q => ilas_config_data(10),
      R => '0'
    );
\ilas_config_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(11),
      Q => ilas_config_data(11),
      R => '0'
    );
\ilas_config_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(12),
      Q => ilas_config_data(12),
      R => '0'
    );
\ilas_config_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(13),
      Q => ilas_config_data(13),
      R => '0'
    );
\ilas_config_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(14),
      Q => ilas_config_data(14),
      R => '0'
    );
\ilas_config_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(15),
      Q => ilas_config_data(15),
      R => '0'
    );
\ilas_config_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(16),
      Q => ilas_config_data(16),
      R => '0'
    );
\ilas_config_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(17),
      Q => ilas_config_data(17),
      R => '0'
    );
\ilas_config_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(18),
      Q => ilas_config_data(18),
      R => '0'
    );
\ilas_config_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(19),
      Q => ilas_config_data(19),
      R => '0'
    );
\ilas_config_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(1),
      Q => ilas_config_data(1),
      R => '0'
    );
\ilas_config_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(20),
      Q => ilas_config_data(20),
      R => '0'
    );
\ilas_config_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(21),
      Q => ilas_config_data(21),
      R => '0'
    );
\ilas_config_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(22),
      Q => ilas_config_data(22),
      R => '0'
    );
\ilas_config_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(23),
      Q => ilas_config_data(23),
      R => '0'
    );
\ilas_config_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(24),
      Q => ilas_config_data(24),
      R => '0'
    );
\ilas_config_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(25),
      Q => ilas_config_data(25),
      R => '0'
    );
\ilas_config_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(26),
      Q => ilas_config_data(26),
      R => '0'
    );
\ilas_config_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(27),
      Q => ilas_config_data(27),
      R => '0'
    );
\ilas_config_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(28),
      Q => ilas_config_data(28),
      R => '0'
    );
\ilas_config_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(29),
      Q => ilas_config_data(29),
      R => '0'
    );
\ilas_config_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(2),
      Q => ilas_config_data(2),
      R => '0'
    );
\ilas_config_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(30),
      Q => ilas_config_data(30),
      R => '0'
    );
\ilas_config_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(31),
      Q => ilas_config_data(31),
      R => '0'
    );
\ilas_config_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(3),
      Q => ilas_config_data(3),
      R => '0'
    );
\ilas_config_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(4),
      Q => ilas_config_data(4),
      R => '0'
    );
\ilas_config_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(5),
      Q => ilas_config_data(5),
      R => '0'
    );
\ilas_config_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(6),
      Q => ilas_config_data(6),
      R => '0'
    );
\ilas_config_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(7),
      Q => ilas_config_data(7),
      R => '0'
    );
\ilas_config_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(8),
      Q => ilas_config_data(8),
      R => '0'
    );
\ilas_config_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(9),
      Q => ilas_config_data(9),
      R => '0'
    );
\ilas_config_valid_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE222222"
    )
        port map (
      I0 => \^ilas_config_valid_i_reg_0\,
      I1 => \ilas_config_valid_i_i_2__2_n_0\,
      I2 => \^state\,
      I3 => ilas_config_valid_i_reg_1,
      I4 => ilas_config_valid_i_reg_2,
      I5 => Q(32),
      O => \ilas_config_valid_i_i_1__2_n_0\
    );
\ilas_config_valid_i_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ilas_config_addr\(1),
      I1 => \^ilas_config_addr\(0),
      I2 => \^state\,
      O => \ilas_config_valid_i_i_2__2_n_0\
    );
ilas_config_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ilas_config_valid_i_i_1__2_n_0\,
      Q => \^ilas_config_valid_i_reg_0\,
      R => '0'
    );
\mem_reg_0_63_0_2_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => mem_reg_0_63_27_29(0),
      I5 => mem_reg_0_63_27_29(1),
      O => state_reg_5
    );
\mem_reg_128_191_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005D00000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => mem_reg_0_63_27_29(0),
      I5 => mem_reg_0_63_27_29(1),
      O => state_reg_3
    );
\mem_reg_192_255_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D000000000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => mem_reg_0_63_27_29(0),
      I5 => mem_reg_0_63_27_29(1),
      O => state_reg_2
    );
\mem_reg_64_127_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005D00000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => mem_reg_0_63_27_29(1),
      I5 => mem_reg_0_63_27_29(0),
      O => state_reg_4
    );
prev_was_last_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => prev_was_last0,
      Q => prev_was_last,
      R => '0'
    );
\state_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      O => \state_i_1__2_n_0\
    );
state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_i_1__2_n_0\,
      Q => \^state\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_ilas_monitor_17 is
  port (
    ilas_config_valid_i_reg_0 : out STD_LOGIC;
    state : out STD_LOGIC;
    cfg_lanes_disable_1_sp_1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ilas_config_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    state_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_reg_2 : out STD_LOGIC;
    state_reg_3 : out STD_LOGIC;
    state_reg_4 : out STD_LOGIC;
    state_reg_5 : out STD_LOGIC;
    state_reg_6 : out STD_LOGIC;
    state_reg_7 : out STD_LOGIC;
    state_reg_8 : out STD_LOGIC;
    ilas_config_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    prev_was_last0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    cfg_lanes_disable : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buffer_release_n_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \wr_addr_reg[7]\ : in STD_LOGIC;
    ilas_config_valid_i_reg_1 : in STD_LOGIC;
    ilas_config_valid_i_reg_2 : in STD_LOGIC;
    align_err : in STD_LOGIC;
    align_good : in STD_LOGIC;
    \beat_cnt_mf_reg[0]\ : in STD_LOGIC;
    mem_reg_0_63_27_29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \beat_cnt_frame_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    default_eof : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_cnt_mod_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_ilas_monitor_17 : entity is "jesd204_ilas_monitor";
end system_rx_0_jesd204_ilas_monitor_17;

architecture STRUCTURE of system_rx_0_jesd204_ilas_monitor_17 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cfg_lanes_disable_1_sn_1 : STD_LOGIC;
  signal \^ilas_config_addr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ilas_config_addr_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \ilas_config_addr_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \ilas_config_valid_i_i_1__0_n_0\ : STD_LOGIC;
  signal \ilas_config_valid_i_i_2__0_n_0\ : STD_LOGIC;
  signal \^ilas_config_valid_i_reg_0\ : STD_LOGIC;
  signal prev_was_last : STD_LOGIC;
  signal \^state\ : STD_LOGIC;
  signal \state_i_1__0_n_0\ : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  cfg_lanes_disable_1_sp_1 <= cfg_lanes_disable_1_sn_1;
  ilas_config_addr(1 downto 0) <= \^ilas_config_addr\(1 downto 0);
  ilas_config_valid_i_reg_0 <= \^ilas_config_valid_i_reg_0\;
  state <= \^state\;
\align_err_cnt[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA2FFFFFFA2FFA2"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => align_err,
      I5 => align_good,
      O => state_reg_0(0)
    );
\beat_cnt_frame[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => \beat_cnt_frame_reg[0]\(0),
      I5 => default_eof(0),
      O => state_reg_6
    );
\beat_cnt_mf[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA2FFFF"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => \beat_cnt_mf_reg[0]\,
      O => state_reg_1(0)
    );
\beat_cnt_mod_3[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => beat_cnt_mod_3(1),
      I5 => beat_cnt_mod_3(0),
      O => state_reg_7
    );
\beat_cnt_mod_3[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005D00000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => beat_cnt_mod_3(1),
      I5 => beat_cnt_mod_3(0),
      O => state_reg_8
    );
buffer_release_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => cfg_lanes_disable(1),
      I1 => \^sr\(0),
      I2 => cfg_lanes_disable(0),
      I3 => buffer_release_n_reg(0),
      O => cfg_lanes_disable_1_sn_1
    );
\gen_k_char[1].eof_err[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA2"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      O => \^sr\(0)
    );
\ilas_config_addr_i[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^ilas_config_addr\(0),
      I1 => \^ilas_config_valid_i_reg_0\,
      O => \ilas_config_addr_i[0]_i_1__0_n_0\
    );
\ilas_config_addr_i[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^ilas_config_addr\(1),
      I1 => \^ilas_config_addr\(0),
      I2 => \^ilas_config_valid_i_reg_0\,
      O => \ilas_config_addr_i[1]_i_1__0_n_0\
    );
\ilas_config_addr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ilas_config_addr_i[0]_i_1__0_n_0\,
      Q => \^ilas_config_addr\(0),
      R => '0'
    );
\ilas_config_addr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ilas_config_addr_i[1]_i_1__0_n_0\,
      Q => \^ilas_config_addr\(1),
      R => '0'
    );
\ilas_config_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => ilas_config_data(0),
      R => '0'
    );
\ilas_config_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(10),
      Q => ilas_config_data(10),
      R => '0'
    );
\ilas_config_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(11),
      Q => ilas_config_data(11),
      R => '0'
    );
\ilas_config_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(12),
      Q => ilas_config_data(12),
      R => '0'
    );
\ilas_config_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(13),
      Q => ilas_config_data(13),
      R => '0'
    );
\ilas_config_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(14),
      Q => ilas_config_data(14),
      R => '0'
    );
\ilas_config_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(15),
      Q => ilas_config_data(15),
      R => '0'
    );
\ilas_config_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(16),
      Q => ilas_config_data(16),
      R => '0'
    );
\ilas_config_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(17),
      Q => ilas_config_data(17),
      R => '0'
    );
\ilas_config_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(18),
      Q => ilas_config_data(18),
      R => '0'
    );
\ilas_config_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(19),
      Q => ilas_config_data(19),
      R => '0'
    );
\ilas_config_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(1),
      Q => ilas_config_data(1),
      R => '0'
    );
\ilas_config_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(20),
      Q => ilas_config_data(20),
      R => '0'
    );
\ilas_config_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(21),
      Q => ilas_config_data(21),
      R => '0'
    );
\ilas_config_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(22),
      Q => ilas_config_data(22),
      R => '0'
    );
\ilas_config_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(23),
      Q => ilas_config_data(23),
      R => '0'
    );
\ilas_config_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(24),
      Q => ilas_config_data(24),
      R => '0'
    );
\ilas_config_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(25),
      Q => ilas_config_data(25),
      R => '0'
    );
\ilas_config_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(26),
      Q => ilas_config_data(26),
      R => '0'
    );
\ilas_config_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(27),
      Q => ilas_config_data(27),
      R => '0'
    );
\ilas_config_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(28),
      Q => ilas_config_data(28),
      R => '0'
    );
\ilas_config_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(29),
      Q => ilas_config_data(29),
      R => '0'
    );
\ilas_config_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(2),
      Q => ilas_config_data(2),
      R => '0'
    );
\ilas_config_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(30),
      Q => ilas_config_data(30),
      R => '0'
    );
\ilas_config_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(31),
      Q => ilas_config_data(31),
      R => '0'
    );
\ilas_config_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(3),
      Q => ilas_config_data(3),
      R => '0'
    );
\ilas_config_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(4),
      Q => ilas_config_data(4),
      R => '0'
    );
\ilas_config_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(5),
      Q => ilas_config_data(5),
      R => '0'
    );
\ilas_config_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(6),
      Q => ilas_config_data(6),
      R => '0'
    );
\ilas_config_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(7),
      Q => ilas_config_data(7),
      R => '0'
    );
\ilas_config_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(8),
      Q => ilas_config_data(8),
      R => '0'
    );
\ilas_config_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(9),
      Q => ilas_config_data(9),
      R => '0'
    );
\ilas_config_valid_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE222222"
    )
        port map (
      I0 => \^ilas_config_valid_i_reg_0\,
      I1 => \ilas_config_valid_i_i_2__0_n_0\,
      I2 => \^state\,
      I3 => ilas_config_valid_i_reg_1,
      I4 => ilas_config_valid_i_reg_2,
      I5 => Q(32),
      O => \ilas_config_valid_i_i_1__0_n_0\
    );
\ilas_config_valid_i_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ilas_config_addr\(1),
      I1 => \^ilas_config_addr\(0),
      I2 => \^state\,
      O => \ilas_config_valid_i_i_2__0_n_0\
    );
ilas_config_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ilas_config_valid_i_i_1__0_n_0\,
      Q => \^ilas_config_valid_i_reg_0\,
      R => '0'
    );
\mem_reg_0_63_0_2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => mem_reg_0_63_27_29(0),
      I5 => mem_reg_0_63_27_29(1),
      O => state_reg_5
    );
\mem_reg_128_191_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005D00000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => mem_reg_0_63_27_29(0),
      I5 => mem_reg_0_63_27_29(1),
      O => state_reg_3
    );
\mem_reg_192_255_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D000000000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => mem_reg_0_63_27_29(0),
      I5 => mem_reg_0_63_27_29(1),
      O => state_reg_2
    );
\mem_reg_64_127_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005D00000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      I4 => mem_reg_0_63_27_29(1),
      I5 => mem_reg_0_63_27_29(0),
      O => state_reg_4
    );
prev_was_last_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => prev_was_last0,
      Q => prev_was_last,
      R => '0'
    );
\state_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[7]\,
      O => \state_i_1__0_n_0\
    );
state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_i_1__0_n_0\,
      Q => \^state\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_ilas_monitor_25 is
  port (
    ilas_config_valid_i_reg_0 : out STD_LOGIC;
    state : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ilas_config_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    state_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_reg_2 : out STD_LOGIC;
    state_reg_3 : out STD_LOGIC;
    state_reg_4 : out STD_LOGIC;
    state_reg_5 : out STD_LOGIC;
    state_reg_6 : out STD_LOGIC;
    state_reg_7 : out STD_LOGIC;
    state_reg_8 : out STD_LOGIC;
    ilas_config_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    prev_was_last0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \wr_addr_reg[0]\ : in STD_LOGIC;
    ilas_config_valid_i_reg_1 : in STD_LOGIC;
    ilas_config_valid_i_reg_2 : in STD_LOGIC;
    align_err : in STD_LOGIC;
    align_good : in STD_LOGIC;
    \beat_cnt_mf_reg[0]\ : in STD_LOGIC;
    mem_reg_0_63_27_29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \beat_cnt_frame_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    default_eof : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_cnt_mod_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_ilas_monitor_25 : entity is "jesd204_ilas_monitor";
end system_rx_0_jesd204_ilas_monitor_25;

architecture STRUCTURE of system_rx_0_jesd204_ilas_monitor_25 is
  signal \^ilas_config_addr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ilas_config_addr_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \ilas_config_addr_i[1]_i_1_n_0\ : STD_LOGIC;
  signal ilas_config_valid_i_i_1_n_0 : STD_LOGIC;
  signal ilas_config_valid_i_i_2_n_0 : STD_LOGIC;
  signal \^ilas_config_valid_i_reg_0\ : STD_LOGIC;
  signal prev_was_last : STD_LOGIC;
  signal \^state\ : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
begin
  ilas_config_addr(1 downto 0) <= \^ilas_config_addr\(1 downto 0);
  ilas_config_valid_i_reg_0 <= \^ilas_config_valid_i_reg_0\;
  state <= \^state\;
\align_err_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA2FFFFFFA2FFA2"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => align_err,
      I5 => align_good,
      O => state_reg_0(0)
    );
\beat_cnt_frame[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => \beat_cnt_frame_reg[0]\(0),
      I5 => default_eof(0),
      O => state_reg_6
    );
\beat_cnt_mf[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA2FFFF"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => \beat_cnt_mf_reg[0]\,
      O => state_reg_1(0)
    );
\beat_cnt_mod_3[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => beat_cnt_mod_3(1),
      I5 => beat_cnt_mod_3(0),
      O => state_reg_7
    );
\beat_cnt_mod_3[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005D00000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => beat_cnt_mod_3(1),
      I5 => beat_cnt_mod_3(0),
      O => state_reg_8
    );
\gen_k_char[1].eof_err[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA2"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      O => SR(0)
    );
\ilas_config_addr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^ilas_config_addr\(0),
      I1 => \^ilas_config_valid_i_reg_0\,
      O => \ilas_config_addr_i[0]_i_1_n_0\
    );
\ilas_config_addr_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^ilas_config_addr\(1),
      I1 => \^ilas_config_addr\(0),
      I2 => \^ilas_config_valid_i_reg_0\,
      O => \ilas_config_addr_i[1]_i_1_n_0\
    );
\ilas_config_addr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ilas_config_addr_i[0]_i_1_n_0\,
      Q => \^ilas_config_addr\(0),
      R => '0'
    );
\ilas_config_addr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ilas_config_addr_i[1]_i_1_n_0\,
      Q => \^ilas_config_addr\(1),
      R => '0'
    );
\ilas_config_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => ilas_config_data(0),
      R => '0'
    );
\ilas_config_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(10),
      Q => ilas_config_data(10),
      R => '0'
    );
\ilas_config_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(11),
      Q => ilas_config_data(11),
      R => '0'
    );
\ilas_config_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(12),
      Q => ilas_config_data(12),
      R => '0'
    );
\ilas_config_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(13),
      Q => ilas_config_data(13),
      R => '0'
    );
\ilas_config_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(14),
      Q => ilas_config_data(14),
      R => '0'
    );
\ilas_config_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(15),
      Q => ilas_config_data(15),
      R => '0'
    );
\ilas_config_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(16),
      Q => ilas_config_data(16),
      R => '0'
    );
\ilas_config_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(17),
      Q => ilas_config_data(17),
      R => '0'
    );
\ilas_config_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(18),
      Q => ilas_config_data(18),
      R => '0'
    );
\ilas_config_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(19),
      Q => ilas_config_data(19),
      R => '0'
    );
\ilas_config_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(1),
      Q => ilas_config_data(1),
      R => '0'
    );
\ilas_config_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(20),
      Q => ilas_config_data(20),
      R => '0'
    );
\ilas_config_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(21),
      Q => ilas_config_data(21),
      R => '0'
    );
\ilas_config_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(22),
      Q => ilas_config_data(22),
      R => '0'
    );
\ilas_config_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(23),
      Q => ilas_config_data(23),
      R => '0'
    );
\ilas_config_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(24),
      Q => ilas_config_data(24),
      R => '0'
    );
\ilas_config_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(25),
      Q => ilas_config_data(25),
      R => '0'
    );
\ilas_config_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(26),
      Q => ilas_config_data(26),
      R => '0'
    );
\ilas_config_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(27),
      Q => ilas_config_data(27),
      R => '0'
    );
\ilas_config_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(28),
      Q => ilas_config_data(28),
      R => '0'
    );
\ilas_config_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(29),
      Q => ilas_config_data(29),
      R => '0'
    );
\ilas_config_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(2),
      Q => ilas_config_data(2),
      R => '0'
    );
\ilas_config_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(30),
      Q => ilas_config_data(30),
      R => '0'
    );
\ilas_config_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(31),
      Q => ilas_config_data(31),
      R => '0'
    );
\ilas_config_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(3),
      Q => ilas_config_data(3),
      R => '0'
    );
\ilas_config_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(4),
      Q => ilas_config_data(4),
      R => '0'
    );
\ilas_config_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(5),
      Q => ilas_config_data(5),
      R => '0'
    );
\ilas_config_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(6),
      Q => ilas_config_data(6),
      R => '0'
    );
\ilas_config_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(7),
      Q => ilas_config_data(7),
      R => '0'
    );
\ilas_config_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(8),
      Q => ilas_config_data(8),
      R => '0'
    );
\ilas_config_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(9),
      Q => ilas_config_data(9),
      R => '0'
    );
ilas_config_valid_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE222222"
    )
        port map (
      I0 => \^ilas_config_valid_i_reg_0\,
      I1 => ilas_config_valid_i_i_2_n_0,
      I2 => \^state\,
      I3 => ilas_config_valid_i_reg_1,
      I4 => ilas_config_valid_i_reg_2,
      I5 => Q(32),
      O => ilas_config_valid_i_i_1_n_0
    );
ilas_config_valid_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ilas_config_addr\(1),
      I1 => \^ilas_config_addr\(0),
      I2 => \^state\,
      O => ilas_config_valid_i_i_2_n_0
    );
ilas_config_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ilas_config_valid_i_i_1_n_0,
      Q => \^ilas_config_valid_i_reg_0\,
      R => '0'
    );
mem_reg_0_63_0_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => mem_reg_0_63_27_29(0),
      I5 => mem_reg_0_63_27_29(1),
      O => state_reg_5
    );
mem_reg_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005D00000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => mem_reg_0_63_27_29(0),
      I5 => mem_reg_0_63_27_29(1),
      O => state_reg_3
    );
mem_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D000000000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => mem_reg_0_63_27_29(0),
      I5 => mem_reg_0_63_27_29(1),
      O => state_reg_2
    );
mem_reg_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005D00000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => mem_reg_0_63_27_29(1),
      I5 => mem_reg_0_63_27_29(0),
      O => state_reg_4
    );
prev_was_last_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => prev_was_last0,
      Q => prev_was_last,
      R => '0'
    );
state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      O => state_i_1_n_0
    );
state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => state_i_1_n_0,
      Q => \^state\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_ilas_monitor_9 is
  port (
    ilas_config_valid_i_reg_0 : out STD_LOGIC;
    state : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ilas_config_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    state_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_reg_2 : out STD_LOGIC;
    state_reg_3 : out STD_LOGIC;
    state_reg_4 : out STD_LOGIC;
    state_reg_5 : out STD_LOGIC;
    state_reg_6 : out STD_LOGIC;
    state_reg_7 : out STD_LOGIC;
    state_reg_8 : out STD_LOGIC;
    ilas_config_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    prev_was_last0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \wr_addr_reg[0]\ : in STD_LOGIC;
    ilas_config_valid_i_reg_1 : in STD_LOGIC;
    ilas_config_valid_i_reg_2 : in STD_LOGIC;
    align_err : in STD_LOGIC;
    align_good : in STD_LOGIC;
    \beat_cnt_mf_reg[0]\ : in STD_LOGIC;
    mem_reg_0_63_27_29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \beat_cnt_frame_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    default_eof : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_cnt_mod_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_ilas_monitor_9 : entity is "jesd204_ilas_monitor";
end system_rx_0_jesd204_ilas_monitor_9;

architecture STRUCTURE of system_rx_0_jesd204_ilas_monitor_9 is
  signal \^ilas_config_addr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ilas_config_addr_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \ilas_config_addr_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \ilas_config_valid_i_i_1__1_n_0\ : STD_LOGIC;
  signal \ilas_config_valid_i_i_2__1_n_0\ : STD_LOGIC;
  signal \^ilas_config_valid_i_reg_0\ : STD_LOGIC;
  signal prev_was_last : STD_LOGIC;
  signal \^state\ : STD_LOGIC;
  signal \state_i_1__1_n_0\ : STD_LOGIC;
begin
  ilas_config_addr(1 downto 0) <= \^ilas_config_addr\(1 downto 0);
  ilas_config_valid_i_reg_0 <= \^ilas_config_valid_i_reg_0\;
  state <= \^state\;
\align_err_cnt[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA2FFFFFFA2FFA2"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => align_err,
      I5 => align_good,
      O => state_reg_0(0)
    );
\beat_cnt_frame[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => \beat_cnt_frame_reg[0]\(0),
      I5 => default_eof(0),
      O => state_reg_6
    );
\beat_cnt_mf[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA2FFFF"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => \beat_cnt_mf_reg[0]\,
      O => state_reg_1(0)
    );
\beat_cnt_mod_3[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => beat_cnt_mod_3(1),
      I5 => beat_cnt_mod_3(0),
      O => state_reg_7
    );
\beat_cnt_mod_3[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005D00000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => beat_cnt_mod_3(1),
      I5 => beat_cnt_mod_3(0),
      O => state_reg_8
    );
\gen_k_char[1].eof_err[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA2"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      O => SR(0)
    );
\ilas_config_addr_i[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^ilas_config_addr\(0),
      I1 => \^ilas_config_valid_i_reg_0\,
      O => \ilas_config_addr_i[0]_i_1__1_n_0\
    );
\ilas_config_addr_i[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^ilas_config_addr\(1),
      I1 => \^ilas_config_addr\(0),
      I2 => \^ilas_config_valid_i_reg_0\,
      O => \ilas_config_addr_i[1]_i_1__1_n_0\
    );
\ilas_config_addr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ilas_config_addr_i[0]_i_1__1_n_0\,
      Q => \^ilas_config_addr\(0),
      R => '0'
    );
\ilas_config_addr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ilas_config_addr_i[1]_i_1__1_n_0\,
      Q => \^ilas_config_addr\(1),
      R => '0'
    );
\ilas_config_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => ilas_config_data(0),
      R => '0'
    );
\ilas_config_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(10),
      Q => ilas_config_data(10),
      R => '0'
    );
\ilas_config_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(11),
      Q => ilas_config_data(11),
      R => '0'
    );
\ilas_config_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(12),
      Q => ilas_config_data(12),
      R => '0'
    );
\ilas_config_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(13),
      Q => ilas_config_data(13),
      R => '0'
    );
\ilas_config_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(14),
      Q => ilas_config_data(14),
      R => '0'
    );
\ilas_config_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(15),
      Q => ilas_config_data(15),
      R => '0'
    );
\ilas_config_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(16),
      Q => ilas_config_data(16),
      R => '0'
    );
\ilas_config_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(17),
      Q => ilas_config_data(17),
      R => '0'
    );
\ilas_config_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(18),
      Q => ilas_config_data(18),
      R => '0'
    );
\ilas_config_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(19),
      Q => ilas_config_data(19),
      R => '0'
    );
\ilas_config_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(1),
      Q => ilas_config_data(1),
      R => '0'
    );
\ilas_config_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(20),
      Q => ilas_config_data(20),
      R => '0'
    );
\ilas_config_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(21),
      Q => ilas_config_data(21),
      R => '0'
    );
\ilas_config_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(22),
      Q => ilas_config_data(22),
      R => '0'
    );
\ilas_config_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(23),
      Q => ilas_config_data(23),
      R => '0'
    );
\ilas_config_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(24),
      Q => ilas_config_data(24),
      R => '0'
    );
\ilas_config_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(25),
      Q => ilas_config_data(25),
      R => '0'
    );
\ilas_config_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(26),
      Q => ilas_config_data(26),
      R => '0'
    );
\ilas_config_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(27),
      Q => ilas_config_data(27),
      R => '0'
    );
\ilas_config_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(28),
      Q => ilas_config_data(28),
      R => '0'
    );
\ilas_config_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(29),
      Q => ilas_config_data(29),
      R => '0'
    );
\ilas_config_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(2),
      Q => ilas_config_data(2),
      R => '0'
    );
\ilas_config_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(30),
      Q => ilas_config_data(30),
      R => '0'
    );
\ilas_config_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(31),
      Q => ilas_config_data(31),
      R => '0'
    );
\ilas_config_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(3),
      Q => ilas_config_data(3),
      R => '0'
    );
\ilas_config_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(4),
      Q => ilas_config_data(4),
      R => '0'
    );
\ilas_config_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(5),
      Q => ilas_config_data(5),
      R => '0'
    );
\ilas_config_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(6),
      Q => ilas_config_data(6),
      R => '0'
    );
\ilas_config_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(7),
      Q => ilas_config_data(7),
      R => '0'
    );
\ilas_config_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(8),
      Q => ilas_config_data(8),
      R => '0'
    );
\ilas_config_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(9),
      Q => ilas_config_data(9),
      R => '0'
    );
\ilas_config_valid_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE222222"
    )
        port map (
      I0 => \^ilas_config_valid_i_reg_0\,
      I1 => \ilas_config_valid_i_i_2__1_n_0\,
      I2 => \^state\,
      I3 => ilas_config_valid_i_reg_1,
      I4 => ilas_config_valid_i_reg_2,
      I5 => Q(32),
      O => \ilas_config_valid_i_i_1__1_n_0\
    );
\ilas_config_valid_i_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ilas_config_addr\(1),
      I1 => \^ilas_config_addr\(0),
      I2 => \^state\,
      O => \ilas_config_valid_i_i_2__1_n_0\
    );
ilas_config_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ilas_config_valid_i_i_1__1_n_0\,
      Q => \^ilas_config_valid_i_reg_0\,
      R => '0'
    );
\mem_reg_0_63_0_2_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => mem_reg_0_63_27_29(0),
      I5 => mem_reg_0_63_27_29(1),
      O => state_reg_5
    );
\mem_reg_128_191_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005D00000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => mem_reg_0_63_27_29(0),
      I5 => mem_reg_0_63_27_29(1),
      O => state_reg_3
    );
\mem_reg_192_255_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D000000000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => mem_reg_0_63_27_29(0),
      I5 => mem_reg_0_63_27_29(1),
      O => state_reg_2
    );
\mem_reg_64_127_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005D00000000"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      I4 => mem_reg_0_63_27_29(1),
      I5 => mem_reg_0_63_27_29(0),
      O => state_reg_4
    );
prev_was_last_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => prev_was_last0,
      Q => prev_was_last,
      R => '0'
    );
\state_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => \^state\,
      I1 => prev_was_last,
      I2 => Q(32),
      I3 => \wr_addr_reg[0]\,
      O => \state_i_1__1_n_0\
    );
state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_i_1__1_n_0\,
      Q => \^state\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_lane_latency_monitor is
  port (
    status_lane_ifs_ready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    status_lane_latency : out STD_LOGIC_VECTOR ( 47 downto 0 );
    latency_monitor_reset : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end system_rx_0_jesd204_lane_latency_monitor;

architecture STRUCTURE of system_rx_0_jesd204_lane_latency_monitor is
  signal \beat_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \beat_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \beat_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal beat_counter_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \beat_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \beat_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \beat_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \beat_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \beat_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \beat_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \beat_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \beat_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \beat_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \beat_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \beat_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \beat_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \beat_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \beat_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \beat_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \beat_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \beat_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \beat_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \beat_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \beat_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \beat_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \beat_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \beat_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \gen_lane[0].lane_captured_reg0\ : STD_LOGIC;
  signal \gen_lane[1].lane_captured_reg0\ : STD_LOGIC;
  signal \gen_lane[2].lane_captured_reg0\ : STD_LOGIC;
  signal \gen_lane[3].lane_captured_reg0\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \^status_lane_ifs_ready\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_beat_counter_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \beat_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \beat_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \beat_counter_reg[8]_i_1\ : label is 11;
begin
  status_lane_ifs_ready(3 downto 0) <= \^status_lane_ifs_ready\(3 downto 0);
\beat_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \beat_counter[0]_i_3_n_0\,
      I1 => beat_counter_reg(11),
      I2 => beat_counter_reg(9),
      I3 => beat_counter_reg(0),
      I4 => beat_counter_reg(2),
      I5 => \beat_counter[0]_i_4_n_0\,
      O => sel
    );
\beat_counter[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => beat_counter_reg(5),
      I1 => beat_counter_reg(1),
      I2 => beat_counter_reg(4),
      I3 => beat_counter_reg(3),
      O => \beat_counter[0]_i_3_n_0\
    );
\beat_counter[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => beat_counter_reg(6),
      I1 => beat_counter_reg(8),
      I2 => beat_counter_reg(10),
      I3 => beat_counter_reg(7),
      O => \beat_counter[0]_i_4_n_0\
    );
\beat_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => beat_counter_reg(0),
      O => \beat_counter[0]_i_5_n_0\
    );
\beat_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \beat_counter_reg[0]_i_2_n_7\,
      Q => beat_counter_reg(0),
      R => latency_monitor_reset
    );
\beat_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_counter_reg[0]_i_2_n_0\,
      CO(2) => \beat_counter_reg[0]_i_2_n_1\,
      CO(1) => \beat_counter_reg[0]_i_2_n_2\,
      CO(0) => \beat_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \beat_counter_reg[0]_i_2_n_4\,
      O(2) => \beat_counter_reg[0]_i_2_n_5\,
      O(1) => \beat_counter_reg[0]_i_2_n_6\,
      O(0) => \beat_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => beat_counter_reg(3 downto 1),
      S(0) => \beat_counter[0]_i_5_n_0\
    );
\beat_counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \beat_counter_reg[8]_i_1_n_5\,
      Q => beat_counter_reg(10),
      R => latency_monitor_reset
    );
\beat_counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \beat_counter_reg[8]_i_1_n_4\,
      Q => beat_counter_reg(11),
      R => latency_monitor_reset
    );
\beat_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \beat_counter_reg[0]_i_2_n_6\,
      Q => beat_counter_reg(1),
      R => latency_monitor_reset
    );
\beat_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \beat_counter_reg[0]_i_2_n_5\,
      Q => beat_counter_reg(2),
      R => latency_monitor_reset
    );
\beat_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \beat_counter_reg[0]_i_2_n_4\,
      Q => beat_counter_reg(3),
      R => latency_monitor_reset
    );
\beat_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \beat_counter_reg[4]_i_1_n_7\,
      Q => beat_counter_reg(4),
      R => latency_monitor_reset
    );
\beat_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_counter_reg[0]_i_2_n_0\,
      CO(3) => \beat_counter_reg[4]_i_1_n_0\,
      CO(2) => \beat_counter_reg[4]_i_1_n_1\,
      CO(1) => \beat_counter_reg[4]_i_1_n_2\,
      CO(0) => \beat_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \beat_counter_reg[4]_i_1_n_4\,
      O(2) => \beat_counter_reg[4]_i_1_n_5\,
      O(1) => \beat_counter_reg[4]_i_1_n_6\,
      O(0) => \beat_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => beat_counter_reg(7 downto 4)
    );
\beat_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \beat_counter_reg[4]_i_1_n_6\,
      Q => beat_counter_reg(5),
      R => latency_monitor_reset
    );
\beat_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \beat_counter_reg[4]_i_1_n_5\,
      Q => beat_counter_reg(6),
      R => latency_monitor_reset
    );
\beat_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \beat_counter_reg[4]_i_1_n_4\,
      Q => beat_counter_reg(7),
      R => latency_monitor_reset
    );
\beat_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \beat_counter_reg[8]_i_1_n_7\,
      Q => beat_counter_reg(8),
      R => latency_monitor_reset
    );
\beat_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_counter_reg[4]_i_1_n_0\,
      CO(3) => \NLW_beat_counter_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_counter_reg[8]_i_1_n_1\,
      CO(1) => \beat_counter_reg[8]_i_1_n_2\,
      CO(0) => \beat_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \beat_counter_reg[8]_i_1_n_4\,
      O(2) => \beat_counter_reg[8]_i_1_n_5\,
      O(1) => \beat_counter_reg[8]_i_1_n_6\,
      O(0) => \beat_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => beat_counter_reg(11 downto 8)
    );
\beat_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \beat_counter_reg[8]_i_1_n_6\,
      Q => beat_counter_reg(9),
      R => latency_monitor_reset
    );
\gen_lane[0].lane_captured[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^status_lane_ifs_ready\(0),
      O => \gen_lane[0].lane_captured_reg0\
    );
\gen_lane[0].lane_captured_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_lane[0].lane_captured_reg0\,
      D => '1',
      Q => \^status_lane_ifs_ready\(0),
      R => latency_monitor_reset
    );
\gen_lane[0].lane_latency_mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[0].lane_captured_reg0\,
      D => beat_counter_reg(0),
      Q => status_lane_latency(0),
      R => latency_monitor_reset
    );
\gen_lane[0].lane_latency_mem_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[0].lane_captured_reg0\,
      D => beat_counter_reg(10),
      Q => status_lane_latency(10),
      R => latency_monitor_reset
    );
\gen_lane[0].lane_latency_mem_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[0].lane_captured_reg0\,
      D => beat_counter_reg(11),
      Q => status_lane_latency(11),
      R => latency_monitor_reset
    );
\gen_lane[0].lane_latency_mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[0].lane_captured_reg0\,
      D => beat_counter_reg(1),
      Q => status_lane_latency(1),
      R => latency_monitor_reset
    );
\gen_lane[0].lane_latency_mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[0].lane_captured_reg0\,
      D => beat_counter_reg(2),
      Q => status_lane_latency(2),
      R => latency_monitor_reset
    );
\gen_lane[0].lane_latency_mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[0].lane_captured_reg0\,
      D => beat_counter_reg(3),
      Q => status_lane_latency(3),
      R => latency_monitor_reset
    );
\gen_lane[0].lane_latency_mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[0].lane_captured_reg0\,
      D => beat_counter_reg(4),
      Q => status_lane_latency(4),
      R => latency_monitor_reset
    );
\gen_lane[0].lane_latency_mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[0].lane_captured_reg0\,
      D => beat_counter_reg(5),
      Q => status_lane_latency(5),
      R => latency_monitor_reset
    );
\gen_lane[0].lane_latency_mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[0].lane_captured_reg0\,
      D => beat_counter_reg(6),
      Q => status_lane_latency(6),
      R => latency_monitor_reset
    );
\gen_lane[0].lane_latency_mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[0].lane_captured_reg0\,
      D => beat_counter_reg(7),
      Q => status_lane_latency(7),
      R => latency_monitor_reset
    );
\gen_lane[0].lane_latency_mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[0].lane_captured_reg0\,
      D => beat_counter_reg(8),
      Q => status_lane_latency(8),
      R => latency_monitor_reset
    );
\gen_lane[0].lane_latency_mem_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[0].lane_captured_reg0\,
      D => beat_counter_reg(9),
      Q => status_lane_latency(9),
      R => latency_monitor_reset
    );
\gen_lane[1].lane_captured[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => \^status_lane_ifs_ready\(1),
      O => \gen_lane[1].lane_captured_reg0\
    );
\gen_lane[1].lane_captured_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_lane[1].lane_captured_reg0\,
      D => '1',
      Q => \^status_lane_ifs_ready\(1),
      R => latency_monitor_reset
    );
\gen_lane[1].lane_latency_mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[1].lane_captured_reg0\,
      D => beat_counter_reg(0),
      Q => status_lane_latency(12),
      R => latency_monitor_reset
    );
\gen_lane[1].lane_latency_mem_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[1].lane_captured_reg0\,
      D => beat_counter_reg(10),
      Q => status_lane_latency(22),
      R => latency_monitor_reset
    );
\gen_lane[1].lane_latency_mem_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[1].lane_captured_reg0\,
      D => beat_counter_reg(11),
      Q => status_lane_latency(23),
      R => latency_monitor_reset
    );
\gen_lane[1].lane_latency_mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[1].lane_captured_reg0\,
      D => beat_counter_reg(1),
      Q => status_lane_latency(13),
      R => latency_monitor_reset
    );
\gen_lane[1].lane_latency_mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[1].lane_captured_reg0\,
      D => beat_counter_reg(2),
      Q => status_lane_latency(14),
      R => latency_monitor_reset
    );
\gen_lane[1].lane_latency_mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[1].lane_captured_reg0\,
      D => beat_counter_reg(3),
      Q => status_lane_latency(15),
      R => latency_monitor_reset
    );
\gen_lane[1].lane_latency_mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[1].lane_captured_reg0\,
      D => beat_counter_reg(4),
      Q => status_lane_latency(16),
      R => latency_monitor_reset
    );
\gen_lane[1].lane_latency_mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[1].lane_captured_reg0\,
      D => beat_counter_reg(5),
      Q => status_lane_latency(17),
      R => latency_monitor_reset
    );
\gen_lane[1].lane_latency_mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[1].lane_captured_reg0\,
      D => beat_counter_reg(6),
      Q => status_lane_latency(18),
      R => latency_monitor_reset
    );
\gen_lane[1].lane_latency_mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[1].lane_captured_reg0\,
      D => beat_counter_reg(7),
      Q => status_lane_latency(19),
      R => latency_monitor_reset
    );
\gen_lane[1].lane_latency_mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[1].lane_captured_reg0\,
      D => beat_counter_reg(8),
      Q => status_lane_latency(20),
      R => latency_monitor_reset
    );
\gen_lane[1].lane_latency_mem_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[1].lane_captured_reg0\,
      D => beat_counter_reg(9),
      Q => status_lane_latency(21),
      R => latency_monitor_reset
    );
\gen_lane[2].lane_captured[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => \^status_lane_ifs_ready\(2),
      O => \gen_lane[2].lane_captured_reg0\
    );
\gen_lane[2].lane_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_lane[2].lane_captured_reg0\,
      D => '1',
      Q => \^status_lane_ifs_ready\(2),
      R => latency_monitor_reset
    );
\gen_lane[2].lane_latency_mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[2].lane_captured_reg0\,
      D => beat_counter_reg(0),
      Q => status_lane_latency(24),
      R => latency_monitor_reset
    );
\gen_lane[2].lane_latency_mem_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[2].lane_captured_reg0\,
      D => beat_counter_reg(10),
      Q => status_lane_latency(34),
      R => latency_monitor_reset
    );
\gen_lane[2].lane_latency_mem_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[2].lane_captured_reg0\,
      D => beat_counter_reg(11),
      Q => status_lane_latency(35),
      R => latency_monitor_reset
    );
\gen_lane[2].lane_latency_mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[2].lane_captured_reg0\,
      D => beat_counter_reg(1),
      Q => status_lane_latency(25),
      R => latency_monitor_reset
    );
\gen_lane[2].lane_latency_mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[2].lane_captured_reg0\,
      D => beat_counter_reg(2),
      Q => status_lane_latency(26),
      R => latency_monitor_reset
    );
\gen_lane[2].lane_latency_mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[2].lane_captured_reg0\,
      D => beat_counter_reg(3),
      Q => status_lane_latency(27),
      R => latency_monitor_reset
    );
\gen_lane[2].lane_latency_mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[2].lane_captured_reg0\,
      D => beat_counter_reg(4),
      Q => status_lane_latency(28),
      R => latency_monitor_reset
    );
\gen_lane[2].lane_latency_mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[2].lane_captured_reg0\,
      D => beat_counter_reg(5),
      Q => status_lane_latency(29),
      R => latency_monitor_reset
    );
\gen_lane[2].lane_latency_mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[2].lane_captured_reg0\,
      D => beat_counter_reg(6),
      Q => status_lane_latency(30),
      R => latency_monitor_reset
    );
\gen_lane[2].lane_latency_mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[2].lane_captured_reg0\,
      D => beat_counter_reg(7),
      Q => status_lane_latency(31),
      R => latency_monitor_reset
    );
\gen_lane[2].lane_latency_mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[2].lane_captured_reg0\,
      D => beat_counter_reg(8),
      Q => status_lane_latency(32),
      R => latency_monitor_reset
    );
\gen_lane[2].lane_latency_mem_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[2].lane_captured_reg0\,
      D => beat_counter_reg(9),
      Q => status_lane_latency(33),
      R => latency_monitor_reset
    );
\gen_lane[3].lane_captured[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => \^status_lane_ifs_ready\(3),
      O => \gen_lane[3].lane_captured_reg0\
    );
\gen_lane[3].lane_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_lane[3].lane_captured_reg0\,
      D => '1',
      Q => \^status_lane_ifs_ready\(3),
      R => latency_monitor_reset
    );
\gen_lane[3].lane_latency_mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[3].lane_captured_reg0\,
      D => beat_counter_reg(0),
      Q => status_lane_latency(36),
      R => latency_monitor_reset
    );
\gen_lane[3].lane_latency_mem_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[3].lane_captured_reg0\,
      D => beat_counter_reg(10),
      Q => status_lane_latency(46),
      R => latency_monitor_reset
    );
\gen_lane[3].lane_latency_mem_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[3].lane_captured_reg0\,
      D => beat_counter_reg(11),
      Q => status_lane_latency(47),
      R => latency_monitor_reset
    );
\gen_lane[3].lane_latency_mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[3].lane_captured_reg0\,
      D => beat_counter_reg(1),
      Q => status_lane_latency(37),
      R => latency_monitor_reset
    );
\gen_lane[3].lane_latency_mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[3].lane_captured_reg0\,
      D => beat_counter_reg(2),
      Q => status_lane_latency(38),
      R => latency_monitor_reset
    );
\gen_lane[3].lane_latency_mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[3].lane_captured_reg0\,
      D => beat_counter_reg(3),
      Q => status_lane_latency(39),
      R => latency_monitor_reset
    );
\gen_lane[3].lane_latency_mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[3].lane_captured_reg0\,
      D => beat_counter_reg(4),
      Q => status_lane_latency(40),
      R => latency_monitor_reset
    );
\gen_lane[3].lane_latency_mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[3].lane_captured_reg0\,
      D => beat_counter_reg(5),
      Q => status_lane_latency(41),
      R => latency_monitor_reset
    );
\gen_lane[3].lane_latency_mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[3].lane_captured_reg0\,
      D => beat_counter_reg(6),
      Q => status_lane_latency(42),
      R => latency_monitor_reset
    );
\gen_lane[3].lane_latency_mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[3].lane_captured_reg0\,
      D => beat_counter_reg(7),
      Q => status_lane_latency(43),
      R => latency_monitor_reset
    );
\gen_lane[3].lane_latency_mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[3].lane_captured_reg0\,
      D => beat_counter_reg(8),
      Q => status_lane_latency(44),
      R => latency_monitor_reset
    );
\gen_lane[3].lane_latency_mem_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \gen_lane[3].lane_captured_reg0\,
      D => beat_counter_reg(9),
      Q => status_lane_latency(45),
      R => latency_monitor_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_lmfc is
  port (
    sysref_edge_reg_0 : out STD_LOGIC;
    lmfc_edge_reg_0 : out STD_LOGIC;
    lmfc_clk : out STD_LOGIC;
    device_event_sysref_alignment_error : out STD_LOGIC;
    buffer_release_opportunity0 : out STD_LOGIC;
    sysref : in STD_LOGIC;
    device_clk : in STD_LOGIC;
    device_reset : in STD_LOGIC;
    device_cfg_lmfc_offset : in STD_LOGIC_VECTOR ( 7 downto 0 );
    device_cfg_sysref_oneshot : in STD_LOGIC;
    device_cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    device_cfg_buffer_early_release : in STD_LOGIC;
    device_cfg_buffer_delay : in STD_LOGIC_VECTOR ( 7 downto 0 );
    device_cfg_sysref_disable : in STD_LOGIC
  );
end system_rx_0_jesd204_lmfc;

architecture STRUCTURE of system_rx_0_jesd204_lmfc is
  signal buffer_release_opportunity_i_2_n_0 : STD_LOGIC;
  signal buffer_release_opportunity_i_3_n_0 : STD_LOGIC;
  signal buffer_release_opportunity_i_4_n_0 : STD_LOGIC;
  signal lmfc_active : STD_LOGIC;
  signal lmfc_active_i_1_n_0 : STD_LOGIC;
  signal \lmfc_clk_p1__0\ : STD_LOGIC;
  signal lmfc_clk_p1_i_1_n_0 : STD_LOGIC;
  signal lmfc_clk_p1_i_2_n_0 : STD_LOGIC;
  signal lmfc_clk_p1_i_3_n_0 : STD_LOGIC;
  signal lmfc_clk_p1_i_4_n_0 : STD_LOGIC;
  signal lmfc_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \lmfc_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \lmfc_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \lmfc_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \lmfc_counter[5]_i_3_n_0\ : STD_LOGIC;
  signal \lmfc_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \lmfc_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \lmfc_counter[7]_i_4_n_0\ : STD_LOGIC;
  signal \lmfc_counter[7]_i_5_n_0\ : STD_LOGIC;
  signal \lmfc_counter[7]_i_6_n_0\ : STD_LOGIC;
  signal lmfc_edge0 : STD_LOGIC;
  signal lmfc_edge_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sysref_alignment_error0 : STD_LOGIC;
  signal sysref_alignment_error_i_2_n_0 : STD_LOGIC;
  signal sysref_alignment_error_i_3_n_0 : STD_LOGIC;
  signal sysref_alignment_error_i_4_n_0 : STD_LOGIC;
  signal sysref_alignment_error_i_5_n_0 : STD_LOGIC;
  signal sysref_alignment_error_i_6_n_0 : STD_LOGIC;
  signal sysref_alignment_error_i_7_n_0 : STD_LOGIC;
  signal sysref_alignment_error_i_8_n_0 : STD_LOGIC;
  signal sysref_captured : STD_LOGIC;
  signal sysref_captured_i_1_n_0 : STD_LOGIC;
  signal sysref_d1 : STD_LOGIC;
  signal sysref_d2 : STD_LOGIC;
  signal sysref_d3 : STD_LOGIC;
  signal sysref_edge0 : STD_LOGIC;
  signal \^sysref_edge_reg_0\ : STD_LOGIC;
  signal sysref_r : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of sysref_d1_reg : label is std.standard.true;
  attribute ASYNC_REG of sysref_d2_reg : label is std.standard.true;
  attribute IOB : string;
  attribute IOB of sysref_r_reg : label is "TRUE";
begin
  sysref_edge_reg_0 <= \^sysref_edge_reg_0\;
buffer_release_opportunity_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => device_cfg_buffer_early_release,
      I1 => buffer_release_opportunity_i_2_n_0,
      I2 => buffer_release_opportunity_i_3_n_0,
      I3 => buffer_release_opportunity_i_4_n_0,
      O => buffer_release_opportunity0
    );
buffer_release_opportunity_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => device_cfg_buffer_delay(3),
      I1 => lmfc_counter(3),
      I2 => lmfc_counter(5),
      I3 => device_cfg_buffer_delay(5),
      I4 => lmfc_counter(4),
      I5 => device_cfg_buffer_delay(4),
      O => buffer_release_opportunity_i_2_n_0
    );
buffer_release_opportunity_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => device_cfg_buffer_delay(0),
      I1 => lmfc_counter(0),
      I2 => lmfc_counter(1),
      I3 => device_cfg_buffer_delay(1),
      I4 => lmfc_counter(2),
      I5 => device_cfg_buffer_delay(2),
      O => buffer_release_opportunity_i_3_n_0
    );
buffer_release_opportunity_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_cfg_buffer_delay(6),
      I1 => lmfc_counter(6),
      I2 => device_cfg_buffer_delay(7),
      I3 => lmfc_counter(7),
      O => buffer_release_opportunity_i_4_n_0
    );
lmfc_active_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8BBB8888"
    )
        port map (
      I0 => device_cfg_sysref_disable,
      I1 => device_reset,
      I2 => sysref_captured,
      I3 => device_cfg_sysref_oneshot,
      I4 => \^sysref_edge_reg_0\,
      I5 => lmfc_active,
      O => lmfc_active_i_1_n_0
    );
lmfc_active_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => lmfc_active_i_1_n_0,
      Q => lmfc_active,
      R => '0'
    );
lmfc_clk_p1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F0A"
    )
        port map (
      I0 => lmfc_active,
      I1 => lmfc_clk_p1_i_2_n_0,
      I2 => \lmfc_counter[7]_i_3_n_0\,
      I3 => \lmfc_clk_p1__0\,
      O => lmfc_clk_p1_i_1_n_0
    );
lmfc_clk_p1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => lmfc_counter(6),
      I1 => device_cfg_octets_per_multiframe(7),
      I2 => lmfc_counter(7),
      I3 => lmfc_clk_p1_i_3_n_0,
      I4 => lmfc_clk_p1_i_4_n_0,
      O => lmfc_clk_p1_i_2_n_0
    );
lmfc_clk_p1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => device_cfg_octets_per_multiframe(1),
      I1 => lmfc_counter(0),
      I2 => lmfc_counter(2),
      I3 => device_cfg_octets_per_multiframe(3),
      I4 => lmfc_counter(1),
      I5 => device_cfg_octets_per_multiframe(2),
      O => lmfc_clk_p1_i_3_n_0
    );
lmfc_clk_p1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => device_cfg_octets_per_multiframe(4),
      I1 => lmfc_counter(3),
      I2 => lmfc_counter(5),
      I3 => device_cfg_octets_per_multiframe(6),
      I4 => lmfc_counter(4),
      I5 => device_cfg_octets_per_multiframe(5),
      O => lmfc_clk_p1_i_4_n_0
    );
lmfc_clk_p1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => lmfc_clk_p1_i_1_n_0,
      Q => \lmfc_clk_p1__0\,
      R => device_reset
    );
lmfc_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => \lmfc_clk_p1__0\,
      Q => lmfc_clk,
      R => '0'
    );
\lmfc_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08880888FBBB0888"
    )
        port map (
      I0 => device_cfg_lmfc_offset(0),
      I1 => \^sysref_edge_reg_0\,
      I2 => device_cfg_sysref_oneshot,
      I3 => sysref_captured,
      I4 => \lmfc_counter[7]_i_3_n_0\,
      I5 => lmfc_counter(0),
      O => p_0_in(0)
    );
\lmfc_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B888"
    )
        port map (
      I0 => device_cfg_lmfc_offset(1),
      I1 => \lmfc_counter[7]_i_2_n_0\,
      I2 => \lmfc_counter[7]_i_3_n_0\,
      I3 => lmfc_counter(0),
      I4 => lmfc_counter(1),
      O => p_0_in(1)
    );
\lmfc_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B8B8888888"
    )
        port map (
      I0 => device_cfg_lmfc_offset(2),
      I1 => \lmfc_counter[7]_i_2_n_0\,
      I2 => \lmfc_counter[7]_i_3_n_0\,
      I3 => lmfc_counter(0),
      I4 => lmfc_counter(1),
      I5 => lmfc_counter(2),
      O => p_0_in(2)
    );
\lmfc_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => device_cfg_lmfc_offset(3),
      I1 => \^sysref_edge_reg_0\,
      I2 => device_cfg_sysref_oneshot,
      I3 => sysref_captured,
      I4 => \lmfc_counter[3]_i_2_n_0\,
      O => p_0_in(3)
    );
\lmfc_counter[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \lmfc_counter[7]_i_3_n_0\,
      I1 => lmfc_counter(1),
      I2 => lmfc_counter(0),
      I3 => lmfc_counter(2),
      I4 => lmfc_counter(3),
      O => \lmfc_counter[3]_i_2_n_0\
    );
\lmfc_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => device_cfg_lmfc_offset(4),
      I1 => \^sysref_edge_reg_0\,
      I2 => device_cfg_sysref_oneshot,
      I3 => sysref_captured,
      I4 => \lmfc_counter[4]_i_2_n_0\,
      O => p_0_in(4)
    );
\lmfc_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \lmfc_counter[7]_i_3_n_0\,
      I1 => lmfc_counter(2),
      I2 => lmfc_counter(0),
      I3 => lmfc_counter(1),
      I4 => lmfc_counter(3),
      I5 => lmfc_counter(4),
      O => \lmfc_counter[4]_i_2_n_0\
    );
\lmfc_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => device_cfg_lmfc_offset(5),
      I1 => \^sysref_edge_reg_0\,
      I2 => device_cfg_sysref_oneshot,
      I3 => sysref_captured,
      I4 => \lmfc_counter[5]_i_2_n_0\,
      O => p_0_in(5)
    );
\lmfc_counter[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => \lmfc_counter[7]_i_3_n_0\,
      I1 => lmfc_counter(3),
      I2 => \lmfc_counter[5]_i_3_n_0\,
      I3 => lmfc_counter(2),
      I4 => lmfc_counter(4),
      I5 => lmfc_counter(5),
      O => \lmfc_counter[5]_i_2_n_0\
    );
\lmfc_counter[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => lmfc_counter(0),
      I1 => lmfc_counter(1),
      O => \lmfc_counter[5]_i_3_n_0\
    );
\lmfc_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B888"
    )
        port map (
      I0 => device_cfg_lmfc_offset(6),
      I1 => \lmfc_counter[7]_i_2_n_0\,
      I2 => \lmfc_counter[7]_i_3_n_0\,
      I3 => \lmfc_counter[7]_i_4_n_0\,
      I4 => lmfc_counter(6),
      O => p_0_in(6)
    );
\lmfc_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B8B8888888"
    )
        port map (
      I0 => device_cfg_lmfc_offset(7),
      I1 => \lmfc_counter[7]_i_2_n_0\,
      I2 => \lmfc_counter[7]_i_3_n_0\,
      I3 => \lmfc_counter[7]_i_4_n_0\,
      I4 => lmfc_counter(6),
      I5 => lmfc_counter(7),
      O => p_0_in(7)
    );
\lmfc_counter[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^sysref_edge_reg_0\,
      I1 => device_cfg_sysref_oneshot,
      I2 => sysref_captured,
      O => \lmfc_counter[7]_i_2_n_0\
    );
\lmfc_counter[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => lmfc_counter(7),
      I1 => device_cfg_octets_per_multiframe(7),
      I2 => lmfc_counter(6),
      I3 => device_cfg_octets_per_multiframe(6),
      I4 => \lmfc_counter[7]_i_5_n_0\,
      I5 => \lmfc_counter[7]_i_6_n_0\,
      O => \lmfc_counter[7]_i_3_n_0\
    );
\lmfc_counter[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => lmfc_counter(5),
      I1 => lmfc_counter(4),
      I2 => lmfc_counter(2),
      I3 => lmfc_counter(0),
      I4 => lmfc_counter(1),
      I5 => lmfc_counter(3),
      O => \lmfc_counter[7]_i_4_n_0\
    );
\lmfc_counter[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => device_cfg_octets_per_multiframe(0),
      I1 => lmfc_counter(0),
      I2 => lmfc_counter(2),
      I3 => device_cfg_octets_per_multiframe(2),
      I4 => lmfc_counter(1),
      I5 => device_cfg_octets_per_multiframe(1),
      O => \lmfc_counter[7]_i_5_n_0\
    );
\lmfc_counter[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => device_cfg_octets_per_multiframe(3),
      I1 => lmfc_counter(3),
      I2 => lmfc_counter(4),
      I3 => device_cfg_octets_per_multiframe(4),
      I4 => lmfc_counter(5),
      I5 => device_cfg_octets_per_multiframe(5),
      O => \lmfc_counter[7]_i_6_n_0\
    );
\lmfc_counter_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(0),
      Q => lmfc_counter(0),
      S => device_reset
    );
\lmfc_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(1),
      Q => lmfc_counter(1),
      R => device_reset
    );
\lmfc_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(2),
      Q => lmfc_counter(2),
      R => device_reset
    );
\lmfc_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(3),
      Q => lmfc_counter(3),
      R => device_reset
    );
\lmfc_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(4),
      Q => lmfc_counter(4),
      R => device_reset
    );
\lmfc_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(5),
      Q => lmfc_counter(5),
      R => device_reset
    );
\lmfc_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(6),
      Q => lmfc_counter(6),
      R => device_reset
    );
\lmfc_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => p_0_in(7),
      Q => lmfc_counter(7),
      R => device_reset
    );
lmfc_edge_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => lmfc_counter(4),
      I1 => lmfc_active,
      I2 => lmfc_counter(3),
      I3 => lmfc_edge_i_2_n_0,
      O => lmfc_edge0
    );
lmfc_edge_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => lmfc_counter(1),
      I1 => lmfc_counter(0),
      I2 => lmfc_counter(2),
      I3 => lmfc_counter(6),
      I4 => lmfc_counter(5),
      I5 => lmfc_counter(7),
      O => lmfc_edge_i_2_n_0
    );
lmfc_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => lmfc_edge0,
      Q => lmfc_edge_reg_0,
      R => '0'
    );
sysref_alignment_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => sysref_alignment_error_i_2_n_0,
      I1 => sysref_alignment_error_i_3_n_0,
      I2 => sysref_alignment_error_i_4_n_0,
      I3 => sysref_alignment_error_i_5_n_0,
      I4 => sysref_alignment_error_i_6_n_0,
      I5 => sysref_alignment_error_i_7_n_0,
      O => sysref_alignment_error0
    );
sysref_alignment_error_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77BBFFFAEEEE66A"
    )
        port map (
      I0 => device_cfg_lmfc_offset(6),
      I1 => \lmfc_counter[7]_i_3_n_0\,
      I2 => \lmfc_counter[7]_i_4_n_0\,
      I3 => lmfc_counter(6),
      I4 => lmfc_counter(7),
      I5 => device_cfg_lmfc_offset(7),
      O => sysref_alignment_error_i_2_n_0
    );
sysref_alignment_error_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96666666AAAAAAAA"
    )
        port map (
      I0 => device_cfg_lmfc_offset(3),
      I1 => lmfc_counter(3),
      I2 => lmfc_counter(2),
      I3 => lmfc_counter(0),
      I4 => lmfc_counter(1),
      I5 => \lmfc_counter[7]_i_3_n_0\,
      O => sysref_alignment_error_i_3_n_0
    );
sysref_alignment_error_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFF6FFC9C6CFC"
    )
        port map (
      I0 => lmfc_counter(5),
      I1 => device_cfg_lmfc_offset(5),
      I2 => \lmfc_counter[7]_i_3_n_0\,
      I3 => sysref_alignment_error_i_8_n_0,
      I4 => lmfc_counter(4),
      I5 => device_cfg_lmfc_offset(4),
      O => sysref_alignment_error_i_4_n_0
    );
sysref_alignment_error_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6FFF9CFCFC6C"
    )
        port map (
      I0 => lmfc_counter(2),
      I1 => device_cfg_lmfc_offset(2),
      I2 => \lmfc_counter[7]_i_3_n_0\,
      I3 => lmfc_counter(0),
      I4 => lmfc_counter(1),
      I5 => device_cfg_lmfc_offset(1),
      O => sysref_alignment_error_i_5_n_0
    );
sysref_alignment_error_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => device_cfg_lmfc_offset(0),
      I1 => lmfc_counter(0),
      I2 => \lmfc_counter[7]_i_3_n_0\,
      O => sysref_alignment_error_i_6_n_0
    );
sysref_alignment_error_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => lmfc_active,
      I1 => \^sysref_edge_reg_0\,
      O => sysref_alignment_error_i_7_n_0
    );
sysref_alignment_error_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => lmfc_counter(2),
      I1 => lmfc_counter(0),
      I2 => lmfc_counter(1),
      I3 => lmfc_counter(3),
      O => sysref_alignment_error_i_8_n_0
    );
sysref_alignment_error_reg: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => sysref_alignment_error0,
      Q => device_event_sysref_alignment_error,
      R => device_reset
    );
sysref_captured_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sysref_edge_reg_0\,
      I1 => sysref_captured,
      O => sysref_captured_i_1_n_0
    );
sysref_captured_reg: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => sysref_captured_i_1_n_0,
      Q => sysref_captured,
      R => device_reset
    );
sysref_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => sysref_r,
      Q => sysref_d1,
      R => '0'
    );
sysref_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => sysref_d1,
      Q => sysref_d2,
      R => '0'
    );
sysref_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => sysref_d2,
      Q => sysref_d3,
      R => '0'
    );
sysref_edge_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sysref_d3,
      I1 => sysref_d2,
      I2 => device_cfg_sysref_disable,
      O => sysref_edge0
    );
sysref_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => device_clk,
      CE => '1',
      D => sysref_edge0,
      Q => \^sysref_edge_reg_0\,
      R => '0'
    );
sysref_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => sysref,
      Q => sysref_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_rx_cgs is
  port (
    rdy_reg_0 : out STD_LOGIC;
    \beat_error_count_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC;
    cgs_beat_has_error : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_rx_0_jesd204_rx_cgs;

architecture STRUCTURE of system_rx_0_jesd204_rx_cgs is
  signal \FSM_onehot_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[2]_0\ : STD_LOGIC;
  signal \beat_error_count[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \beat_error_count[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \beat_error_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \beat_error_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdy_i_1__2_n_0\ : STD_LOGIC;
  signal \^rdy_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001";
begin
  \FSM_onehot_state_reg[0]_0\ <= \^fsm_onehot_state_reg[0]_0\;
  \FSM_onehot_state_reg[1]_0\ <= \^fsm_onehot_state_reg[1]_0\;
  \FSM_onehot_state_reg[2]_0\ <= \^fsm_onehot_state_reg[2]_0\;
  rdy_reg_0 <= \^rdy_reg_0\;
\FSM_onehot_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => \FSM_onehot_state_reg[0]_1\,
      I2 => cgs_beat_has_error,
      I3 => \^fsm_onehot_state_reg[1]_0\,
      I4 => \FSM_onehot_state_reg[0]_2\(0),
      O => \FSM_onehot_state[0]_i_1__2_n_0\
    );
\FSM_onehot_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\,
      I1 => \FSM_onehot_state_reg[0]_1\,
      I2 => \^fsm_onehot_state_reg[2]_0\,
      I3 => \^fsm_onehot_state_reg[0]_0\,
      I4 => \FSM_onehot_state_reg[0]_2\(0),
      O => \FSM_onehot_state[1]_i_1__2_n_0\
    );
\FSM_onehot_state[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\,
      I1 => \FSM_onehot_state_reg[0]_1\,
      I2 => cgs_beat_has_error,
      I3 => \^fsm_onehot_state_reg[1]_0\,
      I4 => \FSM_onehot_state_reg[0]_2\(0),
      O => \FSM_onehot_state[2]_i_1__2_n_0\
    );
\FSM_onehot_state[2]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \beat_error_count_reg_n_0_[1]\,
      I1 => \beat_error_count_reg_n_0_[0]\,
      I2 => \^fsm_onehot_state_reg[1]_0\,
      O => \beat_error_count_reg[1]_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1__2_n_0\,
      Q => \^fsm_onehot_state_reg[0]_0\,
      R => '0'
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__2_n_0\,
      Q => \^fsm_onehot_state_reg[1]_0\,
      R => '0'
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1__2_n_0\,
      Q => \^fsm_onehot_state_reg[2]_0\,
      R => '0'
    );
\beat_error_count[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \beat_error_count_reg_n_0_[0]\,
      I1 => cgs_beat_has_error,
      I2 => \^fsm_onehot_state_reg[0]_0\,
      O => \beat_error_count[0]_i_1__2_n_0\
    );
\beat_error_count[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \beat_error_count_reg_n_0_[1]\,
      I1 => \beat_error_count_reg_n_0_[0]\,
      I2 => cgs_beat_has_error,
      I3 => \^fsm_onehot_state_reg[0]_0\,
      O => \beat_error_count[1]_i_1__2_n_0\
    );
\beat_error_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \beat_error_count[0]_i_1__2_n_0\,
      Q => \beat_error_count_reg_n_0_[0]\,
      R => '0'
    );
\beat_error_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \beat_error_count[1]_i_1__2_n_0\,
      Q => \beat_error_count_reg_n_0_[1]\,
      R => '0'
    );
\phy_char_err[3]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rdy_reg_0\,
      O => SR(0)
    );
\rdy_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => \^fsm_onehot_state_reg[2]_0\,
      I2 => \^rdy_reg_0\,
      O => \rdy_i_1__2_n_0\
    );
rdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rdy_i_1__2_n_0\,
      Q => \^rdy_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_rx_cgs_14 is
  port (
    cgs_ready : out STD_LOGIC_VECTOR ( 0 to 0 );
    \beat_error_count_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rdy_reg_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    cfg_lanes_disable : in STD_LOGIC_VECTOR ( 1 downto 0 );
    event_unexpected_lane_state_error_INST_0_i_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC;
    cgs_beat_has_error : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_rx_cgs_14 : entity is "jesd204_rx_cgs";
end system_rx_0_jesd204_rx_cgs_14;

architecture STRUCTURE of system_rx_0_jesd204_rx_cgs_14 is
  signal \FSM_onehot_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[2]_0\ : STD_LOGIC;
  signal \beat_error_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_error_count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_error_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \beat_error_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \^cgs_ready\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rdy_i_1__0_n_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001";
begin
  \FSM_onehot_state_reg[0]_0\ <= \^fsm_onehot_state_reg[0]_0\;
  \FSM_onehot_state_reg[1]_0\ <= \^fsm_onehot_state_reg[1]_0\;
  \FSM_onehot_state_reg[2]_0\ <= \^fsm_onehot_state_reg[2]_0\;
  cgs_ready(0) <= \^cgs_ready\(0);
\FSM_onehot_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => \FSM_onehot_state_reg[0]_1\,
      I2 => cgs_beat_has_error,
      I3 => \^fsm_onehot_state_reg[1]_0\,
      I4 => \FSM_onehot_state_reg[0]_2\(0),
      O => \FSM_onehot_state[0]_i_1__0_n_0\
    );
\FSM_onehot_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\,
      I1 => \FSM_onehot_state_reg[0]_1\,
      I2 => \^fsm_onehot_state_reg[2]_0\,
      I3 => \^fsm_onehot_state_reg[0]_0\,
      I4 => \FSM_onehot_state_reg[0]_2\(0),
      O => \FSM_onehot_state[1]_i_1__0_n_0\
    );
\FSM_onehot_state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\,
      I1 => \FSM_onehot_state_reg[0]_1\,
      I2 => cgs_beat_has_error,
      I3 => \^fsm_onehot_state_reg[1]_0\,
      I4 => \FSM_onehot_state_reg[0]_2\(0),
      O => \FSM_onehot_state[2]_i_1__0_n_0\
    );
\FSM_onehot_state[2]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \beat_error_count_reg_n_0_[1]\,
      I1 => \beat_error_count_reg_n_0_[0]\,
      I2 => \^fsm_onehot_state_reg[1]_0\,
      O => \beat_error_count_reg[1]_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1__0_n_0\,
      Q => \^fsm_onehot_state_reg[0]_0\,
      R => '0'
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__0_n_0\,
      Q => \^fsm_onehot_state_reg[1]_0\,
      R => '0'
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1__0_n_0\,
      Q => \^fsm_onehot_state_reg[2]_0\,
      R => '0'
    );
\beat_error_count[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \beat_error_count_reg_n_0_[0]\,
      I1 => cgs_beat_has_error,
      I2 => \^fsm_onehot_state_reg[0]_0\,
      O => \beat_error_count[0]_i_1__0_n_0\
    );
\beat_error_count[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \beat_error_count_reg_n_0_[1]\,
      I1 => \beat_error_count_reg_n_0_[0]\,
      I2 => cgs_beat_has_error,
      I3 => \^fsm_onehot_state_reg[0]_0\,
      O => \beat_error_count[1]_i_1__0_n_0\
    );
\beat_error_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \beat_error_count[0]_i_1__0_n_0\,
      Q => \beat_error_count_reg_n_0_[0]\,
      R => '0'
    );
\beat_error_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \beat_error_count[1]_i_1__0_n_0\,
      Q => \beat_error_count_reg_n_0_[1]\,
      R => '0'
    );
event_unexpected_lane_state_error_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => \^cgs_ready\(0),
      I1 => cfg_lanes_disable(1),
      I2 => event_unexpected_lane_state_error_INST_0_i_1(0),
      I3 => cfg_lanes_disable(0),
      O => rdy_reg_0
    );
\phy_char_err[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cgs_ready\(0),
      O => SR(0)
    );
\rdy_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => \^fsm_onehot_state_reg[2]_0\,
      I2 => \^cgs_ready\(0),
      O => \rdy_i_1__0_n_0\
    );
rdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rdy_i_1__0_n_0\,
      Q => \^cgs_ready\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_rx_cgs_22 is
  port (
    rdy_reg_0 : out STD_LOGIC;
    \beat_error_count_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC;
    cgs_beat_has_error : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_rx_cgs_22 : entity is "jesd204_rx_cgs";
end system_rx_0_jesd204_rx_cgs_22;

architecture STRUCTURE of system_rx_0_jesd204_rx_cgs_22 is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[2]_0\ : STD_LOGIC;
  signal \beat_error_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \beat_error_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \beat_error_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \beat_error_count_reg_n_0_[1]\ : STD_LOGIC;
  signal rdy_i_1_n_0 : STD_LOGIC;
  signal \^rdy_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001";
begin
  \FSM_onehot_state_reg[0]_0\ <= \^fsm_onehot_state_reg[0]_0\;
  \FSM_onehot_state_reg[1]_0\ <= \^fsm_onehot_state_reg[1]_0\;
  \FSM_onehot_state_reg[2]_0\ <= \^fsm_onehot_state_reg[2]_0\;
  rdy_reg_0 <= \^rdy_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => \FSM_onehot_state_reg[0]_1\,
      I2 => cgs_beat_has_error,
      I3 => \^fsm_onehot_state_reg[1]_0\,
      I4 => \FSM_onehot_state_reg[0]_2\(0),
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\,
      I1 => \FSM_onehot_state_reg[0]_1\,
      I2 => \^fsm_onehot_state_reg[2]_0\,
      I3 => \^fsm_onehot_state_reg[0]_0\,
      I4 => \FSM_onehot_state_reg[0]_2\(0),
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\,
      I1 => \FSM_onehot_state_reg[0]_1\,
      I2 => cgs_beat_has_error,
      I3 => \^fsm_onehot_state_reg[1]_0\,
      I4 => \FSM_onehot_state_reg[0]_2\(0),
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \beat_error_count_reg_n_0_[1]\,
      I1 => \beat_error_count_reg_n_0_[0]\,
      I2 => \^fsm_onehot_state_reg[1]_0\,
      O => \beat_error_count_reg[1]_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \^fsm_onehot_state_reg[0]_0\,
      R => '0'
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \^fsm_onehot_state_reg[1]_0\,
      R => '0'
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \^fsm_onehot_state_reg[2]_0\,
      R => '0'
    );
\beat_error_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \beat_error_count_reg_n_0_[0]\,
      I1 => cgs_beat_has_error,
      I2 => \^fsm_onehot_state_reg[0]_0\,
      O => \beat_error_count[0]_i_1_n_0\
    );
\beat_error_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \beat_error_count_reg_n_0_[1]\,
      I1 => \beat_error_count_reg_n_0_[0]\,
      I2 => cgs_beat_has_error,
      I3 => \^fsm_onehot_state_reg[0]_0\,
      O => \beat_error_count[1]_i_1_n_0\
    );
\beat_error_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \beat_error_count[0]_i_1_n_0\,
      Q => \beat_error_count_reg_n_0_[0]\,
      R => '0'
    );
\beat_error_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \beat_error_count[1]_i_1_n_0\,
      Q => \beat_error_count_reg_n_0_[1]\,
      R => '0'
    );
\phy_char_err[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rdy_reg_0\,
      O => SR(0)
    );
rdy_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => \^fsm_onehot_state_reg[2]_0\,
      I2 => \^rdy_reg_0\,
      O => rdy_i_1_n_0
    );
rdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rdy_i_1_n_0,
      Q => \^rdy_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_rx_cgs_6 is
  port (
    rdy_reg_0 : out STD_LOGIC;
    \beat_error_count_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mode_8b10b.unexpected_lane_state_error06_in\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    cfg_lanes_disable : in STD_LOGIC_VECTOR ( 1 downto 0 );
    event_unexpected_lane_state_error : in STD_LOGIC;
    event_unexpected_lane_state_error_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC;
    cgs_beat_has_error : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_rx_cgs_6 : entity is "jesd204_rx_cgs";
end system_rx_0_jesd204_rx_cgs_6;

architecture STRUCTURE of system_rx_0_jesd204_rx_cgs_6 is
  signal \FSM_onehot_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[2]_0\ : STD_LOGIC;
  signal \beat_error_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \beat_error_count[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \beat_error_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \beat_error_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdy_i_1__1_n_0\ : STD_LOGIC;
  signal \^rdy_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001";
begin
  \FSM_onehot_state_reg[0]_0\ <= \^fsm_onehot_state_reg[0]_0\;
  \FSM_onehot_state_reg[1]_0\ <= \^fsm_onehot_state_reg[1]_0\;
  \FSM_onehot_state_reg[2]_0\ <= \^fsm_onehot_state_reg[2]_0\;
  rdy_reg_0 <= \^rdy_reg_0\;
\FSM_onehot_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => \FSM_onehot_state_reg[0]_1\,
      I2 => cgs_beat_has_error,
      I3 => \^fsm_onehot_state_reg[1]_0\,
      I4 => \FSM_onehot_state_reg[0]_2\(0),
      O => \FSM_onehot_state[0]_i_1__1_n_0\
    );
\FSM_onehot_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\,
      I1 => \FSM_onehot_state_reg[0]_1\,
      I2 => \^fsm_onehot_state_reg[2]_0\,
      I3 => \^fsm_onehot_state_reg[0]_0\,
      I4 => \FSM_onehot_state_reg[0]_2\(0),
      O => \FSM_onehot_state[1]_i_1__1_n_0\
    );
\FSM_onehot_state[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\,
      I1 => \FSM_onehot_state_reg[0]_1\,
      I2 => cgs_beat_has_error,
      I3 => \^fsm_onehot_state_reg[1]_0\,
      I4 => \FSM_onehot_state_reg[0]_2\(0),
      O => \FSM_onehot_state[2]_i_1__1_n_0\
    );
\FSM_onehot_state[2]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \beat_error_count_reg_n_0_[1]\,
      I1 => \beat_error_count_reg_n_0_[0]\,
      I2 => \^fsm_onehot_state_reg[1]_0\,
      O => \beat_error_count_reg[1]_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1__1_n_0\,
      Q => \^fsm_onehot_state_reg[0]_0\,
      R => '0'
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__1_n_0\,
      Q => \^fsm_onehot_state_reg[1]_0\,
      R => '0'
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1__1_n_0\,
      Q => \^fsm_onehot_state_reg[2]_0\,
      R => '0'
    );
\beat_error_count[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \beat_error_count_reg_n_0_[0]\,
      I1 => cgs_beat_has_error,
      I2 => \^fsm_onehot_state_reg[0]_0\,
      O => \beat_error_count[0]_i_1__1_n_0\
    );
\beat_error_count[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \beat_error_count_reg_n_0_[1]\,
      I1 => \beat_error_count_reg_n_0_[0]\,
      I2 => cgs_beat_has_error,
      I3 => \^fsm_onehot_state_reg[0]_0\,
      O => \beat_error_count[1]_i_1__1_n_0\
    );
\beat_error_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \beat_error_count[0]_i_1__1_n_0\,
      Q => \beat_error_count_reg_n_0_[0]\,
      R => '0'
    );
\beat_error_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \beat_error_count[1]_i_1__1_n_0\,
      Q => \beat_error_count_reg_n_0_[1]\,
      R => '0'
    );
event_unexpected_lane_state_error_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1F1FF"
    )
        port map (
      I0 => cfg_lanes_disable(0),
      I1 => \^rdy_reg_0\,
      I2 => event_unexpected_lane_state_error,
      I3 => event_unexpected_lane_state_error_0(0),
      I4 => cfg_lanes_disable(1),
      O => \mode_8b10b.unexpected_lane_state_error06_in\
    );
\phy_char_err[3]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rdy_reg_0\,
      O => SR(0)
    );
\rdy_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => \^fsm_onehot_state_reg[2]_0\,
      I2 => \^rdy_reg_0\,
      O => \rdy_i_1__1_n_0\
    );
rdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rdy_i_1__1_n_0\,
      Q => \^rdy_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_rx_ctrl is
  port (
    phy_en_char_align : out STD_LOGIC;
    sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    latency_monitor_reset : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    event_unexpected_lane_state_error : out STD_LOGIC;
    p_7_in : out STD_LOGIC;
    status_ctrl_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ifs_rst_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    ctrl_err_statistics_reset : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    cfg_lanes_disable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cgs_ready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mode_8b10b.unexpected_lane_state_error_d\ : in STD_LOGIC;
    \mode_8b10b.unexpected_lane_state_error06_in\ : in STD_LOGIC;
    \sync_n_reg[0]_0\ : in STD_LOGIC;
    cfg_links_disable : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_rx_0_jesd204_rx_ctrl;

architecture STRUCTURE of system_rx_0_jesd204_rx_ctrl is
  signal \FSM_onehot_state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal cgs_rst0 : STD_LOGIC;
  signal en_align : STD_LOGIC;
  signal \good_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \good_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal good_counter_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal goto_next_state_s : STD_LOGIC;
  signal \ifs_rst[3]_i_1_n_0\ : STD_LOGIC;
  signal \^latency_monitor_reset\ : STD_LOGIC;
  signal latency_monitor_reset_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \state_good__3\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \^sync\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sync_n[0]_i_1_n_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:1000,STATE_WAIT_FOR_PHY:0010,STATE_CGS:0100,STATE_RESET:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:1000,STATE_WAIT_FOR_PHY:0010,STATE_CGS:0100,STATE_RESET:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:1000,STATE_WAIT_FOR_PHY:0010,STATE_CGS:0100,STATE_RESET:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:1000,STATE_WAIT_FOR_PHY:0010,STATE_CGS:0100,STATE_RESET:0001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of event_unexpected_lane_state_error_INST_0 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \good_counter[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \good_counter[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mode_8b10b.unexpected_lane_state_error_d_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \status_ctrl_state[0]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \status_ctrl_state[1]_INST_0\ : label is "soft_lutpair20";
begin
  latency_monitor_reset <= \^latency_monitor_reset\;
  sync(0) <= \^sync\(0);
\FSM_onehot_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => en_align,
      I1 => cgs_rst0,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \state_good__3\,
      O => \FSM_onehot_state[0]_i_1__3_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4001"
    )
        port map (
      I0 => \status_err_statistics_cnt[31]_i_3__2_n_0\,
      I1 => good_counter_reg(6),
      I2 => good_counter_reg(7),
      I3 => en_align,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      O => goto_next_state_s
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \state_good__3\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => cgs_rst0,
      I4 => en_align,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEFE"
    )
        port map (
      I0 => cgs_rst0,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg[3]_0\,
      I4 => \FSM_onehot_state[3]_i_4_n_0\,
      O => \state_good__3\
    );
\FSM_onehot_state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => en_align,
      I1 => cfg_lanes_disable(2),
      I2 => cgs_ready(0),
      I3 => cgs_ready(1),
      I4 => cfg_lanes_disable(3),
      O => \FSM_onehot_state[3]_i_4_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => goto_next_state_s,
      D => \FSM_onehot_state[0]_i_1__3_n_0\,
      Q => cgs_rst0,
      S => reset
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => goto_next_state_s,
      D => cgs_rst0,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => reset
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => goto_next_state_s,
      D => \FSM_onehot_state_reg_n_0_[1]\,
      Q => en_align,
      R => reset
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => goto_next_state_s,
      D => \FSM_onehot_state[3]_i_2_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => reset
    );
\cgs_rst_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => en_align,
      D => cfg_lanes_disable(0),
      Q => Q(0),
      S => cgs_rst0
    );
\cgs_rst_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => en_align,
      D => cfg_lanes_disable(1),
      Q => Q(1),
      S => cgs_rst0
    );
\cgs_rst_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => en_align,
      D => cfg_lanes_disable(2),
      Q => Q(2),
      S => cgs_rst0
    );
\cgs_rst_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => en_align,
      D => cfg_lanes_disable(3),
      Q => Q(3),
      S => cgs_rst0
    );
en_align_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => en_align,
      Q => phy_en_char_align,
      R => '0'
    );
event_unexpected_lane_state_error_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400000"
    )
        port map (
      I0 => \mode_8b10b.unexpected_lane_state_error_d\,
      I1 => en_align,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \mode_8b10b.unexpected_lane_state_error06_in\,
      O => event_unexpected_lane_state_error
    );
\good_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => good_counter_reg(0),
      O => p_0_in(0)
    );
\good_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => good_counter_reg(0),
      I1 => good_counter_reg(1),
      O => p_0_in(1)
    );
\good_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => good_counter_reg(1),
      I1 => good_counter_reg(0),
      I2 => good_counter_reg(2),
      O => p_0_in(2)
    );
\good_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => good_counter_reg(2),
      I1 => good_counter_reg(0),
      I2 => good_counter_reg(1),
      I3 => good_counter_reg(3),
      O => p_0_in(3)
    );
\good_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => good_counter_reg(3),
      I1 => good_counter_reg(1),
      I2 => good_counter_reg(0),
      I3 => good_counter_reg(2),
      I4 => good_counter_reg(4),
      O => p_0_in(4)
    );
\good_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => good_counter_reg(2),
      I1 => good_counter_reg(0),
      I2 => good_counter_reg(1),
      I3 => good_counter_reg(3),
      I4 => good_counter_reg(4),
      I5 => good_counter_reg(5),
      O => p_0_in(5)
    );
\good_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => good_counter_reg(5),
      I1 => good_counter_reg(4),
      I2 => good_counter_reg(3),
      I3 => \good_counter[7]_i_3_n_0\,
      I4 => good_counter_reg(6),
      O => p_0_in(6)
    );
\good_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDDDDDDDDDDDF"
    )
        port map (
      I0 => \state_good__3\,
      I1 => reset,
      I2 => \status_err_statistics_cnt[31]_i_3__2_n_0\,
      I3 => good_counter_reg(6),
      I4 => good_counter_reg(7),
      I5 => en_align,
      O => \good_counter[7]_i_1_n_0\
    );
\good_counter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => good_counter_reg(6),
      I1 => \good_counter[7]_i_3_n_0\,
      I2 => good_counter_reg(3),
      I3 => good_counter_reg(4),
      I4 => good_counter_reg(5),
      I5 => good_counter_reg(7),
      O => p_0_in(7)
    );
\good_counter[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => good_counter_reg(1),
      I1 => good_counter_reg(0),
      I2 => good_counter_reg(2),
      O => \good_counter[7]_i_3_n_0\
    );
\good_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => good_counter_reg(0),
      R => \good_counter[7]_i_1_n_0\
    );
\good_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => good_counter_reg(1),
      R => \good_counter[7]_i_1_n_0\
    );
\good_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => good_counter_reg(2),
      R => \good_counter[7]_i_1_n_0\
    );
\good_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => good_counter_reg(3),
      R => \good_counter[7]_i_1_n_0\
    );
\good_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => good_counter_reg(4),
      R => \good_counter[7]_i_1_n_0\
    );
\good_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => good_counter_reg(5),
      R => \good_counter[7]_i_1_n_0\
    );
\good_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => good_counter_reg(6),
      R => \good_counter[7]_i_1_n_0\
    );
\good_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => good_counter_reg(7),
      R => \good_counter[7]_i_1_n_0\
    );
\ifs_rst[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \sync_n_reg[0]_0\,
      O => \ifs_rst[3]_i_1_n_0\
    );
\ifs_rst_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \ifs_rst[3]_i_1_n_0\,
      D => cfg_lanes_disable(0),
      Q => \ifs_rst_reg[3]_0\(0),
      S => cgs_rst0
    );
\ifs_rst_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \ifs_rst[3]_i_1_n_0\,
      D => cfg_lanes_disable(1),
      Q => \ifs_rst_reg[3]_0\(1),
      S => cgs_rst0
    );
\ifs_rst_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \ifs_rst[3]_i_1_n_0\,
      D => cfg_lanes_disable(2),
      Q => \ifs_rst_reg[3]_0\(2),
      S => cgs_rst0
    );
\ifs_rst_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \ifs_rst[3]_i_1_n_0\,
      D => cfg_lanes_disable(3),
      Q => \ifs_rst_reg[3]_0\(3),
      S => cgs_rst0
    );
latency_monitor_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \sync_n_reg[0]_0\,
      I2 => \^latency_monitor_reset\,
      I3 => cgs_rst0,
      O => latency_monitor_reset_i_1_n_0
    );
latency_monitor_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latency_monitor_reset_i_1_n_0,
      Q => \^latency_monitor_reset\,
      R => '0'
    );
\mode_8b10b.unexpected_lane_state_error_d_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => en_align,
      I3 => \mode_8b10b.unexpected_lane_state_error06_in\,
      O => p_7_in
    );
\status_ctrl_state[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => status_ctrl_state(0)
    );
\status_ctrl_state[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => en_align,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => status_ctrl_state(1)
    );
\status_err_statistics_cnt[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEEEEEEEEE"
    )
        port map (
      I0 => ctrl_err_statistics_reset,
      I1 => reset,
      I2 => \status_err_statistics_cnt[31]_i_3__2_n_0\,
      I3 => en_align,
      I4 => good_counter_reg(7),
      I5 => good_counter_reg(6),
      O => SR(0)
    );
\status_err_statistics_cnt[31]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFE"
    )
        port map (
      I0 => good_counter_reg(4),
      I1 => good_counter_reg(5),
      I2 => \good_counter[7]_i_3_n_0\,
      I3 => en_align,
      I4 => good_counter_reg(3),
      O => \status_err_statistics_cnt[31]_i_3__2_n_0\
    );
\sync_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEF222"
    )
        port map (
      I0 => \^sync\(0),
      I1 => en_align,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \sync_n_reg[0]_0\,
      I4 => cfg_links_disable(0),
      I5 => cgs_rst0,
      O => \sync_n[0]_i_1_n_0\
    );
\sync_n_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sync_n[0]_i_1_n_0\,
      Q => \^sync\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_scrambler is
  port (
    swizzle_out : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_disable_scrambler : in STD_LOGIC;
    \state_reg[7]_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end system_rx_0_jesd204_scrambler;

architecture STRUCTURE of system_rx_0_jesd204_scrambler is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal full_state : STD_LOGIC_VECTOR ( 46 downto 33 );
begin
  Q(0) <= \^q\(0);
\mem_reg_0_63_0_2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(38),
      I1 => full_state(39),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(0),
      O => swizzle_out(6)
    );
\mem_reg_0_63_0_2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(39),
      I1 => full_state(40),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(1),
      O => swizzle_out(7)
    );
\mem_reg_0_63_0_2_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(40),
      I1 => full_state(41),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(2),
      O => swizzle_out(8)
    );
\mem_reg_0_63_12_14_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(34),
      I1 => full_state(35),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(10),
      O => swizzle_out(2)
    );
\mem_reg_0_63_12_14_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(35),
      I1 => full_state(36),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(11),
      O => swizzle_out(3)
    );
\mem_reg_0_63_12_14_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(36),
      I1 => full_state(37),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(12),
      O => swizzle_out(4)
    );
\mem_reg_0_63_15_17_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(37),
      I1 => full_state(38),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(13),
      O => swizzle_out(5)
    );
\mem_reg_0_63_3_5_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(41),
      I1 => full_state(42),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(3),
      O => swizzle_out(9)
    );
\mem_reg_0_63_3_5_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(42),
      I1 => full_state(43),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(4),
      O => swizzle_out(10)
    );
\mem_reg_0_63_3_5_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(43),
      I1 => full_state(44),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(5),
      O => swizzle_out(11)
    );
\mem_reg_0_63_6_8_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(44),
      I1 => full_state(45),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(6),
      O => swizzle_out(12)
    );
\mem_reg_0_63_6_8_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(45),
      I1 => full_state(46),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(7),
      O => swizzle_out(13)
    );
\mem_reg_0_63_9_11_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(0),
      I1 => full_state(33),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(8),
      O => swizzle_out(0)
    );
\mem_reg_0_63_9_11_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(33),
      I1 => full_state(34),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(9),
      O => swizzle_out(1)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(21),
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(16),
      Q => full_state(42),
      S => SR(0)
    );
\state_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(17),
      Q => full_state(43),
      S => SR(0)
    );
\state_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(18),
      Q => full_state(44),
      S => SR(0)
    );
\state_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(19),
      Q => full_state(45),
      S => SR(0)
    );
\state_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(20),
      Q => full_state(46),
      S => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(22),
      Q => full_state(33),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(23),
      Q => full_state(34),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(24),
      Q => full_state(35),
      R => SR(0)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(25),
      Q => full_state(36),
      R => SR(0)
    );
\state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(26),
      Q => full_state(37),
      R => SR(0)
    );
\state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(27),
      Q => full_state(38),
      R => SR(0)
    );
\state_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(28),
      Q => full_state(39),
      S => SR(0)
    );
\state_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(14),
      Q => full_state(40),
      S => SR(0)
    );
\state_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(15),
      Q => full_state(41),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_scrambler_15 is
  port (
    swizzle_out : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_disable_scrambler : in STD_LOGIC;
    \state_reg[7]_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_scrambler_15 : entity is "jesd204_scrambler";
end system_rx_0_jesd204_scrambler_15;

architecture STRUCTURE of system_rx_0_jesd204_scrambler_15 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal full_state : STD_LOGIC_VECTOR ( 46 downto 33 );
begin
  Q(0) <= \^q\(0);
\mem_reg_0_63_0_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(38),
      I1 => full_state(39),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(0),
      O => swizzle_out(6)
    );
\mem_reg_0_63_0_2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(39),
      I1 => full_state(40),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(1),
      O => swizzle_out(7)
    );
\mem_reg_0_63_0_2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(40),
      I1 => full_state(41),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(2),
      O => swizzle_out(8)
    );
\mem_reg_0_63_12_14_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(34),
      I1 => full_state(35),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(10),
      O => swizzle_out(2)
    );
\mem_reg_0_63_12_14_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(35),
      I1 => full_state(36),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(11),
      O => swizzle_out(3)
    );
\mem_reg_0_63_12_14_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(36),
      I1 => full_state(37),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(12),
      O => swizzle_out(4)
    );
\mem_reg_0_63_15_17_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(37),
      I1 => full_state(38),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(13),
      O => swizzle_out(5)
    );
\mem_reg_0_63_3_5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(41),
      I1 => full_state(42),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(3),
      O => swizzle_out(9)
    );
\mem_reg_0_63_3_5_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(42),
      I1 => full_state(43),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(4),
      O => swizzle_out(10)
    );
\mem_reg_0_63_3_5_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(43),
      I1 => full_state(44),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(5),
      O => swizzle_out(11)
    );
\mem_reg_0_63_6_8_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(44),
      I1 => full_state(45),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(6),
      O => swizzle_out(12)
    );
\mem_reg_0_63_6_8_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(45),
      I1 => full_state(46),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(7),
      O => swizzle_out(13)
    );
\mem_reg_0_63_9_11_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(0),
      I1 => full_state(33),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(8),
      O => swizzle_out(0)
    );
\mem_reg_0_63_9_11_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(33),
      I1 => full_state(34),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(9),
      O => swizzle_out(1)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(21),
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(16),
      Q => full_state(42),
      S => SR(0)
    );
\state_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(17),
      Q => full_state(43),
      S => SR(0)
    );
\state_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(18),
      Q => full_state(44),
      S => SR(0)
    );
\state_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(19),
      Q => full_state(45),
      S => SR(0)
    );
\state_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(20),
      Q => full_state(46),
      S => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(22),
      Q => full_state(33),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(23),
      Q => full_state(34),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(24),
      Q => full_state(35),
      R => SR(0)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(25),
      Q => full_state(36),
      R => SR(0)
    );
\state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(26),
      Q => full_state(37),
      R => SR(0)
    );
\state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(27),
      Q => full_state(38),
      R => SR(0)
    );
\state_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(28),
      Q => full_state(39),
      S => SR(0)
    );
\state_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(14),
      Q => full_state(40),
      S => SR(0)
    );
\state_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(15),
      Q => full_state(41),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_scrambler_23 is
  port (
    swizzle_out : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_disable_scrambler : in STD_LOGIC;
    \state_reg[7]_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_scrambler_23 : entity is "jesd204_scrambler";
end system_rx_0_jesd204_scrambler_23;

architecture STRUCTURE of system_rx_0_jesd204_scrambler_23 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal full_state : STD_LOGIC_VECTOR ( 46 downto 33 );
begin
  Q(0) <= \^q\(0);
mem_reg_0_63_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(38),
      I1 => full_state(39),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(0),
      O => swizzle_out(6)
    );
mem_reg_0_63_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(39),
      I1 => full_state(40),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(1),
      O => swizzle_out(7)
    );
mem_reg_0_63_0_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(40),
      I1 => full_state(41),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(2),
      O => swizzle_out(8)
    );
mem_reg_0_63_12_14_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(34),
      I1 => full_state(35),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(10),
      O => swizzle_out(2)
    );
mem_reg_0_63_12_14_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(35),
      I1 => full_state(36),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(11),
      O => swizzle_out(3)
    );
mem_reg_0_63_12_14_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(36),
      I1 => full_state(37),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(12),
      O => swizzle_out(4)
    );
mem_reg_0_63_15_17_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(37),
      I1 => full_state(38),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(13),
      O => swizzle_out(5)
    );
mem_reg_0_63_3_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(41),
      I1 => full_state(42),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(3),
      O => swizzle_out(9)
    );
mem_reg_0_63_3_5_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(42),
      I1 => full_state(43),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(4),
      O => swizzle_out(10)
    );
mem_reg_0_63_3_5_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(43),
      I1 => full_state(44),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(5),
      O => swizzle_out(11)
    );
mem_reg_0_63_6_8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(44),
      I1 => full_state(45),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(6),
      O => swizzle_out(12)
    );
mem_reg_0_63_6_8_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(45),
      I1 => full_state(46),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(7),
      O => swizzle_out(13)
    );
mem_reg_0_63_9_11_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(0),
      I1 => full_state(33),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(8),
      O => swizzle_out(0)
    );
mem_reg_0_63_9_11_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(33),
      I1 => full_state(34),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(9),
      O => swizzle_out(1)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(21),
      Q => \^q\(0),
      R => SS(0)
    );
\state_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(16),
      Q => full_state(42),
      S => SS(0)
    );
\state_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(17),
      Q => full_state(43),
      S => SS(0)
    );
\state_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(18),
      Q => full_state(44),
      S => SS(0)
    );
\state_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(19),
      Q => full_state(45),
      S => SS(0)
    );
\state_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(20),
      Q => full_state(46),
      S => SS(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(22),
      Q => full_state(33),
      R => SS(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(23),
      Q => full_state(34),
      R => SS(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(24),
      Q => full_state(35),
      R => SS(0)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(25),
      Q => full_state(36),
      R => SS(0)
    );
\state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(26),
      Q => full_state(37),
      R => SS(0)
    );
\state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(27),
      Q => full_state(38),
      R => SS(0)
    );
\state_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(28),
      Q => full_state(39),
      S => SS(0)
    );
\state_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(14),
      Q => full_state(40),
      S => SS(0)
    );
\state_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(15),
      Q => full_state(41),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_scrambler_7 is
  port (
    swizzle_out : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_disable_scrambler : in STD_LOGIC;
    \state_reg[7]_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_scrambler_7 : entity is "jesd204_scrambler";
end system_rx_0_jesd204_scrambler_7;

architecture STRUCTURE of system_rx_0_jesd204_scrambler_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal full_state : STD_LOGIC_VECTOR ( 46 downto 33 );
begin
  Q(0) <= \^q\(0);
\mem_reg_0_63_0_2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(38),
      I1 => full_state(39),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(0),
      O => swizzle_out(6)
    );
\mem_reg_0_63_0_2_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(39),
      I1 => full_state(40),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(1),
      O => swizzle_out(7)
    );
\mem_reg_0_63_0_2_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(40),
      I1 => full_state(41),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(2),
      O => swizzle_out(8)
    );
\mem_reg_0_63_12_14_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(34),
      I1 => full_state(35),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(10),
      O => swizzle_out(2)
    );
\mem_reg_0_63_12_14_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(35),
      I1 => full_state(36),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(11),
      O => swizzle_out(3)
    );
\mem_reg_0_63_12_14_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(36),
      I1 => full_state(37),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(12),
      O => swizzle_out(4)
    );
\mem_reg_0_63_15_17_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(37),
      I1 => full_state(38),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(13),
      O => swizzle_out(5)
    );
\mem_reg_0_63_3_5_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(41),
      I1 => full_state(42),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(3),
      O => swizzle_out(9)
    );
\mem_reg_0_63_3_5_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(42),
      I1 => full_state(43),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(4),
      O => swizzle_out(10)
    );
\mem_reg_0_63_3_5_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(43),
      I1 => full_state(44),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(5),
      O => swizzle_out(11)
    );
\mem_reg_0_63_6_8_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(44),
      I1 => full_state(45),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(6),
      O => swizzle_out(12)
    );
\mem_reg_0_63_6_8_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(45),
      I1 => full_state(46),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(7),
      O => swizzle_out(13)
    );
\mem_reg_0_63_9_11_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(0),
      I1 => full_state(33),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(8),
      O => swizzle_out(0)
    );
\mem_reg_0_63_9_11_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => full_state(33),
      I1 => full_state(34),
      I2 => cfg_disable_scrambler,
      I3 => \state_reg[7]_0\(9),
      O => swizzle_out(1)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(21),
      Q => \^q\(0),
      R => SS(0)
    );
\state_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(16),
      Q => full_state(42),
      S => SS(0)
    );
\state_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(17),
      Q => full_state(43),
      S => SS(0)
    );
\state_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(18),
      Q => full_state(44),
      S => SS(0)
    );
\state_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(19),
      Q => full_state(45),
      S => SS(0)
    );
\state_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(20),
      Q => full_state(46),
      S => SS(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(22),
      Q => full_state(33),
      R => SS(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(23),
      Q => full_state(34),
      R => SS(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(24),
      Q => full_state(35),
      R => SS(0)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(25),
      Q => full_state(36),
      R => SS(0)
    );
\state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(26),
      Q => full_state(37),
      R => SS(0)
    );
\state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(27),
      Q => full_state(38),
      R => SS(0)
    );
\state_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(28),
      Q => full_state(39),
      S => SS(0)
    );
\state_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(14),
      Q => full_state(40),
      S => SS(0)
    );
\state_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg[7]_0\(15),
      Q => full_state(41),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rx_0_pipeline_stage__parameterized0\ is
  port (
    \gen_k_char[2].eof_err_reg0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \gen_k_char[3].eof_err_reg0\ : out STD_LOGIC;
    \gen_k_char[1].eof_err_reg0\ : out STD_LOGIC;
    \gen_k_char[0].eof_err_reg0\ : out STD_LOGIC;
    state_reg : out STD_LOGIC;
    \gen_k_char[3].eomf_good_reg0\ : out STD_LOGIC;
    \gen_k_char[3].eomf_err_reg0\ : out STD_LOGIC;
    char_is_a : out STD_LOGIC_VECTOR ( 2 downto 0 );
    prev_was_last0 : out STD_LOGIC;
    \in_dly_reg[19]_0\ : out STD_LOGIC;
    \in_dly_reg[1]_0\ : out STD_LOGIC;
    swizzle_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_k_char[0].eof_err_reg[0]\ : in STD_LOGIC;
    \gen_k_char[2].eof_err_reg[2]\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]\ : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg[1]\ : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg[1]_0\ : in STD_LOGIC;
    beat_cnt_mod_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_k_char[0].eof_err_reg[0]_0\ : in STD_LOGIC;
    state : in STD_LOGIC;
    \gen_k_char[3].eomf_good_reg[3]\ : in STD_LOGIC;
    mem_reg_0_63_9_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_disable_scrambler : in STD_LOGIC;
    clk : in STD_LOGIC;
    \in_dly_reg[35]_0\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rx_0_pipeline_stage__parameterized0\ : entity is "pipeline_stage";
end \system_rx_0_pipeline_stage__parameterized0\;

architecture STRUCTURE of \system_rx_0_pipeline_stage__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \gen_k_char[0].eof_err[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \gen_k_char[1].eof_err[1]_i_3__2_n_0\ : STD_LOGIC;
  signal ilas_monitor_reset_s : STD_LOGIC;
  signal \in_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \in_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \in_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \in_dly_reg_n_0_[3]\ : STD_LOGIC;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \in_dly_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[9]\ : label is "no";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\align_err_cnt[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => state,
      I1 => \in_dly_reg_n_0_[0]\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(6),
      O => state_reg
    );
\gen_k_char[0].eof_err[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080808000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \gen_k_char[0].eof_err[0]_i_2__2_n_0\,
      I3 => \gen_k_char[0].eof_err_reg[0]\,
      I4 => \gen_k_char[0].eof_err_reg[0]_0\,
      I5 => beat_cnt_mod_3(1),
      O => \gen_k_char[0].eof_err_reg0\
    );
\gen_k_char[0].eof_err[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \in_dly_reg_n_0_[0]\,
      I1 => \^q\(5),
      O => \gen_k_char[0].eof_err[0]_i_2__2_n_0\
    );
\gen_k_char[0].eomf_err[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(5),
      I1 => \in_dly_reg_n_0_[0]\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      O => char_is_a(0)
    );
\gen_k_char[1].eof_err[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080808000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \gen_k_char[1].eof_err[1]_i_3__2_n_0\,
      I3 => \gen_k_char[1].eof_err_reg[1]\,
      I4 => \gen_k_char[1].eof_err_reg[1]_0\,
      I5 => beat_cnt_mod_3(0),
      O => \gen_k_char[1].eof_err_reg0\
    );
\gen_k_char[1].eof_err[1]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \in_dly_reg_n_0_[1]\,
      I1 => \^q\(13),
      O => \gen_k_char[1].eof_err[1]_i_3__2_n_0\
    );
\gen_k_char[1].eomf_err[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(13),
      I1 => \in_dly_reg_n_0_[1]\,
      I2 => \^q\(15),
      I3 => \^q\(14),
      O => char_is_a(1)
    );
\gen_k_char[2].eof_err[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => \in_dly_reg_n_0_[2]\,
      I3 => \^q\(21),
      I4 => \gen_k_char[0].eof_err_reg[0]\,
      I5 => \gen_k_char[2].eof_err_reg[2]\,
      O => \gen_k_char[2].eof_err_reg0\
    );
\gen_k_char[2].eomf_err[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(21),
      I1 => \in_dly_reg_n_0_[2]\,
      I2 => \^q\(23),
      I3 => \^q\(22),
      O => char_is_a(2)
    );
\gen_k_char[3].eof_err[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(30),
      I2 => \in_dly_reg_n_0_[3]\,
      I3 => \^q\(29),
      I4 => \gen_k_char[3].eof_err_reg[3]\,
      O => \gen_k_char[3].eof_err_reg0\
    );
\gen_k_char[3].eomf_err[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \gen_k_char[3].eomf_good_reg[3]\,
      I2 => \^q\(29),
      I3 => \in_dly_reg_n_0_[3]\,
      I4 => \^q\(30),
      O => \gen_k_char[3].eomf_err_reg0\
    );
\gen_k_char[3].eomf_good[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \gen_k_char[3].eomf_good_reg[3]\,
      I2 => \^q\(29),
      I3 => \in_dly_reg_n_0_[3]\,
      I4 => \^q\(30),
      O => \gen_k_char[3].eomf_good_reg0\
    );
\ilas_config_valid_i_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in_dly_reg_n_0_[1]\,
      I1 => \^q\(13),
      O => \in_dly_reg[1]_0\
    );
\ilas_config_valid_i_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \in_dly_reg[19]_0\
    );
\in_dly[36]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(0),
      O => ilas_monitor_reset_s
    );
\in_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(0),
      Q => \in_dly_reg_n_0_[0]\,
      R => '0'
    );
\in_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(10),
      Q => \^q\(6),
      R => '0'
    );
\in_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(11),
      Q => \^q\(7),
      R => '0'
    );
\in_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(12),
      Q => \^q\(8),
      R => '0'
    );
\in_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(13),
      Q => \^q\(9),
      R => '0'
    );
\in_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(14),
      Q => \^q\(10),
      R => '0'
    );
\in_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(15),
      Q => \^q\(11),
      R => '0'
    );
\in_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(16),
      Q => \^q\(12),
      R => '0'
    );
\in_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(17),
      Q => \^q\(13),
      R => '0'
    );
\in_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(18),
      Q => \^q\(14),
      R => '0'
    );
\in_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(19),
      Q => \^q\(15),
      R => '0'
    );
\in_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(1),
      Q => \in_dly_reg_n_0_[1]\,
      R => '0'
    );
\in_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(20),
      Q => \^q\(16),
      R => '0'
    );
\in_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(21),
      Q => \^q\(17),
      R => '0'
    );
\in_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(22),
      Q => \^q\(18),
      R => '0'
    );
\in_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(23),
      Q => \^q\(19),
      R => '0'
    );
\in_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(24),
      Q => \^q\(20),
      R => '0'
    );
\in_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(25),
      Q => \^q\(21),
      R => '0'
    );
\in_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(26),
      Q => \^q\(22),
      R => '0'
    );
\in_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(27),
      Q => \^q\(23),
      R => '0'
    );
\in_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(28),
      Q => \^q\(24),
      R => '0'
    );
\in_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(29),
      Q => \^q\(25),
      R => '0'
    );
\in_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(2),
      Q => \in_dly_reg_n_0_[2]\,
      R => '0'
    );
\in_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(30),
      Q => \^q\(26),
      R => '0'
    );
\in_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(31),
      Q => \^q\(27),
      R => '0'
    );
\in_dly_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(32),
      Q => \^q\(28),
      R => '0'
    );
\in_dly_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(33),
      Q => \^q\(29),
      R => '0'
    );
\in_dly_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(34),
      Q => \^q\(30),
      R => '0'
    );
\in_dly_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(35),
      Q => \^q\(31),
      R => '0'
    );
\in_dly_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ilas_monitor_reset_s,
      Q => \^q\(32),
      R => '0'
    );
\in_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(3),
      Q => \in_dly_reg_n_0_[3]\,
      R => '0'
    );
\in_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(4),
      Q => \^q\(0),
      R => '0'
    );
\in_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(5),
      Q => \^q\(1),
      R => '0'
    );
\in_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(6),
      Q => \^q\(2),
      R => '0'
    );
\in_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(7),
      Q => \^q\(3),
      R => '0'
    );
\in_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(8),
      Q => \^q\(4),
      R => '0'
    );
\in_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(9),
      Q => \^q\(5),
      R => '0'
    );
\mem_reg_0_63_15_17_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(16),
      O => swizzle_out(8)
    );
\mem_reg_0_63_15_17_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(15),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(17),
      O => swizzle_out(9)
    );
\mem_reg_0_63_18_20_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(18),
      O => swizzle_out(10)
    );
\mem_reg_0_63_18_20_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(19),
      O => swizzle_out(11)
    );
\mem_reg_0_63_18_20_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(20),
      O => swizzle_out(12)
    );
\mem_reg_0_63_21_23_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(21),
      O => swizzle_out(13)
    );
\mem_reg_0_63_21_23_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(22),
      O => swizzle_out(14)
    );
\mem_reg_0_63_21_23_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(23),
      O => swizzle_out(15)
    );
\mem_reg_0_63_24_26_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(24),
      O => swizzle_out(0)
    );
\mem_reg_0_63_24_26_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(23),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(25),
      O => swizzle_out(1)
    );
\mem_reg_0_63_24_26_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(26),
      O => swizzle_out(2)
    );
\mem_reg_0_63_27_29_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(27),
      O => swizzle_out(3)
    );
\mem_reg_0_63_27_29_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(28),
      O => swizzle_out(4)
    );
\mem_reg_0_63_27_29_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(29),
      O => swizzle_out(5)
    );
\mem_reg_0_63_30_31_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(30),
      O => swizzle_out(6)
    );
\mem_reg_0_63_30_31_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(31),
      O => swizzle_out(7)
    );
\mem_reg_0_63_6_8_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(8),
      O => swizzle_out(16)
    );
\mem_reg_0_63_9_11_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => mem_reg_0_63_9_11(0),
      I1 => \^q\(7),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(9),
      O => swizzle_out(17)
    );
\prev_was_last_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(30),
      I2 => \in_dly_reg_n_0_[3]\,
      I3 => \^q\(29),
      I4 => \^q\(32),
      O => prev_was_last0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rx_0_pipeline_stage__parameterized0_10\ is
  port (
    \gen_k_char[2].eof_err_reg0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \gen_k_char[3].eof_err_reg0\ : out STD_LOGIC;
    \gen_k_char[1].eof_err_reg0\ : out STD_LOGIC;
    \gen_k_char[0].eof_err_reg0\ : out STD_LOGIC;
    state_reg : out STD_LOGIC;
    \gen_k_char[3].eomf_good_reg0\ : out STD_LOGIC;
    \gen_k_char[3].eomf_err_reg0\ : out STD_LOGIC;
    char_is_a : out STD_LOGIC_VECTOR ( 2 downto 0 );
    prev_was_last0 : out STD_LOGIC;
    \in_dly_reg[19]_0\ : out STD_LOGIC;
    \in_dly_reg[1]_0\ : out STD_LOGIC;
    swizzle_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_k_char[0].eof_err_reg[0]\ : in STD_LOGIC;
    \gen_k_char[2].eof_err_reg[2]\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]\ : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg[1]\ : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg[1]_0\ : in STD_LOGIC;
    beat_cnt_mod_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_k_char[0].eof_err_reg[0]_0\ : in STD_LOGIC;
    state : in STD_LOGIC;
    \gen_k_char[3].eomf_good_reg[3]\ : in STD_LOGIC;
    mem_reg_0_63_9_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_disable_scrambler : in STD_LOGIC;
    clk : in STD_LOGIC;
    \in_dly_reg[35]_0\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rx_0_pipeline_stage__parameterized0_10\ : entity is "pipeline_stage";
end \system_rx_0_pipeline_stage__parameterized0_10\;

architecture STRUCTURE of \system_rx_0_pipeline_stage__parameterized0_10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \gen_k_char[0].eof_err[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_k_char[1].eof_err[1]_i_3__1_n_0\ : STD_LOGIC;
  signal ilas_monitor_reset_s : STD_LOGIC;
  signal \in_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \in_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \in_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \in_dly_reg_n_0_[3]\ : STD_LOGIC;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \in_dly_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[9]\ : label is "no";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\align_err_cnt[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => state,
      I1 => \in_dly_reg_n_0_[0]\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(6),
      O => state_reg
    );
\gen_k_char[0].eof_err[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080808000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \gen_k_char[0].eof_err[0]_i_2__1_n_0\,
      I3 => \gen_k_char[0].eof_err_reg[0]\,
      I4 => \gen_k_char[0].eof_err_reg[0]_0\,
      I5 => beat_cnt_mod_3(1),
      O => \gen_k_char[0].eof_err_reg0\
    );
\gen_k_char[0].eof_err[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \in_dly_reg_n_0_[0]\,
      I1 => \^q\(5),
      O => \gen_k_char[0].eof_err[0]_i_2__1_n_0\
    );
\gen_k_char[0].eomf_err[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(5),
      I1 => \in_dly_reg_n_0_[0]\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      O => char_is_a(0)
    );
\gen_k_char[1].eof_err[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080808000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \gen_k_char[1].eof_err[1]_i_3__1_n_0\,
      I3 => \gen_k_char[1].eof_err_reg[1]\,
      I4 => \gen_k_char[1].eof_err_reg[1]_0\,
      I5 => beat_cnt_mod_3(0),
      O => \gen_k_char[1].eof_err_reg0\
    );
\gen_k_char[1].eof_err[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \in_dly_reg_n_0_[1]\,
      I1 => \^q\(13),
      O => \gen_k_char[1].eof_err[1]_i_3__1_n_0\
    );
\gen_k_char[1].eomf_err[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(13),
      I1 => \in_dly_reg_n_0_[1]\,
      I2 => \^q\(15),
      I3 => \^q\(14),
      O => char_is_a(1)
    );
\gen_k_char[2].eof_err[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => \in_dly_reg_n_0_[2]\,
      I3 => \^q\(21),
      I4 => \gen_k_char[0].eof_err_reg[0]\,
      I5 => \gen_k_char[2].eof_err_reg[2]\,
      O => \gen_k_char[2].eof_err_reg0\
    );
\gen_k_char[2].eomf_err[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(21),
      I1 => \in_dly_reg_n_0_[2]\,
      I2 => \^q\(23),
      I3 => \^q\(22),
      O => char_is_a(2)
    );
\gen_k_char[3].eof_err[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(30),
      I2 => \in_dly_reg_n_0_[3]\,
      I3 => \^q\(29),
      I4 => \gen_k_char[3].eof_err_reg[3]\,
      O => \gen_k_char[3].eof_err_reg0\
    );
\gen_k_char[3].eomf_err[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \gen_k_char[3].eomf_good_reg[3]\,
      I2 => \^q\(29),
      I3 => \in_dly_reg_n_0_[3]\,
      I4 => \^q\(30),
      O => \gen_k_char[3].eomf_err_reg0\
    );
\gen_k_char[3].eomf_good[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \gen_k_char[3].eomf_good_reg[3]\,
      I2 => \^q\(29),
      I3 => \in_dly_reg_n_0_[3]\,
      I4 => \^q\(30),
      O => \gen_k_char[3].eomf_good_reg0\
    );
\ilas_config_valid_i_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in_dly_reg_n_0_[1]\,
      I1 => \^q\(13),
      O => \in_dly_reg[1]_0\
    );
\ilas_config_valid_i_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \in_dly_reg[19]_0\
    );
\in_dly[36]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(0),
      O => ilas_monitor_reset_s
    );
\in_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(0),
      Q => \in_dly_reg_n_0_[0]\,
      R => '0'
    );
\in_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(10),
      Q => \^q\(6),
      R => '0'
    );
\in_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(11),
      Q => \^q\(7),
      R => '0'
    );
\in_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(12),
      Q => \^q\(8),
      R => '0'
    );
\in_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(13),
      Q => \^q\(9),
      R => '0'
    );
\in_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(14),
      Q => \^q\(10),
      R => '0'
    );
\in_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(15),
      Q => \^q\(11),
      R => '0'
    );
\in_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(16),
      Q => \^q\(12),
      R => '0'
    );
\in_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(17),
      Q => \^q\(13),
      R => '0'
    );
\in_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(18),
      Q => \^q\(14),
      R => '0'
    );
\in_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(19),
      Q => \^q\(15),
      R => '0'
    );
\in_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(1),
      Q => \in_dly_reg_n_0_[1]\,
      R => '0'
    );
\in_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(20),
      Q => \^q\(16),
      R => '0'
    );
\in_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(21),
      Q => \^q\(17),
      R => '0'
    );
\in_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(22),
      Q => \^q\(18),
      R => '0'
    );
\in_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(23),
      Q => \^q\(19),
      R => '0'
    );
\in_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(24),
      Q => \^q\(20),
      R => '0'
    );
\in_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(25),
      Q => \^q\(21),
      R => '0'
    );
\in_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(26),
      Q => \^q\(22),
      R => '0'
    );
\in_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(27),
      Q => \^q\(23),
      R => '0'
    );
\in_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(28),
      Q => \^q\(24),
      R => '0'
    );
\in_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(29),
      Q => \^q\(25),
      R => '0'
    );
\in_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(2),
      Q => \in_dly_reg_n_0_[2]\,
      R => '0'
    );
\in_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(30),
      Q => \^q\(26),
      R => '0'
    );
\in_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(31),
      Q => \^q\(27),
      R => '0'
    );
\in_dly_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(32),
      Q => \^q\(28),
      R => '0'
    );
\in_dly_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(33),
      Q => \^q\(29),
      R => '0'
    );
\in_dly_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(34),
      Q => \^q\(30),
      R => '0'
    );
\in_dly_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(35),
      Q => \^q\(31),
      R => '0'
    );
\in_dly_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ilas_monitor_reset_s,
      Q => \^q\(32),
      R => '0'
    );
\in_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(3),
      Q => \in_dly_reg_n_0_[3]\,
      R => '0'
    );
\in_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(4),
      Q => \^q\(0),
      R => '0'
    );
\in_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(5),
      Q => \^q\(1),
      R => '0'
    );
\in_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(6),
      Q => \^q\(2),
      R => '0'
    );
\in_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(7),
      Q => \^q\(3),
      R => '0'
    );
\in_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(8),
      Q => \^q\(4),
      R => '0'
    );
\in_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(9),
      Q => \^q\(5),
      R => '0'
    );
\mem_reg_0_63_15_17_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(16),
      O => swizzle_out(8)
    );
\mem_reg_0_63_15_17_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(15),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(17),
      O => swizzle_out(9)
    );
\mem_reg_0_63_18_20_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(18),
      O => swizzle_out(10)
    );
\mem_reg_0_63_18_20_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(19),
      O => swizzle_out(11)
    );
\mem_reg_0_63_18_20_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(20),
      O => swizzle_out(12)
    );
\mem_reg_0_63_21_23_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(21),
      O => swizzle_out(13)
    );
\mem_reg_0_63_21_23_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(22),
      O => swizzle_out(14)
    );
\mem_reg_0_63_21_23_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(23),
      O => swizzle_out(15)
    );
\mem_reg_0_63_24_26_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(24),
      O => swizzle_out(0)
    );
\mem_reg_0_63_24_26_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(23),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(25),
      O => swizzle_out(1)
    );
\mem_reg_0_63_24_26_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(26),
      O => swizzle_out(2)
    );
\mem_reg_0_63_27_29_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(27),
      O => swizzle_out(3)
    );
\mem_reg_0_63_27_29_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(28),
      O => swizzle_out(4)
    );
\mem_reg_0_63_27_29_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(29),
      O => swizzle_out(5)
    );
\mem_reg_0_63_30_31_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(30),
      O => swizzle_out(6)
    );
\mem_reg_0_63_30_31_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(31),
      O => swizzle_out(7)
    );
\mem_reg_0_63_6_8_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(8),
      O => swizzle_out(16)
    );
\mem_reg_0_63_9_11_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => mem_reg_0_63_9_11(0),
      I1 => \^q\(7),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(9),
      O => swizzle_out(17)
    );
\prev_was_last_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(30),
      I2 => \in_dly_reg_n_0_[3]\,
      I3 => \^q\(29),
      I4 => \^q\(32),
      O => prev_was_last0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rx_0_pipeline_stage__parameterized0_18\ is
  port (
    \gen_k_char[2].eof_err_reg0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \gen_k_char[3].eof_err_reg0\ : out STD_LOGIC;
    \gen_k_char[1].eof_err_reg0\ : out STD_LOGIC;
    \gen_k_char[0].eof_err_reg0\ : out STD_LOGIC;
    state_reg : out STD_LOGIC;
    \gen_k_char[3].eomf_good_reg0\ : out STD_LOGIC;
    \gen_k_char[3].eomf_err_reg0\ : out STD_LOGIC;
    char_is_a : out STD_LOGIC_VECTOR ( 2 downto 0 );
    prev_was_last0 : out STD_LOGIC;
    \in_dly_reg[19]_0\ : out STD_LOGIC;
    \in_dly_reg[1]_0\ : out STD_LOGIC;
    swizzle_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_k_char[0].eof_err_reg[0]\ : in STD_LOGIC;
    \gen_k_char[2].eof_err_reg[2]\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]\ : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg[1]\ : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg[1]_0\ : in STD_LOGIC;
    beat_cnt_mod_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_k_char[0].eof_err_reg[0]_0\ : in STD_LOGIC;
    state : in STD_LOGIC;
    \gen_k_char[3].eomf_good_reg[3]\ : in STD_LOGIC;
    mem_reg_0_63_9_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_disable_scrambler : in STD_LOGIC;
    clk : in STD_LOGIC;
    \in_dly_reg[35]_0\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rx_0_pipeline_stage__parameterized0_18\ : entity is "pipeline_stage";
end \system_rx_0_pipeline_stage__parameterized0_18\;

architecture STRUCTURE of \system_rx_0_pipeline_stage__parameterized0_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \gen_k_char[0].eof_err[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_k_char[1].eof_err[1]_i_3__0_n_0\ : STD_LOGIC;
  signal ilas_monitor_reset_s : STD_LOGIC;
  signal \in_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \in_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \in_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \in_dly_reg_n_0_[3]\ : STD_LOGIC;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \in_dly_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[9]\ : label is "no";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\align_err_cnt[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => state,
      I1 => \in_dly_reg_n_0_[0]\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(6),
      O => state_reg
    );
\gen_k_char[0].eof_err[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080808000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \gen_k_char[0].eof_err[0]_i_2__0_n_0\,
      I3 => \gen_k_char[0].eof_err_reg[0]\,
      I4 => \gen_k_char[0].eof_err_reg[0]_0\,
      I5 => beat_cnt_mod_3(1),
      O => \gen_k_char[0].eof_err_reg0\
    );
\gen_k_char[0].eof_err[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \in_dly_reg_n_0_[0]\,
      I1 => \^q\(5),
      O => \gen_k_char[0].eof_err[0]_i_2__0_n_0\
    );
\gen_k_char[0].eomf_err[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(5),
      I1 => \in_dly_reg_n_0_[0]\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      O => char_is_a(0)
    );
\gen_k_char[1].eof_err[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080808000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \gen_k_char[1].eof_err[1]_i_3__0_n_0\,
      I3 => \gen_k_char[1].eof_err_reg[1]\,
      I4 => \gen_k_char[1].eof_err_reg[1]_0\,
      I5 => beat_cnt_mod_3(0),
      O => \gen_k_char[1].eof_err_reg0\
    );
\gen_k_char[1].eof_err[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \in_dly_reg_n_0_[1]\,
      I1 => \^q\(13),
      O => \gen_k_char[1].eof_err[1]_i_3__0_n_0\
    );
\gen_k_char[1].eomf_err[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(13),
      I1 => \in_dly_reg_n_0_[1]\,
      I2 => \^q\(15),
      I3 => \^q\(14),
      O => char_is_a(1)
    );
\gen_k_char[2].eof_err[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => \in_dly_reg_n_0_[2]\,
      I3 => \^q\(21),
      I4 => \gen_k_char[0].eof_err_reg[0]\,
      I5 => \gen_k_char[2].eof_err_reg[2]\,
      O => \gen_k_char[2].eof_err_reg0\
    );
\gen_k_char[2].eomf_err[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(21),
      I1 => \in_dly_reg_n_0_[2]\,
      I2 => \^q\(23),
      I3 => \^q\(22),
      O => char_is_a(2)
    );
\gen_k_char[3].eof_err[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(30),
      I2 => \in_dly_reg_n_0_[3]\,
      I3 => \^q\(29),
      I4 => \gen_k_char[3].eof_err_reg[3]\,
      O => \gen_k_char[3].eof_err_reg0\
    );
\gen_k_char[3].eomf_err[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \gen_k_char[3].eomf_good_reg[3]\,
      I2 => \^q\(29),
      I3 => \in_dly_reg_n_0_[3]\,
      I4 => \^q\(30),
      O => \gen_k_char[3].eomf_err_reg0\
    );
\gen_k_char[3].eomf_good[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \gen_k_char[3].eomf_good_reg[3]\,
      I2 => \^q\(29),
      I3 => \in_dly_reg_n_0_[3]\,
      I4 => \^q\(30),
      O => \gen_k_char[3].eomf_good_reg0\
    );
\ilas_config_valid_i_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in_dly_reg_n_0_[1]\,
      I1 => \^q\(13),
      O => \in_dly_reg[1]_0\
    );
\ilas_config_valid_i_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \in_dly_reg[19]_0\
    );
\in_dly[36]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(0),
      O => ilas_monitor_reset_s
    );
\in_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(0),
      Q => \in_dly_reg_n_0_[0]\,
      R => '0'
    );
\in_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(10),
      Q => \^q\(6),
      R => '0'
    );
\in_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(11),
      Q => \^q\(7),
      R => '0'
    );
\in_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(12),
      Q => \^q\(8),
      R => '0'
    );
\in_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(13),
      Q => \^q\(9),
      R => '0'
    );
\in_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(14),
      Q => \^q\(10),
      R => '0'
    );
\in_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(15),
      Q => \^q\(11),
      R => '0'
    );
\in_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(16),
      Q => \^q\(12),
      R => '0'
    );
\in_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(17),
      Q => \^q\(13),
      R => '0'
    );
\in_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(18),
      Q => \^q\(14),
      R => '0'
    );
\in_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(19),
      Q => \^q\(15),
      R => '0'
    );
\in_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(1),
      Q => \in_dly_reg_n_0_[1]\,
      R => '0'
    );
\in_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(20),
      Q => \^q\(16),
      R => '0'
    );
\in_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(21),
      Q => \^q\(17),
      R => '0'
    );
\in_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(22),
      Q => \^q\(18),
      R => '0'
    );
\in_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(23),
      Q => \^q\(19),
      R => '0'
    );
\in_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(24),
      Q => \^q\(20),
      R => '0'
    );
\in_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(25),
      Q => \^q\(21),
      R => '0'
    );
\in_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(26),
      Q => \^q\(22),
      R => '0'
    );
\in_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(27),
      Q => \^q\(23),
      R => '0'
    );
\in_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(28),
      Q => \^q\(24),
      R => '0'
    );
\in_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(29),
      Q => \^q\(25),
      R => '0'
    );
\in_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(2),
      Q => \in_dly_reg_n_0_[2]\,
      R => '0'
    );
\in_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(30),
      Q => \^q\(26),
      R => '0'
    );
\in_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(31),
      Q => \^q\(27),
      R => '0'
    );
\in_dly_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(32),
      Q => \^q\(28),
      R => '0'
    );
\in_dly_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(33),
      Q => \^q\(29),
      R => '0'
    );
\in_dly_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(34),
      Q => \^q\(30),
      R => '0'
    );
\in_dly_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(35),
      Q => \^q\(31),
      R => '0'
    );
\in_dly_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ilas_monitor_reset_s,
      Q => \^q\(32),
      R => '0'
    );
\in_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(3),
      Q => \in_dly_reg_n_0_[3]\,
      R => '0'
    );
\in_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(4),
      Q => \^q\(0),
      R => '0'
    );
\in_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(5),
      Q => \^q\(1),
      R => '0'
    );
\in_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(6),
      Q => \^q\(2),
      R => '0'
    );
\in_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(7),
      Q => \^q\(3),
      R => '0'
    );
\in_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(8),
      Q => \^q\(4),
      R => '0'
    );
\in_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(9),
      Q => \^q\(5),
      R => '0'
    );
\mem_reg_0_63_15_17_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(16),
      O => swizzle_out(8)
    );
\mem_reg_0_63_15_17_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(15),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(17),
      O => swizzle_out(9)
    );
\mem_reg_0_63_18_20_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(18),
      O => swizzle_out(10)
    );
\mem_reg_0_63_18_20_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(19),
      O => swizzle_out(11)
    );
\mem_reg_0_63_18_20_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(20),
      O => swizzle_out(12)
    );
\mem_reg_0_63_21_23_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(21),
      O => swizzle_out(13)
    );
\mem_reg_0_63_21_23_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(22),
      O => swizzle_out(14)
    );
\mem_reg_0_63_21_23_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(23),
      O => swizzle_out(15)
    );
\mem_reg_0_63_24_26_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(24),
      O => swizzle_out(0)
    );
\mem_reg_0_63_24_26_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(23),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(25),
      O => swizzle_out(1)
    );
\mem_reg_0_63_24_26_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(26),
      O => swizzle_out(2)
    );
\mem_reg_0_63_27_29_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(27),
      O => swizzle_out(3)
    );
\mem_reg_0_63_27_29_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(28),
      O => swizzle_out(4)
    );
\mem_reg_0_63_27_29_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(29),
      O => swizzle_out(5)
    );
\mem_reg_0_63_30_31_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(30),
      O => swizzle_out(6)
    );
\mem_reg_0_63_30_31_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(31),
      O => swizzle_out(7)
    );
\mem_reg_0_63_6_8_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(8),
      O => swizzle_out(16)
    );
\mem_reg_0_63_9_11_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => mem_reg_0_63_9_11(0),
      I1 => \^q\(7),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(9),
      O => swizzle_out(17)
    );
\prev_was_last_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(30),
      I2 => \in_dly_reg_n_0_[3]\,
      I3 => \^q\(29),
      I4 => \^q\(32),
      O => prev_was_last0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rx_0_pipeline_stage__parameterized0_26\ is
  port (
    \gen_k_char[2].eof_err_reg0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \gen_k_char[3].eof_err_reg0\ : out STD_LOGIC;
    state_reg : out STD_LOGIC;
    \gen_k_char[3].eomf_good_reg0\ : out STD_LOGIC;
    \gen_k_char[3].eomf_err_reg0\ : out STD_LOGIC;
    \gen_k_char[1].eof_err_reg0\ : out STD_LOGIC;
    \gen_k_char[0].eof_err_reg0\ : out STD_LOGIC;
    char_is_a : out STD_LOGIC_VECTOR ( 2 downto 0 );
    prev_was_last0 : out STD_LOGIC;
    \in_dly_reg[19]_0\ : out STD_LOGIC;
    \in_dly_reg[1]_0\ : out STD_LOGIC;
    swizzle_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_k_char[0].eof_err_reg[0]\ : in STD_LOGIC;
    \gen_k_char[2].eof_err_reg[2]\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]\ : in STD_LOGIC;
    state : in STD_LOGIC;
    \gen_k_char[3].eomf_good_reg[3]\ : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg[1]\ : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg[1]_0\ : in STD_LOGIC;
    beat_cnt_mod_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_k_char[0].eof_err_reg[0]_0\ : in STD_LOGIC;
    mem_reg_0_63_9_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_disable_scrambler : in STD_LOGIC;
    clk : in STD_LOGIC;
    \in_dly_reg[35]_0\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rx_0_pipeline_stage__parameterized0_26\ : entity is "pipeline_stage";
end \system_rx_0_pipeline_stage__parameterized0_26\;

architecture STRUCTURE of \system_rx_0_pipeline_stage__parameterized0_26\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \gen_k_char[0].eof_err[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_k_char[1].eof_err[1]_i_3_n_0\ : STD_LOGIC;
  signal ilas_monitor_reset_s : STD_LOGIC;
  signal \in_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \in_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \in_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \in_dly_reg_n_0_[3]\ : STD_LOGIC;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \in_dly_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[9]\ : label is "no";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\align_err_cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => state,
      I1 => \in_dly_reg_n_0_[0]\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(6),
      O => state_reg
    );
\gen_k_char[0].eof_err[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080808000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \gen_k_char[0].eof_err[0]_i_2_n_0\,
      I3 => \gen_k_char[0].eof_err_reg[0]\,
      I4 => \gen_k_char[0].eof_err_reg[0]_0\,
      I5 => beat_cnt_mod_3(1),
      O => \gen_k_char[0].eof_err_reg0\
    );
\gen_k_char[0].eof_err[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \in_dly_reg_n_0_[0]\,
      I1 => \^q\(5),
      O => \gen_k_char[0].eof_err[0]_i_2_n_0\
    );
\gen_k_char[0].eomf_err[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(5),
      I1 => \in_dly_reg_n_0_[0]\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      O => char_is_a(0)
    );
\gen_k_char[1].eof_err[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080808000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \gen_k_char[1].eof_err[1]_i_3_n_0\,
      I3 => \gen_k_char[1].eof_err_reg[1]\,
      I4 => \gen_k_char[1].eof_err_reg[1]_0\,
      I5 => beat_cnt_mod_3(0),
      O => \gen_k_char[1].eof_err_reg0\
    );
\gen_k_char[1].eof_err[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \in_dly_reg_n_0_[1]\,
      I1 => \^q\(13),
      O => \gen_k_char[1].eof_err[1]_i_3_n_0\
    );
\gen_k_char[1].eomf_err[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(13),
      I1 => \in_dly_reg_n_0_[1]\,
      I2 => \^q\(15),
      I3 => \^q\(14),
      O => char_is_a(1)
    );
\gen_k_char[2].eof_err[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => \in_dly_reg_n_0_[2]\,
      I3 => \^q\(21),
      I4 => \gen_k_char[0].eof_err_reg[0]\,
      I5 => \gen_k_char[2].eof_err_reg[2]\,
      O => \gen_k_char[2].eof_err_reg0\
    );
\gen_k_char[2].eomf_err[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(21),
      I1 => \in_dly_reg_n_0_[2]\,
      I2 => \^q\(23),
      I3 => \^q\(22),
      O => char_is_a(2)
    );
\gen_k_char[3].eof_err[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(30),
      I2 => \in_dly_reg_n_0_[3]\,
      I3 => \^q\(29),
      I4 => \gen_k_char[3].eof_err_reg[3]\,
      O => \gen_k_char[3].eof_err_reg0\
    );
\gen_k_char[3].eomf_err[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \gen_k_char[3].eomf_good_reg[3]\,
      I2 => \^q\(29),
      I3 => \in_dly_reg_n_0_[3]\,
      I4 => \^q\(30),
      O => \gen_k_char[3].eomf_err_reg0\
    );
\gen_k_char[3].eomf_good[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \gen_k_char[3].eomf_good_reg[3]\,
      I2 => \^q\(29),
      I3 => \in_dly_reg_n_0_[3]\,
      I4 => \^q\(30),
      O => \gen_k_char[3].eomf_good_reg0\
    );
ilas_config_valid_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in_dly_reg_n_0_[1]\,
      I1 => \^q\(13),
      O => \in_dly_reg[1]_0\
    );
ilas_config_valid_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \in_dly_reg[19]_0\
    );
\in_dly[36]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(0),
      O => ilas_monitor_reset_s
    );
\in_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(0),
      Q => \in_dly_reg_n_0_[0]\,
      R => '0'
    );
\in_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(10),
      Q => \^q\(6),
      R => '0'
    );
\in_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(11),
      Q => \^q\(7),
      R => '0'
    );
\in_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(12),
      Q => \^q\(8),
      R => '0'
    );
\in_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(13),
      Q => \^q\(9),
      R => '0'
    );
\in_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(14),
      Q => \^q\(10),
      R => '0'
    );
\in_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(15),
      Q => \^q\(11),
      R => '0'
    );
\in_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(16),
      Q => \^q\(12),
      R => '0'
    );
\in_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(17),
      Q => \^q\(13),
      R => '0'
    );
\in_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(18),
      Q => \^q\(14),
      R => '0'
    );
\in_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(19),
      Q => \^q\(15),
      R => '0'
    );
\in_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(1),
      Q => \in_dly_reg_n_0_[1]\,
      R => '0'
    );
\in_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(20),
      Q => \^q\(16),
      R => '0'
    );
\in_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(21),
      Q => \^q\(17),
      R => '0'
    );
\in_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(22),
      Q => \^q\(18),
      R => '0'
    );
\in_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(23),
      Q => \^q\(19),
      R => '0'
    );
\in_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(24),
      Q => \^q\(20),
      R => '0'
    );
\in_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(25),
      Q => \^q\(21),
      R => '0'
    );
\in_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(26),
      Q => \^q\(22),
      R => '0'
    );
\in_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(27),
      Q => \^q\(23),
      R => '0'
    );
\in_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(28),
      Q => \^q\(24),
      R => '0'
    );
\in_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(29),
      Q => \^q\(25),
      R => '0'
    );
\in_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(2),
      Q => \in_dly_reg_n_0_[2]\,
      R => '0'
    );
\in_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(30),
      Q => \^q\(26),
      R => '0'
    );
\in_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(31),
      Q => \^q\(27),
      R => '0'
    );
\in_dly_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(32),
      Q => \^q\(28),
      R => '0'
    );
\in_dly_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(33),
      Q => \^q\(29),
      R => '0'
    );
\in_dly_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(34),
      Q => \^q\(30),
      R => '0'
    );
\in_dly_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(35),
      Q => \^q\(31),
      R => '0'
    );
\in_dly_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ilas_monitor_reset_s,
      Q => \^q\(32),
      R => '0'
    );
\in_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(3),
      Q => \in_dly_reg_n_0_[3]\,
      R => '0'
    );
\in_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(4),
      Q => \^q\(0),
      R => '0'
    );
\in_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(5),
      Q => \^q\(1),
      R => '0'
    );
\in_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(6),
      Q => \^q\(2),
      R => '0'
    );
\in_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(7),
      Q => \^q\(3),
      R => '0'
    );
\in_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(8),
      Q => \^q\(4),
      R => '0'
    );
\in_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[35]_0\(9),
      Q => \^q\(5),
      R => '0'
    );
mem_reg_0_63_15_17_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(16),
      O => swizzle_out(8)
    );
mem_reg_0_63_15_17_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(15),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(17),
      O => swizzle_out(9)
    );
mem_reg_0_63_18_20_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(18),
      O => swizzle_out(10)
    );
mem_reg_0_63_18_20_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(19),
      O => swizzle_out(11)
    );
mem_reg_0_63_18_20_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(20),
      O => swizzle_out(12)
    );
mem_reg_0_63_21_23_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(21),
      O => swizzle_out(13)
    );
mem_reg_0_63_21_23_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(22),
      O => swizzle_out(14)
    );
mem_reg_0_63_21_23_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(23),
      O => swizzle_out(15)
    );
mem_reg_0_63_24_26_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(24),
      O => swizzle_out(0)
    );
mem_reg_0_63_24_26_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(23),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(25),
      O => swizzle_out(1)
    );
mem_reg_0_63_24_26_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(26),
      O => swizzle_out(2)
    );
mem_reg_0_63_27_29_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(27),
      O => swizzle_out(3)
    );
mem_reg_0_63_27_29_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(28),
      O => swizzle_out(4)
    );
mem_reg_0_63_27_29_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(29),
      O => swizzle_out(5)
    );
mem_reg_0_63_30_31_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(30),
      O => swizzle_out(6)
    );
mem_reg_0_63_30_31_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(31),
      O => swizzle_out(7)
    );
mem_reg_0_63_6_8_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(8),
      O => swizzle_out(16)
    );
mem_reg_0_63_9_11_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F906"
    )
        port map (
      I0 => mem_reg_0_63_9_11(0),
      I1 => \^q\(7),
      I2 => cfg_disable_scrambler,
      I3 => \^q\(9),
      O => swizzle_out(17)
    );
prev_was_last_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(30),
      I2 => \in_dly_reg_n_0_[3]\,
      I3 => \^q\(29),
      I4 => \^q\(32),
      O => prev_was_last0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rx_0_pipeline_stage__parameterized2\ is
  port (
    ifs_ready_reg : out STD_LOGIC;
    cgs_beat_has_error : out STD_LOGIC;
    ifs_ready_reg_0 : out STD_LOGIC;
    cgs_beat_has_error_0 : out STD_LOGIC;
    ifs_ready_reg_1 : out STD_LOGIC;
    cgs_beat_has_error_1 : out STD_LOGIC;
    ifs_ready_reg_2 : out STD_LOGIC;
    cgs_beat_has_error_2 : out STD_LOGIC;
    \frame_align_reg[0]\ : out STD_LOGIC;
    \frame_align_reg[0]_0\ : out STD_LOGIC;
    \frame_align_reg[0]_1\ : out STD_LOGIC;
    \frame_align_reg[0]_2\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_dly_reg[75]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \in_dly_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_dly_reg[187]_0\ : out STD_LOGIC_VECTOR ( 127 downto 0 );
    \in_dly_reg[4]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC;
    \in_dly_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_dly_reg[107]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \in_dly_reg[27]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_dly_reg[8]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : out STD_LOGIC;
    \in_dly_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_dly_reg[139]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \in_dly_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_dly_reg[12]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_2\ : out STD_LOGIC;
    \in_dly_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_dly_reg[171]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \in_dly_reg[35]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_dly_reg[16]_0\ : out STD_LOGIC;
    ifs_ready_reg_3 : out STD_LOGIC;
    ifs_ready_reg_4 : out STD_LOGIC;
    ifs_ready_reg_5 : out STD_LOGIC;
    ifs_ready_reg_6 : out STD_LOGIC;
    ifs_ready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \frame_align_reg[0]_3\ : in STD_LOGIC;
    \frame_align_reg[0]_4\ : in STD_LOGIC;
    \frame_align_reg[0]_5\ : in STD_LOGIC;
    \frame_align_reg[0]_6\ : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_4\ : in STD_LOGIC;
    \FSM_onehot_state[2]_i_2_0\ : in STD_LOGIC;
    \FSM_onehot_state[2]_i_2_1\ : in STD_LOGIC;
    ctrl_err_statistics_mask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in_dly_reg[3]\ : in STD_LOGIC;
    \in_dly_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in_dly_reg[35]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_state_reg[0]_5\ : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_6\ : in STD_LOGIC;
    \FSM_onehot_state[2]_i_2__0_0\ : in STD_LOGIC;
    \FSM_onehot_state[2]_i_2__0_1\ : in STD_LOGIC;
    \in_dly_reg[3]_0\ : in STD_LOGIC;
    \in_dly_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in_dly_reg[35]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_state_reg[0]_7\ : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_8\ : in STD_LOGIC;
    \FSM_onehot_state[2]_i_2__1_0\ : in STD_LOGIC;
    \FSM_onehot_state[2]_i_2__1_1\ : in STD_LOGIC;
    \in_dly_reg[3]_1\ : in STD_LOGIC;
    \in_dly_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in_dly_reg[35]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_state_reg[0]_9\ : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_10\ : in STD_LOGIC;
    \FSM_onehot_state[2]_i_2__2_0\ : in STD_LOGIC;
    \FSM_onehot_state[2]_i_2__2_1\ : in STD_LOGIC;
    \in_dly_reg[3]_2\ : in STD_LOGIC;
    \in_dly_reg[2]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in_dly_reg[35]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \in_dly_reg[187]_1\ : in STD_LOGIC_VECTOR ( 175 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rx_0_pipeline_stage__parameterized2\ : entity is "pipeline_stage";
end \system_rx_0_pipeline_stage__parameterized2\;

architecture STRUCTURE of \system_rx_0_pipeline_stage__parameterized2\ is
  signal \FSM_onehot_state[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_10__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_10__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_11__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_11__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_12__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_12__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_7__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_7__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_8__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_8__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_9__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_9__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \^cgs_beat_has_error\ : STD_LOGIC;
  signal \^cgs_beat_has_error_0\ : STD_LOGIC;
  signal \^cgs_beat_has_error_1\ : STD_LOGIC;
  signal \^cgs_beat_has_error_2\ : STD_LOGIC;
  signal \frame_align[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \frame_align[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \frame_align[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \frame_align[1]_i_6_n_0\ : STD_LOGIC;
  signal \ifs_ready_i_2__0_n_0\ : STD_LOGIC;
  signal \ifs_ready_i_2__1_n_0\ : STD_LOGIC;
  signal \ifs_ready_i_2__2_n_0\ : STD_LOGIC;
  signal ifs_ready_i_2_n_0 : STD_LOGIC;
  signal \in_charisk_d1[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[0]_i_2_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[1]_i_2_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[2]_i_2_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \in_charisk_d1[3]_i_2_n_0\ : STD_LOGIC;
  signal \in_dly[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \in_dly[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \in_dly[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \in_dly[3]_i_2_n_0\ : STD_LOGIC;
  signal \in_dly[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \in_dly[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \in_dly[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \in_dly[3]_i_3_n_0\ : STD_LOGIC;
  signal \in_dly[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \in_dly[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \in_dly[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \in_dly[3]_i_4_n_0\ : STD_LOGIC;
  signal \^in_dly_reg[12]_0\ : STD_LOGIC;
  signal \^in_dly_reg[16]_0\ : STD_LOGIC;
  signal \^in_dly_reg[187]_0\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \^in_dly_reg[4]_0\ : STD_LOGIC;
  signal \^in_dly_reg[8]_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \phy_char_err[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \phy_char_err[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \phy_char_err[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \phy_char_err[0]_i_2_n_0\ : STD_LOGIC;
  signal \phy_char_err[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \phy_char_err[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \phy_char_err[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \phy_char_err[1]_i_2_n_0\ : STD_LOGIC;
  signal \phy_char_err[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \phy_char_err[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \phy_char_err[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \phy_char_err[2]_i_2_n_0\ : STD_LOGIC;
  signal \phy_char_err[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \phy_char_err[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \phy_char_err[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \phy_char_err[3]_i_3_n_0\ : STD_LOGIC;
  signal phy_charisk_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal phy_disperr_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal phy_notintable_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \in_dly_reg[100]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[101]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[102]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[103]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[104]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[105]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[106]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[107]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[108]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[109]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[110]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[111]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[112]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[113]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[114]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[115]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[116]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[117]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[118]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[119]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[120]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[121]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[122]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[123]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[124]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[125]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[126]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[127]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[128]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[129]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[130]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[131]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[132]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[133]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[134]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[135]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[136]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[137]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[138]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[139]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[140]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[141]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[142]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[143]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[144]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[145]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[146]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[147]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[148]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[149]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[150]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[151]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[152]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[153]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[154]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[155]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[156]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[157]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[158]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[159]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[160]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[161]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[162]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[163]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[164]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[165]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[166]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[167]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[168]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[169]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[170]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[171]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[172]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[173]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[174]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[175]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[176]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[177]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[178]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[179]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[180]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[181]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[182]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[183]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[184]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[185]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[186]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[187]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[37]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[38]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[39]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[40]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[41]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[42]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[43]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[44]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[45]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[46]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[47]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[48]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[49]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[50]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[51]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[60]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[61]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[62]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[63]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[64]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[65]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[66]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[67]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[68]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[69]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[70]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[71]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[72]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[73]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[74]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[75]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[76]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[77]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[78]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[79]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[80]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[81]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[82]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[83]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[84]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[85]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[86]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[87]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[88]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[89]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[90]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[91]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[92]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[93]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[94]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[95]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[96]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[97]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[98]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[99]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[9]\ : label is "no";
begin
  cgs_beat_has_error <= \^cgs_beat_has_error\;
  cgs_beat_has_error_0 <= \^cgs_beat_has_error_0\;
  cgs_beat_has_error_1 <= \^cgs_beat_has_error_1\;
  cgs_beat_has_error_2 <= \^cgs_beat_has_error_2\;
  \in_dly_reg[12]_0\ <= \^in_dly_reg[12]_0\;
  \in_dly_reg[16]_0\ <= \^in_dly_reg[16]_0\;
  \in_dly_reg[187]_0\(127 downto 0) <= \^in_dly_reg[187]_0\(127 downto 0);
  \in_dly_reg[4]_0\ <= \^in_dly_reg[4]_0\;
  \in_dly_reg[8]_0\ <= \^in_dly_reg[8]_0\;
\FSM_onehot_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(2),
      I1 => phy_disperr_r(2),
      O => \FSM_onehot_state[2]_i_10_n_0\
    );
\FSM_onehot_state[2]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(6),
      I1 => phy_disperr_r(6),
      O => \FSM_onehot_state[2]_i_10__0_n_0\
    );
\FSM_onehot_state[2]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(10),
      I1 => phy_disperr_r(10),
      O => \FSM_onehot_state[2]_i_10__1_n_0\
    );
\FSM_onehot_state[2]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(14),
      I1 => phy_disperr_r(14),
      O => \FSM_onehot_state[2]_i_10__2_n_0\
    );
\FSM_onehot_state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(5),
      I1 => \^in_dly_reg[187]_0\(7),
      I2 => \^in_dly_reg[187]_0\(6),
      I3 => phy_notintable_r(0),
      I4 => phy_disperr_r(0),
      I5 => phy_charisk_r(0),
      O => \FSM_onehot_state[2]_i_11_n_0\
    );
\FSM_onehot_state[2]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(37),
      I1 => \^in_dly_reg[187]_0\(39),
      I2 => \^in_dly_reg[187]_0\(38),
      I3 => phy_notintable_r(4),
      I4 => phy_disperr_r(4),
      I5 => phy_charisk_r(4),
      O => \FSM_onehot_state[2]_i_11__0_n_0\
    );
\FSM_onehot_state[2]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(69),
      I1 => \^in_dly_reg[187]_0\(71),
      I2 => \^in_dly_reg[187]_0\(70),
      I3 => phy_notintable_r(8),
      I4 => phy_disperr_r(8),
      I5 => phy_charisk_r(8),
      O => \FSM_onehot_state[2]_i_11__1_n_0\
    );
\FSM_onehot_state[2]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(101),
      I1 => \^in_dly_reg[187]_0\(103),
      I2 => \^in_dly_reg[187]_0\(102),
      I3 => phy_notintable_r(12),
      I4 => phy_disperr_r(12),
      I5 => phy_charisk_r(12),
      O => \FSM_onehot_state[2]_i_11__2_n_0\
    );
\FSM_onehot_state[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(15),
      I1 => \^in_dly_reg[187]_0\(14),
      I2 => phy_charisk_r(1),
      I3 => \^in_dly_reg[187]_0\(13),
      I4 => phy_disperr_r(1),
      I5 => phy_notintable_r(1),
      O => \FSM_onehot_state[2]_i_12_n_0\
    );
\FSM_onehot_state[2]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(47),
      I1 => \^in_dly_reg[187]_0\(46),
      I2 => phy_charisk_r(5),
      I3 => \^in_dly_reg[187]_0\(45),
      I4 => phy_disperr_r(5),
      I5 => phy_notintable_r(5),
      O => \FSM_onehot_state[2]_i_12__0_n_0\
    );
\FSM_onehot_state[2]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(79),
      I1 => \^in_dly_reg[187]_0\(78),
      I2 => phy_charisk_r(9),
      I3 => \^in_dly_reg[187]_0\(77),
      I4 => phy_disperr_r(9),
      I5 => phy_notintable_r(9),
      O => \FSM_onehot_state[2]_i_12__1_n_0\
    );
\FSM_onehot_state[2]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(111),
      I1 => \^in_dly_reg[187]_0\(110),
      I2 => phy_charisk_r(13),
      I3 => \^in_dly_reg[187]_0\(109),
      I4 => phy_disperr_r(13),
      I5 => phy_notintable_r(13),
      O => \FSM_onehot_state[2]_i_12__2_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_4_n_0\,
      I1 => \FSM_onehot_state_reg[0]_3\,
      I2 => \FSM_onehot_state[2]_i_5_n_0\,
      I3 => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(2),
      I4 => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(3),
      I5 => \FSM_onehot_state_reg[0]_4\,
      O => \FSM_onehot_state_reg[0]\
    );
\FSM_onehot_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_4__0_n_0\,
      I1 => \FSM_onehot_state_reg[0]_5\,
      I2 => \FSM_onehot_state[2]_i_5__0_n_0\,
      I3 => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(2),
      I4 => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(3),
      I5 => \FSM_onehot_state_reg[0]_6\,
      O => \FSM_onehot_state_reg[0]_0\
    );
\FSM_onehot_state[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_4__1_n_0\,
      I1 => \FSM_onehot_state_reg[0]_7\,
      I2 => \FSM_onehot_state[2]_i_5__1_n_0\,
      I3 => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(2),
      I4 => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(3),
      I5 => \FSM_onehot_state_reg[0]_8\,
      O => \FSM_onehot_state_reg[0]_1\
    );
\FSM_onehot_state[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_4__2_n_0\,
      I1 => \FSM_onehot_state_reg[0]_9\,
      I2 => \FSM_onehot_state[2]_i_5__2_n_0\,
      I3 => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(2),
      I4 => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(3),
      I5 => \FSM_onehot_state_reg[0]_10\,
      O => \FSM_onehot_state_reg[0]_2\
    );
\FSM_onehot_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => phy_notintable_r(2),
      I1 => phy_disperr_r(2),
      I2 => \FSM_onehot_state[2]_i_7_n_0\,
      I3 => phy_notintable_r(0),
      I4 => phy_disperr_r(0),
      I5 => \FSM_onehot_state[2]_i_8_n_0\,
      O => \^cgs_beat_has_error\
    );
\FSM_onehot_state[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => phy_notintable_r(6),
      I1 => phy_disperr_r(6),
      I2 => \FSM_onehot_state[2]_i_7__0_n_0\,
      I3 => phy_notintable_r(4),
      I4 => phy_disperr_r(4),
      I5 => \FSM_onehot_state[2]_i_8__0_n_0\,
      O => \^cgs_beat_has_error_0\
    );
\FSM_onehot_state[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => phy_notintable_r(10),
      I1 => phy_disperr_r(10),
      I2 => \FSM_onehot_state[2]_i_7__1_n_0\,
      I3 => phy_notintable_r(8),
      I4 => phy_disperr_r(8),
      I5 => \FSM_onehot_state[2]_i_8__1_n_0\,
      O => \^cgs_beat_has_error_1\
    );
\FSM_onehot_state[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => phy_notintable_r(14),
      I1 => phy_disperr_r(14),
      I2 => \FSM_onehot_state[2]_i_7__2_n_0\,
      I3 => phy_notintable_r(12),
      I4 => phy_disperr_r(12),
      I5 => \FSM_onehot_state[2]_i_8__2_n_0\,
      O => \^cgs_beat_has_error_2\
    );
\FSM_onehot_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAABA8"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2_0\,
      I1 => \FSM_onehot_state[2]_i_8_n_0\,
      I2 => \FSM_onehot_state[2]_i_9_n_0\,
      I3 => \FSM_onehot_state[2]_i_2_1\,
      I4 => \FSM_onehot_state[2]_i_10_n_0\,
      I5 => \FSM_onehot_state[2]_i_7_n_0\,
      O => \FSM_onehot_state[2]_i_4_n_0\
    );
\FSM_onehot_state[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAABA8"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2__0_0\,
      I1 => \FSM_onehot_state[2]_i_8__0_n_0\,
      I2 => \FSM_onehot_state[2]_i_9__0_n_0\,
      I3 => \FSM_onehot_state[2]_i_2__0_1\,
      I4 => \FSM_onehot_state[2]_i_10__0_n_0\,
      I5 => \FSM_onehot_state[2]_i_7__0_n_0\,
      O => \FSM_onehot_state[2]_i_4__0_n_0\
    );
\FSM_onehot_state[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAABA8"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2__1_0\,
      I1 => \FSM_onehot_state[2]_i_8__1_n_0\,
      I2 => \FSM_onehot_state[2]_i_9__1_n_0\,
      I3 => \FSM_onehot_state[2]_i_2__1_1\,
      I4 => \FSM_onehot_state[2]_i_10__1_n_0\,
      I5 => \FSM_onehot_state[2]_i_7__1_n_0\,
      O => \FSM_onehot_state[2]_i_4__1_n_0\
    );
\FSM_onehot_state[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAABA8"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2__2_0\,
      I1 => \FSM_onehot_state[2]_i_8__2_n_0\,
      I2 => \FSM_onehot_state[2]_i_9__2_n_0\,
      I3 => \FSM_onehot_state[2]_i_2__2_1\,
      I4 => \FSM_onehot_state[2]_i_10__2_n_0\,
      I5 => \FSM_onehot_state[2]_i_7__2_n_0\,
      O => \FSM_onehot_state[2]_i_4__2_n_0\
    );
\FSM_onehot_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \in_charisk_d1[0]_i_2_n_0\,
      I1 => \FSM_onehot_state[2]_i_11_n_0\,
      I2 => \in_charisk_d1[1]_i_2_n_0\,
      I3 => \FSM_onehot_state[2]_i_12_n_0\,
      O => \FSM_onehot_state[2]_i_5_n_0\
    );
\FSM_onehot_state[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \in_charisk_d1[0]_i_2__0_n_0\,
      I1 => \FSM_onehot_state[2]_i_11__0_n_0\,
      I2 => \in_charisk_d1[1]_i_2__0_n_0\,
      I3 => \FSM_onehot_state[2]_i_12__0_n_0\,
      O => \FSM_onehot_state[2]_i_5__0_n_0\
    );
\FSM_onehot_state[2]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \in_charisk_d1[0]_i_2__1_n_0\,
      I1 => \FSM_onehot_state[2]_i_11__1_n_0\,
      I2 => \in_charisk_d1[1]_i_2__1_n_0\,
      I3 => \FSM_onehot_state[2]_i_12__1_n_0\,
      O => \FSM_onehot_state[2]_i_5__1_n_0\
    );
\FSM_onehot_state[2]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \in_charisk_d1[0]_i_2__2_n_0\,
      I1 => \FSM_onehot_state[2]_i_11__2_n_0\,
      I2 => \in_charisk_d1[1]_i_2__2_n_0\,
      I3 => \FSM_onehot_state[2]_i_12__2_n_0\,
      O => \FSM_onehot_state[2]_i_5__2_n_0\
    );
\FSM_onehot_state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(3),
      I1 => phy_disperr_r(3),
      O => \FSM_onehot_state[2]_i_7_n_0\
    );
\FSM_onehot_state[2]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(7),
      I1 => phy_disperr_r(7),
      O => \FSM_onehot_state[2]_i_7__0_n_0\
    );
\FSM_onehot_state[2]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(11),
      I1 => phy_disperr_r(11),
      O => \FSM_onehot_state[2]_i_7__1_n_0\
    );
\FSM_onehot_state[2]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(15),
      I1 => phy_disperr_r(15),
      O => \FSM_onehot_state[2]_i_7__2_n_0\
    );
\FSM_onehot_state[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(1),
      I1 => phy_disperr_r(1),
      O => \FSM_onehot_state[2]_i_8_n_0\
    );
\FSM_onehot_state[2]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(5),
      I1 => phy_disperr_r(5),
      O => \FSM_onehot_state[2]_i_8__0_n_0\
    );
\FSM_onehot_state[2]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(9),
      I1 => phy_disperr_r(9),
      O => \FSM_onehot_state[2]_i_8__1_n_0\
    );
\FSM_onehot_state[2]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(13),
      I1 => phy_disperr_r(13),
      O => \FSM_onehot_state[2]_i_8__2_n_0\
    );
\FSM_onehot_state[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(0),
      I1 => phy_disperr_r(0),
      O => \FSM_onehot_state[2]_i_9_n_0\
    );
\FSM_onehot_state[2]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(4),
      I1 => phy_disperr_r(4),
      O => \FSM_onehot_state[2]_i_9__0_n_0\
    );
\FSM_onehot_state[2]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(8),
      I1 => phy_disperr_r(8),
      O => \FSM_onehot_state[2]_i_9__1_n_0\
    );
\FSM_onehot_state[2]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_notintable_r(12),
      I1 => phy_disperr_r(12),
      O => \FSM_onehot_state[2]_i_9__2_n_0\
    );
\frame_align[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C0CFC0C0C0CFC0"
    )
        port map (
      I0 => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(3),
      I1 => \frame_align_reg[0]_3\,
      I2 => ifs_ready(0),
      I3 => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(0),
      I4 => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(1),
      I5 => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(2),
      O => \frame_align_reg[0]\
    );
\frame_align[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C0CFC0C0C0CFC0"
    )
        port map (
      I0 => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(3),
      I1 => \frame_align_reg[0]_4\,
      I2 => ifs_ready(1),
      I3 => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(0),
      I4 => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(1),
      I5 => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(2),
      O => \frame_align_reg[0]_0\
    );
\frame_align[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C0CFC0C0C0CFC0"
    )
        port map (
      I0 => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(3),
      I1 => \frame_align_reg[0]_5\,
      I2 => ifs_ready(2),
      I3 => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(0),
      I4 => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(1),
      I5 => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(2),
      O => \frame_align_reg[0]_1\
    );
\frame_align[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C0CFC0C0C0CFC0"
    )
        port map (
      I0 => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(3),
      I1 => \frame_align_reg[0]_6\,
      I2 => ifs_ready(3),
      I3 => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(0),
      I4 => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(1),
      I5 => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(2),
      O => \frame_align_reg[0]_2\
    );
\frame_align[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF700000007000"
    )
        port map (
      I0 => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(2),
      I1 => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(3),
      I2 => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(1),
      I3 => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(0),
      I4 => ifs_ready(0),
      I5 => \in_dly_reg[3]\,
      O => ifs_ready_reg_3
    );
\frame_align[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF700000007000"
    )
        port map (
      I0 => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(2),
      I1 => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(3),
      I2 => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(1),
      I3 => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(0),
      I4 => ifs_ready(1),
      I5 => \in_dly_reg[3]_0\,
      O => ifs_ready_reg_4
    );
\frame_align[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF700000007000"
    )
        port map (
      I0 => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(2),
      I1 => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(3),
      I2 => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(1),
      I3 => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(0),
      I4 => ifs_ready(2),
      I5 => \in_dly_reg[3]_1\,
      O => ifs_ready_reg_5
    );
\frame_align[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF700000007000"
    )
        port map (
      I0 => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(2),
      I1 => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(3),
      I2 => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(1),
      I3 => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(0),
      I4 => ifs_ready(3),
      I5 => \in_dly_reg[3]_2\,
      O => ifs_ready_reg_6
    );
\frame_align[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \frame_align[1]_i_6_n_0\,
      I1 => \^in_dly_reg[187]_0\(22),
      I2 => \^in_dly_reg[187]_0\(23),
      I3 => \^in_dly_reg[187]_0\(21),
      I4 => \in_charisk_d1[2]_i_2_n_0\,
      O => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(2)
    );
\frame_align[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \frame_align[1]_i_6__0_n_0\,
      I1 => \^in_dly_reg[187]_0\(54),
      I2 => \^in_dly_reg[187]_0\(55),
      I3 => \^in_dly_reg[187]_0\(53),
      I4 => \in_charisk_d1[2]_i_2__0_n_0\,
      O => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(2)
    );
\frame_align[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \frame_align[1]_i_6__1_n_0\,
      I1 => \^in_dly_reg[187]_0\(86),
      I2 => \^in_dly_reg[187]_0\(87),
      I3 => \^in_dly_reg[187]_0\(85),
      I4 => \in_charisk_d1[2]_i_2__1_n_0\,
      O => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(2)
    );
\frame_align[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \frame_align[1]_i_6__2_n_0\,
      I1 => \^in_dly_reg[187]_0\(118),
      I2 => \^in_dly_reg[187]_0\(119),
      I3 => \^in_dly_reg[187]_0\(117),
      I4 => \in_charisk_d1[2]_i_2__2_n_0\,
      O => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(2)
    );
\frame_align[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_7_n_0\,
      I1 => \^in_dly_reg[187]_0\(29),
      I2 => phy_charisk_r(3),
      I3 => \^in_dly_reg[187]_0\(30),
      I4 => \^in_dly_reg[187]_0\(31),
      I5 => \in_charisk_d1[3]_i_2_n_0\,
      O => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(3)
    );
\frame_align[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_7__0_n_0\,
      I1 => \^in_dly_reg[187]_0\(61),
      I2 => phy_charisk_r(7),
      I3 => \^in_dly_reg[187]_0\(62),
      I4 => \^in_dly_reg[187]_0\(63),
      I5 => \in_charisk_d1[3]_i_2__0_n_0\,
      O => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(3)
    );
\frame_align[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_7__1_n_0\,
      I1 => \^in_dly_reg[187]_0\(93),
      I2 => phy_charisk_r(11),
      I3 => \^in_dly_reg[187]_0\(94),
      I4 => \^in_dly_reg[187]_0\(95),
      I5 => \in_charisk_d1[3]_i_2__1_n_0\,
      O => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(3)
    );
\frame_align[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_7__2_n_0\,
      I1 => \^in_dly_reg[187]_0\(125),
      I2 => phy_charisk_r(15),
      I3 => \^in_dly_reg[187]_0\(126),
      I4 => \^in_dly_reg[187]_0\(127),
      I5 => \in_charisk_d1[3]_i_2__2_n_0\,
      O => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(3)
    );
\frame_align[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_8_n_0\,
      I1 => \^in_dly_reg[187]_0\(13),
      I2 => phy_charisk_r(1),
      I3 => \^in_dly_reg[187]_0\(14),
      I4 => \^in_dly_reg[187]_0\(15),
      I5 => \in_charisk_d1[1]_i_2_n_0\,
      O => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(1)
    );
\frame_align[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_8__0_n_0\,
      I1 => \^in_dly_reg[187]_0\(45),
      I2 => phy_charisk_r(5),
      I3 => \^in_dly_reg[187]_0\(46),
      I4 => \^in_dly_reg[187]_0\(47),
      I5 => \in_charisk_d1[1]_i_2__0_n_0\,
      O => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(1)
    );
\frame_align[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_8__1_n_0\,
      I1 => \^in_dly_reg[187]_0\(77),
      I2 => phy_charisk_r(9),
      I3 => \^in_dly_reg[187]_0\(78),
      I4 => \^in_dly_reg[187]_0\(79),
      I5 => \in_charisk_d1[1]_i_2__1_n_0\,
      O => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(1)
    );
\frame_align[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_8__2_n_0\,
      I1 => \^in_dly_reg[187]_0\(109),
      I2 => phy_charisk_r(13),
      I3 => \^in_dly_reg[187]_0\(110),
      I4 => \^in_dly_reg[187]_0\(111),
      I5 => \in_charisk_d1[1]_i_2__2_n_0\,
      O => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(1)
    );
\frame_align[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \in_dly[3]_i_3_n_0\,
      I1 => \^in_dly_reg[187]_0\(6),
      I2 => \^in_dly_reg[187]_0\(7),
      I3 => \^in_dly_reg[187]_0\(5),
      I4 => \in_charisk_d1[0]_i_2_n_0\,
      O => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(0)
    );
\frame_align[1]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \in_dly[3]_i_3__0_n_0\,
      I1 => \^in_dly_reg[187]_0\(38),
      I2 => \^in_dly_reg[187]_0\(39),
      I3 => \^in_dly_reg[187]_0\(37),
      I4 => \in_charisk_d1[0]_i_2__0_n_0\,
      O => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(0)
    );
\frame_align[1]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \in_dly[3]_i_3__1_n_0\,
      I1 => \^in_dly_reg[187]_0\(70),
      I2 => \^in_dly_reg[187]_0\(71),
      I3 => \^in_dly_reg[187]_0\(69),
      I4 => \in_charisk_d1[0]_i_2__1_n_0\,
      O => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(0)
    );
\frame_align[1]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \in_dly[3]_i_3__2_n_0\,
      I1 => \^in_dly_reg[187]_0\(102),
      I2 => \^in_dly_reg[187]_0\(103),
      I3 => \^in_dly_reg[187]_0\(101),
      I4 => \in_charisk_d1[0]_i_2__2_n_0\,
      O => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(0)
    );
\frame_align[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => phy_charisk_r(2),
      I1 => phy_disperr_r(2),
      I2 => phy_notintable_r(2),
      O => \frame_align[1]_i_6_n_0\
    );
\frame_align[1]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => phy_charisk_r(6),
      I1 => phy_disperr_r(6),
      I2 => phy_notintable_r(6),
      O => \frame_align[1]_i_6__0_n_0\
    );
\frame_align[1]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => phy_charisk_r(10),
      I1 => phy_disperr_r(10),
      I2 => phy_notintable_r(10),
      O => \frame_align[1]_i_6__1_n_0\
    );
\frame_align[1]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => phy_charisk_r(14),
      I1 => phy_disperr_r(14),
      I2 => phy_notintable_r(14),
      O => \frame_align[1]_i_6__2_n_0\
    );
ifs_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => ifs_ready(0),
      I1 => ifs_ready_i_2_n_0,
      I2 => \^cgs_beat_has_error\,
      I3 => Q(0),
      O => ifs_ready_reg
    );
\ifs_ready_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => ifs_ready(1),
      I1 => \ifs_ready_i_2__0_n_0\,
      I2 => \^cgs_beat_has_error_0\,
      I3 => Q(1),
      O => ifs_ready_reg_0
    );
\ifs_ready_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => ifs_ready(2),
      I1 => \ifs_ready_i_2__1_n_0\,
      I2 => \^cgs_beat_has_error_1\,
      I3 => Q(2),
      O => ifs_ready_reg_1
    );
\ifs_ready_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => ifs_ready(3),
      I1 => \ifs_ready_i_2__2_n_0\,
      I2 => \^cgs_beat_has_error_2\,
      I3 => Q(3),
      O => ifs_ready_reg_2
    );
ifs_ready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(3),
      I1 => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(2),
      I2 => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(1),
      I3 => \mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1\(0),
      O => ifs_ready_i_2_n_0
    );
\ifs_ready_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(3),
      I1 => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(2),
      I2 => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(1),
      I3 => \mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1\(0),
      O => \ifs_ready_i_2__0_n_0\
    );
\ifs_ready_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(3),
      I1 => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(2),
      I2 => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(1),
      I3 => \mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1\(0),
      O => \ifs_ready_i_2__1_n_0\
    );
\ifs_ready_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(3),
      I1 => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(2),
      I2 => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(1),
      I3 => \mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1\(0),
      O => \ifs_ready_i_2__2_n_0\
    );
\in_charisk_d1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(0),
      I1 => phy_disperr_r(0),
      I2 => phy_charisk_r(0),
      I3 => \in_charisk_d1[0]_i_2_n_0\,
      O => \in_dly_reg[23]_0\(0)
    );
\in_charisk_d1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(4),
      I1 => phy_disperr_r(4),
      I2 => phy_charisk_r(4),
      I3 => \in_charisk_d1[0]_i_2__0_n_0\,
      O => \in_dly_reg[27]_1\(0)
    );
\in_charisk_d1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(8),
      I1 => phy_disperr_r(8),
      I2 => phy_charisk_r(8),
      I3 => \in_charisk_d1[0]_i_2__1_n_0\,
      O => \in_dly_reg[31]_1\(0)
    );
\in_charisk_d1[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(12),
      I1 => phy_disperr_r(12),
      I2 => phy_charisk_r(12),
      I3 => \in_charisk_d1[0]_i_2__2_n_0\,
      O => \in_dly_reg[35]_1\(0)
    );
\in_charisk_d1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(0),
      I1 => \^in_dly_reg[187]_0\(2),
      I2 => \^in_dly_reg[187]_0\(1),
      I3 => \^in_dly_reg[187]_0\(4),
      I4 => \^in_dly_reg[187]_0\(3),
      O => \in_charisk_d1[0]_i_2_n_0\
    );
\in_charisk_d1[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(32),
      I1 => \^in_dly_reg[187]_0\(34),
      I2 => \^in_dly_reg[187]_0\(33),
      I3 => \^in_dly_reg[187]_0\(36),
      I4 => \^in_dly_reg[187]_0\(35),
      O => \in_charisk_d1[0]_i_2__0_n_0\
    );
\in_charisk_d1[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(64),
      I1 => \^in_dly_reg[187]_0\(66),
      I2 => \^in_dly_reg[187]_0\(65),
      I3 => \^in_dly_reg[187]_0\(68),
      I4 => \^in_dly_reg[187]_0\(67),
      O => \in_charisk_d1[0]_i_2__1_n_0\
    );
\in_charisk_d1[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(96),
      I1 => \^in_dly_reg[187]_0\(98),
      I2 => \^in_dly_reg[187]_0\(97),
      I3 => \^in_dly_reg[187]_0\(100),
      I4 => \^in_dly_reg[187]_0\(99),
      O => \in_charisk_d1[0]_i_2__2_n_0\
    );
\in_charisk_d1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(1),
      I1 => phy_disperr_r(1),
      I2 => phy_charisk_r(1),
      I3 => \in_charisk_d1[1]_i_2_n_0\,
      O => \in_dly_reg[23]_0\(1)
    );
\in_charisk_d1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(5),
      I1 => phy_disperr_r(5),
      I2 => phy_charisk_r(5),
      I3 => \in_charisk_d1[1]_i_2__0_n_0\,
      O => \in_dly_reg[27]_1\(1)
    );
\in_charisk_d1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(9),
      I1 => phy_disperr_r(9),
      I2 => phy_charisk_r(9),
      I3 => \in_charisk_d1[1]_i_2__1_n_0\,
      O => \in_dly_reg[31]_1\(1)
    );
\in_charisk_d1[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(13),
      I1 => phy_disperr_r(13),
      I2 => phy_charisk_r(13),
      I3 => \in_charisk_d1[1]_i_2__2_n_0\,
      O => \in_dly_reg[35]_1\(1)
    );
\in_charisk_d1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(8),
      I1 => \^in_dly_reg[187]_0\(10),
      I2 => \^in_dly_reg[187]_0\(9),
      I3 => \^in_dly_reg[187]_0\(12),
      I4 => \^in_dly_reg[187]_0\(11),
      O => \in_charisk_d1[1]_i_2_n_0\
    );
\in_charisk_d1[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(40),
      I1 => \^in_dly_reg[187]_0\(42),
      I2 => \^in_dly_reg[187]_0\(41),
      I3 => \^in_dly_reg[187]_0\(44),
      I4 => \^in_dly_reg[187]_0\(43),
      O => \in_charisk_d1[1]_i_2__0_n_0\
    );
\in_charisk_d1[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(72),
      I1 => \^in_dly_reg[187]_0\(74),
      I2 => \^in_dly_reg[187]_0\(73),
      I3 => \^in_dly_reg[187]_0\(76),
      I4 => \^in_dly_reg[187]_0\(75),
      O => \in_charisk_d1[1]_i_2__1_n_0\
    );
\in_charisk_d1[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(104),
      I1 => \^in_dly_reg[187]_0\(106),
      I2 => \^in_dly_reg[187]_0\(105),
      I3 => \^in_dly_reg[187]_0\(108),
      I4 => \^in_dly_reg[187]_0\(107),
      O => \in_charisk_d1[1]_i_2__2_n_0\
    );
\in_charisk_d1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(2),
      I1 => phy_disperr_r(2),
      I2 => phy_charisk_r(2),
      I3 => \in_charisk_d1[2]_i_2_n_0\,
      O => \in_dly_reg[23]_0\(2)
    );
\in_charisk_d1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(6),
      I1 => phy_disperr_r(6),
      I2 => phy_charisk_r(6),
      I3 => \in_charisk_d1[2]_i_2__0_n_0\,
      O => \in_dly_reg[27]_1\(2)
    );
\in_charisk_d1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(10),
      I1 => phy_disperr_r(10),
      I2 => phy_charisk_r(10),
      I3 => \in_charisk_d1[2]_i_2__1_n_0\,
      O => \in_dly_reg[31]_1\(2)
    );
\in_charisk_d1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(14),
      I1 => phy_disperr_r(14),
      I2 => phy_charisk_r(14),
      I3 => \in_charisk_d1[2]_i_2__2_n_0\,
      O => \in_dly_reg[35]_1\(2)
    );
\in_charisk_d1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(16),
      I1 => \^in_dly_reg[187]_0\(18),
      I2 => \^in_dly_reg[187]_0\(17),
      I3 => \^in_dly_reg[187]_0\(20),
      I4 => \^in_dly_reg[187]_0\(19),
      O => \in_charisk_d1[2]_i_2_n_0\
    );
\in_charisk_d1[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(48),
      I1 => \^in_dly_reg[187]_0\(50),
      I2 => \^in_dly_reg[187]_0\(49),
      I3 => \^in_dly_reg[187]_0\(52),
      I4 => \^in_dly_reg[187]_0\(51),
      O => \in_charisk_d1[2]_i_2__0_n_0\
    );
\in_charisk_d1[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(80),
      I1 => \^in_dly_reg[187]_0\(82),
      I2 => \^in_dly_reg[187]_0\(81),
      I3 => \^in_dly_reg[187]_0\(84),
      I4 => \^in_dly_reg[187]_0\(83),
      O => \in_charisk_d1[2]_i_2__1_n_0\
    );
\in_charisk_d1[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(112),
      I1 => \^in_dly_reg[187]_0\(114),
      I2 => \^in_dly_reg[187]_0\(113),
      I3 => \^in_dly_reg[187]_0\(116),
      I4 => \^in_dly_reg[187]_0\(115),
      O => \in_charisk_d1[2]_i_2__2_n_0\
    );
\in_charisk_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(3),
      I1 => phy_disperr_r(3),
      I2 => phy_charisk_r(3),
      I3 => \in_charisk_d1[3]_i_2_n_0\,
      O => \in_dly_reg[23]_0\(3)
    );
\in_charisk_d1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(7),
      I1 => phy_disperr_r(7),
      I2 => phy_charisk_r(7),
      I3 => \in_charisk_d1[3]_i_2__0_n_0\,
      O => \in_dly_reg[27]_1\(3)
    );
\in_charisk_d1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(11),
      I1 => phy_disperr_r(11),
      I2 => phy_charisk_r(11),
      I3 => \in_charisk_d1[3]_i_2__1_n_0\,
      O => \in_dly_reg[31]_1\(3)
    );
\in_charisk_d1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => phy_notintable_r(15),
      I1 => phy_disperr_r(15),
      I2 => phy_charisk_r(15),
      I3 => \in_charisk_d1[3]_i_2__2_n_0\,
      O => \in_dly_reg[35]_1\(3)
    );
\in_charisk_d1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(24),
      I1 => \^in_dly_reg[187]_0\(26),
      I2 => \^in_dly_reg[187]_0\(25),
      I3 => \^in_dly_reg[187]_0\(28),
      I4 => \^in_dly_reg[187]_0\(27),
      O => \in_charisk_d1[3]_i_2_n_0\
    );
\in_charisk_d1[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(56),
      I1 => \^in_dly_reg[187]_0\(58),
      I2 => \^in_dly_reg[187]_0\(57),
      I3 => \^in_dly_reg[187]_0\(60),
      I4 => \^in_dly_reg[187]_0\(59),
      O => \in_charisk_d1[3]_i_2__0_n_0\
    );
\in_charisk_d1[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(88),
      I1 => \^in_dly_reg[187]_0\(90),
      I2 => \^in_dly_reg[187]_0\(89),
      I3 => \^in_dly_reg[187]_0\(92),
      I4 => \^in_dly_reg[187]_0\(91),
      O => \in_charisk_d1[3]_i_2__1_n_0\
    );
\in_charisk_d1[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(120),
      I1 => \^in_dly_reg[187]_0\(122),
      I2 => \^in_dly_reg[187]_0\(121),
      I3 => \^in_dly_reg[187]_0\(124),
      I4 => \^in_dly_reg[187]_0\(123),
      O => \in_charisk_d1[3]_i_2__2_n_0\
    );
\in_dly[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(8),
      I1 => \^in_dly_reg[187]_0\(16),
      I2 => \in_dly_reg[35]_2\(0),
      I3 => \in_dly_reg[3]\,
      I4 => \frame_align_reg[0]_3\,
      I5 => \^in_dly_reg[187]_0\(0),
      O => \in_dly_reg[75]_0\(2)
    );
\in_dly[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(40),
      I1 => \^in_dly_reg[187]_0\(48),
      I2 => \in_dly_reg[35]_3\(0),
      I3 => \in_dly_reg[3]_0\,
      I4 => \frame_align_reg[0]_4\,
      I5 => \^in_dly_reg[187]_0\(32),
      O => \in_dly_reg[107]_0\(2)
    );
\in_dly[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(72),
      I1 => \^in_dly_reg[187]_0\(80),
      I2 => \in_dly_reg[35]_4\(0),
      I3 => \in_dly_reg[3]_1\,
      I4 => \frame_align_reg[0]_5\,
      I5 => \^in_dly_reg[187]_0\(64),
      O => \in_dly_reg[139]_0\(2)
    );
\in_dly[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(104),
      I1 => \^in_dly_reg[187]_0\(112),
      I2 => \in_dly_reg[35]_5\(0),
      I3 => \in_dly_reg[3]_2\,
      I4 => \frame_align_reg[0]_6\,
      I5 => \^in_dly_reg[187]_0\(96),
      O => \in_dly_reg[171]_0\(2)
    );
\in_dly[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(9),
      I1 => \^in_dly_reg[187]_0\(17),
      I2 => \in_dly_reg[35]_2\(1),
      I3 => \in_dly_reg[3]\,
      I4 => \frame_align_reg[0]_3\,
      I5 => \^in_dly_reg[187]_0\(1),
      O => \in_dly_reg[75]_0\(3)
    );
\in_dly[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(41),
      I1 => \^in_dly_reg[187]_0\(49),
      I2 => \in_dly_reg[35]_3\(1),
      I3 => \in_dly_reg[3]_0\,
      I4 => \frame_align_reg[0]_4\,
      I5 => \^in_dly_reg[187]_0\(33),
      O => \in_dly_reg[107]_0\(3)
    );
\in_dly[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(73),
      I1 => \^in_dly_reg[187]_0\(81),
      I2 => \in_dly_reg[35]_4\(1),
      I3 => \in_dly_reg[3]_1\,
      I4 => \frame_align_reg[0]_5\,
      I5 => \^in_dly_reg[187]_0\(65),
      O => \in_dly_reg[139]_0\(3)
    );
\in_dly[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(105),
      I1 => \^in_dly_reg[187]_0\(113),
      I2 => \in_dly_reg[35]_5\(1),
      I3 => \in_dly_reg[3]_2\,
      I4 => \frame_align_reg[0]_6\,
      I5 => \^in_dly_reg[187]_0\(97),
      O => \in_dly_reg[171]_0\(3)
    );
\in_dly[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in_dly[3]_i_2_n_0\,
      I1 => \frame_align_reg[0]_3\,
      I2 => \^in_dly_reg[4]_0\,
      O => \in_dly_reg[75]_0\(0)
    );
\in_dly[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in_dly[3]_i_2__0_n_0\,
      I1 => \frame_align_reg[0]_4\,
      I2 => \^in_dly_reg[8]_0\,
      O => \in_dly_reg[107]_0\(0)
    );
\in_dly[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in_dly[3]_i_2__1_n_0\,
      I1 => \frame_align_reg[0]_5\,
      I2 => \^in_dly_reg[12]_0\,
      O => \in_dly_reg[139]_0\(0)
    );
\in_dly[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in_dly[3]_i_2__2_n_0\,
      I1 => \frame_align_reg[0]_6\,
      I2 => \^in_dly_reg[16]_0\,
      O => \in_dly_reg[171]_0\(0)
    );
\in_dly[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \in_charisk_d1[0]_i_2_n_0\,
      I1 => phy_disperr_r(0),
      I2 => phy_notintable_r(0),
      I3 => phy_charisk_r(0),
      I4 => \in_dly_reg[3]\,
      I5 => \in_dly_reg[2]\(0),
      O => \^in_dly_reg[4]_0\
    );
\in_dly[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \in_charisk_d1[0]_i_2__0_n_0\,
      I1 => phy_disperr_r(4),
      I2 => phy_notintable_r(4),
      I3 => phy_charisk_r(4),
      I4 => \in_dly_reg[3]_0\,
      I5 => \in_dly_reg[2]_0\(0),
      O => \^in_dly_reg[8]_0\
    );
\in_dly[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \in_charisk_d1[0]_i_2__1_n_0\,
      I1 => phy_disperr_r(8),
      I2 => phy_notintable_r(8),
      I3 => phy_charisk_r(8),
      I4 => \in_dly_reg[3]_1\,
      I5 => \in_dly_reg[2]_1\(0),
      O => \^in_dly_reg[12]_0\
    );
\in_dly[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \in_charisk_d1[0]_i_2__2_n_0\,
      I1 => phy_disperr_r(12),
      I2 => phy_notintable_r(12),
      I3 => phy_charisk_r(12),
      I4 => \in_dly_reg[3]_2\,
      I5 => \in_dly_reg[2]_2\(0),
      O => \^in_dly_reg[16]_0\
    );
\in_dly[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(10),
      I1 => \^in_dly_reg[187]_0\(18),
      I2 => \in_dly_reg[35]_2\(2),
      I3 => \in_dly_reg[3]\,
      I4 => \frame_align_reg[0]_3\,
      I5 => \^in_dly_reg[187]_0\(2),
      O => \in_dly_reg[75]_0\(4)
    );
\in_dly[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(42),
      I1 => \^in_dly_reg[187]_0\(50),
      I2 => \in_dly_reg[35]_3\(2),
      I3 => \in_dly_reg[3]_0\,
      I4 => \frame_align_reg[0]_4\,
      I5 => \^in_dly_reg[187]_0\(34),
      O => \in_dly_reg[107]_0\(4)
    );
\in_dly[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(74),
      I1 => \^in_dly_reg[187]_0\(82),
      I2 => \in_dly_reg[35]_4\(2),
      I3 => \in_dly_reg[3]_1\,
      I4 => \frame_align_reg[0]_5\,
      I5 => \^in_dly_reg[187]_0\(66),
      O => \in_dly_reg[139]_0\(4)
    );
\in_dly[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(106),
      I1 => \^in_dly_reg[187]_0\(114),
      I2 => \in_dly_reg[35]_5\(2),
      I3 => \in_dly_reg[3]_2\,
      I4 => \frame_align_reg[0]_6\,
      I5 => \^in_dly_reg[187]_0\(98),
      O => \in_dly_reg[171]_0\(4)
    );
\in_dly[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(11),
      I1 => \^in_dly_reg[187]_0\(19),
      I2 => \in_dly_reg[35]_2\(3),
      I3 => \in_dly_reg[3]\,
      I4 => \frame_align_reg[0]_3\,
      I5 => \^in_dly_reg[187]_0\(3),
      O => \in_dly_reg[75]_0\(5)
    );
\in_dly[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(43),
      I1 => \^in_dly_reg[187]_0\(51),
      I2 => \in_dly_reg[35]_3\(3),
      I3 => \in_dly_reg[3]_0\,
      I4 => \frame_align_reg[0]_4\,
      I5 => \^in_dly_reg[187]_0\(35),
      O => \in_dly_reg[107]_0\(5)
    );
\in_dly[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(75),
      I1 => \^in_dly_reg[187]_0\(83),
      I2 => \in_dly_reg[35]_4\(3),
      I3 => \in_dly_reg[3]_1\,
      I4 => \frame_align_reg[0]_5\,
      I5 => \^in_dly_reg[187]_0\(67),
      O => \in_dly_reg[139]_0\(5)
    );
\in_dly[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(107),
      I1 => \^in_dly_reg[187]_0\(115),
      I2 => \in_dly_reg[35]_5\(3),
      I3 => \in_dly_reg[3]_2\,
      I4 => \frame_align_reg[0]_6\,
      I5 => \^in_dly_reg[187]_0\(99),
      O => \in_dly_reg[171]_0\(5)
    );
\in_dly[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(12),
      I1 => \^in_dly_reg[187]_0\(20),
      I2 => \in_dly_reg[35]_2\(4),
      I3 => \in_dly_reg[3]\,
      I4 => \frame_align_reg[0]_3\,
      I5 => \^in_dly_reg[187]_0\(4),
      O => \in_dly_reg[75]_0\(6)
    );
\in_dly[32]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(44),
      I1 => \^in_dly_reg[187]_0\(52),
      I2 => \in_dly_reg[35]_3\(4),
      I3 => \in_dly_reg[3]_0\,
      I4 => \frame_align_reg[0]_4\,
      I5 => \^in_dly_reg[187]_0\(36),
      O => \in_dly_reg[107]_0\(6)
    );
\in_dly[32]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(76),
      I1 => \^in_dly_reg[187]_0\(84),
      I2 => \in_dly_reg[35]_4\(4),
      I3 => \in_dly_reg[3]_1\,
      I4 => \frame_align_reg[0]_5\,
      I5 => \^in_dly_reg[187]_0\(68),
      O => \in_dly_reg[139]_0\(6)
    );
\in_dly[32]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(108),
      I1 => \^in_dly_reg[187]_0\(116),
      I2 => \in_dly_reg[35]_5\(4),
      I3 => \in_dly_reg[3]_2\,
      I4 => \frame_align_reg[0]_6\,
      I5 => \^in_dly_reg[187]_0\(100),
      O => \in_dly_reg[171]_0\(6)
    );
\in_dly[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(13),
      I1 => \^in_dly_reg[187]_0\(21),
      I2 => \in_dly_reg[35]_2\(5),
      I3 => \in_dly_reg[3]\,
      I4 => \frame_align_reg[0]_3\,
      I5 => \^in_dly_reg[187]_0\(5),
      O => \in_dly_reg[75]_0\(7)
    );
\in_dly[33]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(45),
      I1 => \^in_dly_reg[187]_0\(53),
      I2 => \in_dly_reg[35]_3\(5),
      I3 => \in_dly_reg[3]_0\,
      I4 => \frame_align_reg[0]_4\,
      I5 => \^in_dly_reg[187]_0\(37),
      O => \in_dly_reg[107]_0\(7)
    );
\in_dly[33]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(77),
      I1 => \^in_dly_reg[187]_0\(85),
      I2 => \in_dly_reg[35]_4\(5),
      I3 => \in_dly_reg[3]_1\,
      I4 => \frame_align_reg[0]_5\,
      I5 => \^in_dly_reg[187]_0\(69),
      O => \in_dly_reg[139]_0\(7)
    );
\in_dly[33]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(109),
      I1 => \^in_dly_reg[187]_0\(117),
      I2 => \in_dly_reg[35]_5\(5),
      I3 => \in_dly_reg[3]_2\,
      I4 => \frame_align_reg[0]_6\,
      I5 => \^in_dly_reg[187]_0\(101),
      O => \in_dly_reg[171]_0\(7)
    );
\in_dly[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(14),
      I1 => \^in_dly_reg[187]_0\(22),
      I2 => \in_dly_reg[35]_2\(6),
      I3 => \in_dly_reg[3]\,
      I4 => \frame_align_reg[0]_3\,
      I5 => \^in_dly_reg[187]_0\(6),
      O => \in_dly_reg[75]_0\(8)
    );
\in_dly[34]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(46),
      I1 => \^in_dly_reg[187]_0\(54),
      I2 => \in_dly_reg[35]_3\(6),
      I3 => \in_dly_reg[3]_0\,
      I4 => \frame_align_reg[0]_4\,
      I5 => \^in_dly_reg[187]_0\(38),
      O => \in_dly_reg[107]_0\(8)
    );
\in_dly[34]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(78),
      I1 => \^in_dly_reg[187]_0\(86),
      I2 => \in_dly_reg[35]_4\(6),
      I3 => \in_dly_reg[3]_1\,
      I4 => \frame_align_reg[0]_5\,
      I5 => \^in_dly_reg[187]_0\(70),
      O => \in_dly_reg[139]_0\(8)
    );
\in_dly[34]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(110),
      I1 => \^in_dly_reg[187]_0\(118),
      I2 => \in_dly_reg[35]_5\(6),
      I3 => \in_dly_reg[3]_2\,
      I4 => \frame_align_reg[0]_6\,
      I5 => \^in_dly_reg[187]_0\(102),
      O => \in_dly_reg[171]_0\(8)
    );
\in_dly[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(15),
      I1 => \^in_dly_reg[187]_0\(23),
      I2 => \in_dly_reg[35]_2\(7),
      I3 => \in_dly_reg[3]\,
      I4 => \frame_align_reg[0]_3\,
      I5 => \^in_dly_reg[187]_0\(7),
      O => \in_dly_reg[75]_0\(9)
    );
\in_dly[35]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(47),
      I1 => \^in_dly_reg[187]_0\(55),
      I2 => \in_dly_reg[35]_3\(7),
      I3 => \in_dly_reg[3]_0\,
      I4 => \frame_align_reg[0]_4\,
      I5 => \^in_dly_reg[187]_0\(39),
      O => \in_dly_reg[107]_0\(9)
    );
\in_dly[35]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(79),
      I1 => \^in_dly_reg[187]_0\(87),
      I2 => \in_dly_reg[35]_4\(7),
      I3 => \in_dly_reg[3]_1\,
      I4 => \frame_align_reg[0]_5\,
      I5 => \^in_dly_reg[187]_0\(71),
      O => \in_dly_reg[139]_0\(9)
    );
\in_dly[35]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^in_dly_reg[187]_0\(111),
      I1 => \^in_dly_reg[187]_0\(119),
      I2 => \in_dly_reg[35]_5\(7),
      I3 => \in_dly_reg[3]_2\,
      I4 => \frame_align_reg[0]_6\,
      I5 => \^in_dly_reg[187]_0\(103),
      O => \in_dly_reg[171]_0\(9)
    );
\in_dly[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22E22222"
    )
        port map (
      I0 => \in_dly[3]_i_2_n_0\,
      I1 => \frame_align_reg[0]_3\,
      I2 => \in_dly[3]_i_3_n_0\,
      I3 => \in_dly_reg[3]\,
      I4 => \in_charisk_d1[0]_i_2_n_0\,
      I5 => \in_dly[3]_i_4_n_0\,
      O => \in_dly_reg[75]_0\(1)
    );
\in_dly[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22E22222"
    )
        port map (
      I0 => \in_dly[3]_i_2__0_n_0\,
      I1 => \frame_align_reg[0]_4\,
      I2 => \in_dly[3]_i_3__0_n_0\,
      I3 => \in_dly_reg[3]_0\,
      I4 => \in_charisk_d1[0]_i_2__0_n_0\,
      I5 => \in_dly[3]_i_4__0_n_0\,
      O => \in_dly_reg[107]_0\(1)
    );
\in_dly[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22E22222"
    )
        port map (
      I0 => \in_dly[3]_i_2__1_n_0\,
      I1 => \frame_align_reg[0]_5\,
      I2 => \in_dly[3]_i_3__1_n_0\,
      I3 => \in_dly_reg[3]_1\,
      I4 => \in_charisk_d1[0]_i_2__1_n_0\,
      I5 => \in_dly[3]_i_4__1_n_0\,
      O => \in_dly_reg[139]_0\(1)
    );
\in_dly[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22E22222"
    )
        port map (
      I0 => \in_dly[3]_i_2__2_n_0\,
      I1 => \frame_align_reg[0]_6\,
      I2 => \in_dly[3]_i_3__2_n_0\,
      I3 => \in_dly_reg[3]_2\,
      I4 => \in_charisk_d1[0]_i_2__2_n_0\,
      I5 => \in_dly[3]_i_4__2_n_0\,
      O => \in_dly_reg[171]_0\(1)
    );
\in_dly[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \in_charisk_d1[1]_i_2_n_0\,
      I1 => phy_disperr_r(1),
      I2 => phy_notintable_r(1),
      I3 => phy_charisk_r(1),
      I4 => \in_dly_reg[3]\,
      I5 => \in_dly_reg[2]\(1),
      O => \in_dly[3]_i_2_n_0\
    );
\in_dly[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \in_charisk_d1[1]_i_2__0_n_0\,
      I1 => phy_disperr_r(5),
      I2 => phy_notintable_r(5),
      I3 => phy_charisk_r(5),
      I4 => \in_dly_reg[3]_0\,
      I5 => \in_dly_reg[2]_0\(1),
      O => \in_dly[3]_i_2__0_n_0\
    );
\in_dly[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \in_charisk_d1[1]_i_2__1_n_0\,
      I1 => phy_disperr_r(9),
      I2 => phy_notintable_r(9),
      I3 => phy_charisk_r(9),
      I4 => \in_dly_reg[3]_1\,
      I5 => \in_dly_reg[2]_1\(1),
      O => \in_dly[3]_i_2__1_n_0\
    );
\in_dly[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \in_charisk_d1[1]_i_2__2_n_0\,
      I1 => phy_disperr_r(13),
      I2 => phy_notintable_r(13),
      I3 => phy_charisk_r(13),
      I4 => \in_dly_reg[3]_2\,
      I5 => \in_dly_reg[2]_2\(1),
      O => \in_dly[3]_i_2__2_n_0\
    );
\in_dly[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => phy_charisk_r(0),
      I1 => phy_disperr_r(0),
      I2 => phy_notintable_r(0),
      O => \in_dly[3]_i_3_n_0\
    );
\in_dly[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => phy_charisk_r(4),
      I1 => phy_disperr_r(4),
      I2 => phy_notintable_r(4),
      O => \in_dly[3]_i_3__0_n_0\
    );
\in_dly[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => phy_charisk_r(8),
      I1 => phy_disperr_r(8),
      I2 => phy_notintable_r(8),
      O => \in_dly[3]_i_3__1_n_0\
    );
\in_dly[3]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => phy_charisk_r(12),
      I1 => phy_disperr_r(12),
      I2 => phy_notintable_r(12),
      O => \in_dly[3]_i_3__2_n_0\
    );
\in_dly[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => phy_charisk_r(2),
      I1 => phy_disperr_r(2),
      I2 => phy_notintable_r(2),
      I3 => \frame_align_reg[0]_3\,
      I4 => \in_dly_reg[3]\,
      I5 => \in_charisk_d1[2]_i_2_n_0\,
      O => \in_dly[3]_i_4_n_0\
    );
\in_dly[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => phy_charisk_r(6),
      I1 => phy_disperr_r(6),
      I2 => phy_notintable_r(6),
      I3 => \frame_align_reg[0]_4\,
      I4 => \in_dly_reg[3]_0\,
      I5 => \in_charisk_d1[2]_i_2__0_n_0\,
      O => \in_dly[3]_i_4__0_n_0\
    );
\in_dly[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => phy_charisk_r(10),
      I1 => phy_disperr_r(10),
      I2 => phy_notintable_r(10),
      I3 => \frame_align_reg[0]_5\,
      I4 => \in_dly_reg[3]_1\,
      I5 => \in_charisk_d1[2]_i_2__1_n_0\,
      O => \in_dly[3]_i_4__1_n_0\
    );
\in_dly[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => phy_charisk_r(14),
      I1 => phy_disperr_r(14),
      I2 => phy_notintable_r(14),
      I3 => \frame_align_reg[0]_6\,
      I4 => \in_dly_reg[3]_2\,
      I5 => \in_charisk_d1[2]_i_2__2_n_0\,
      O => \in_dly[3]_i_4__2_n_0\
    );
\in_dly_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(88),
      Q => \^in_dly_reg[187]_0\(40),
      R => '0'
    );
\in_dly_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(89),
      Q => \^in_dly_reg[187]_0\(41),
      R => '0'
    );
\in_dly_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(90),
      Q => \^in_dly_reg[187]_0\(42),
      R => '0'
    );
\in_dly_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(91),
      Q => \^in_dly_reg[187]_0\(43),
      R => '0'
    );
\in_dly_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(92),
      Q => \^in_dly_reg[187]_0\(44),
      R => '0'
    );
\in_dly_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(93),
      Q => \^in_dly_reg[187]_0\(45),
      R => '0'
    );
\in_dly_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(94),
      Q => \^in_dly_reg[187]_0\(46),
      R => '0'
    );
\in_dly_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(95),
      Q => \^in_dly_reg[187]_0\(47),
      R => '0'
    );
\in_dly_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(96),
      Q => \^in_dly_reg[187]_0\(48),
      R => '0'
    );
\in_dly_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(97),
      Q => \^in_dly_reg[187]_0\(49),
      R => '0'
    );
\in_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(6),
      Q => phy_disperr_r(6),
      R => '0'
    );
\in_dly_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(98),
      Q => \^in_dly_reg[187]_0\(50),
      R => '0'
    );
\in_dly_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(99),
      Q => \^in_dly_reg[187]_0\(51),
      R => '0'
    );
\in_dly_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(100),
      Q => \^in_dly_reg[187]_0\(52),
      R => '0'
    );
\in_dly_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(101),
      Q => \^in_dly_reg[187]_0\(53),
      R => '0'
    );
\in_dly_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(102),
      Q => \^in_dly_reg[187]_0\(54),
      R => '0'
    );
\in_dly_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(103),
      Q => \^in_dly_reg[187]_0\(55),
      R => '0'
    );
\in_dly_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(104),
      Q => \^in_dly_reg[187]_0\(56),
      R => '0'
    );
\in_dly_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(105),
      Q => \^in_dly_reg[187]_0\(57),
      R => '0'
    );
\in_dly_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(106),
      Q => \^in_dly_reg[187]_0\(58),
      R => '0'
    );
\in_dly_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(107),
      Q => \^in_dly_reg[187]_0\(59),
      R => '0'
    );
\in_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(7),
      Q => phy_disperr_r(7),
      R => '0'
    );
\in_dly_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(108),
      Q => \^in_dly_reg[187]_0\(60),
      R => '0'
    );
\in_dly_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(109),
      Q => \^in_dly_reg[187]_0\(61),
      R => '0'
    );
\in_dly_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(110),
      Q => \^in_dly_reg[187]_0\(62),
      R => '0'
    );
\in_dly_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(111),
      Q => \^in_dly_reg[187]_0\(63),
      R => '0'
    );
\in_dly_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(112),
      Q => \^in_dly_reg[187]_0\(64),
      R => '0'
    );
\in_dly_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(113),
      Q => \^in_dly_reg[187]_0\(65),
      R => '0'
    );
\in_dly_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(114),
      Q => \^in_dly_reg[187]_0\(66),
      R => '0'
    );
\in_dly_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(115),
      Q => \^in_dly_reg[187]_0\(67),
      R => '0'
    );
\in_dly_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(116),
      Q => \^in_dly_reg[187]_0\(68),
      R => '0'
    );
\in_dly_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(117),
      Q => \^in_dly_reg[187]_0\(69),
      R => '0'
    );
\in_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(8),
      Q => phy_disperr_r(8),
      R => '0'
    );
\in_dly_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(118),
      Q => \^in_dly_reg[187]_0\(70),
      R => '0'
    );
\in_dly_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(119),
      Q => \^in_dly_reg[187]_0\(71),
      R => '0'
    );
\in_dly_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(120),
      Q => \^in_dly_reg[187]_0\(72),
      R => '0'
    );
\in_dly_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(121),
      Q => \^in_dly_reg[187]_0\(73),
      R => '0'
    );
\in_dly_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(122),
      Q => \^in_dly_reg[187]_0\(74),
      R => '0'
    );
\in_dly_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(123),
      Q => \^in_dly_reg[187]_0\(75),
      R => '0'
    );
\in_dly_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(124),
      Q => \^in_dly_reg[187]_0\(76),
      R => '0'
    );
\in_dly_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(125),
      Q => \^in_dly_reg[187]_0\(77),
      R => '0'
    );
\in_dly_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(126),
      Q => \^in_dly_reg[187]_0\(78),
      R => '0'
    );
\in_dly_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(127),
      Q => \^in_dly_reg[187]_0\(79),
      R => '0'
    );
\in_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(9),
      Q => phy_disperr_r(9),
      R => '0'
    );
\in_dly_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(128),
      Q => \^in_dly_reg[187]_0\(80),
      R => '0'
    );
\in_dly_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(129),
      Q => \^in_dly_reg[187]_0\(81),
      R => '0'
    );
\in_dly_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(130),
      Q => \^in_dly_reg[187]_0\(82),
      R => '0'
    );
\in_dly_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(131),
      Q => \^in_dly_reg[187]_0\(83),
      R => '0'
    );
\in_dly_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(132),
      Q => \^in_dly_reg[187]_0\(84),
      R => '0'
    );
\in_dly_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(133),
      Q => \^in_dly_reg[187]_0\(85),
      R => '0'
    );
\in_dly_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(134),
      Q => \^in_dly_reg[187]_0\(86),
      R => '0'
    );
\in_dly_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(135),
      Q => \^in_dly_reg[187]_0\(87),
      R => '0'
    );
\in_dly_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(136),
      Q => \^in_dly_reg[187]_0\(88),
      R => '0'
    );
\in_dly_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(137),
      Q => \^in_dly_reg[187]_0\(89),
      R => '0'
    );
\in_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(10),
      Q => phy_disperr_r(10),
      R => '0'
    );
\in_dly_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(138),
      Q => \^in_dly_reg[187]_0\(90),
      R => '0'
    );
\in_dly_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(139),
      Q => \^in_dly_reg[187]_0\(91),
      R => '0'
    );
\in_dly_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(140),
      Q => \^in_dly_reg[187]_0\(92),
      R => '0'
    );
\in_dly_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(141),
      Q => \^in_dly_reg[187]_0\(93),
      R => '0'
    );
\in_dly_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(142),
      Q => \^in_dly_reg[187]_0\(94),
      R => '0'
    );
\in_dly_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(143),
      Q => \^in_dly_reg[187]_0\(95),
      R => '0'
    );
\in_dly_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(144),
      Q => \^in_dly_reg[187]_0\(96),
      R => '0'
    );
\in_dly_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(145),
      Q => \^in_dly_reg[187]_0\(97),
      R => '0'
    );
\in_dly_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(146),
      Q => \^in_dly_reg[187]_0\(98),
      R => '0'
    );
\in_dly_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(147),
      Q => \^in_dly_reg[187]_0\(99),
      R => '0'
    );
\in_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(11),
      Q => phy_disperr_r(11),
      R => '0'
    );
\in_dly_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(148),
      Q => \^in_dly_reg[187]_0\(100),
      R => '0'
    );
\in_dly_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(149),
      Q => \^in_dly_reg[187]_0\(101),
      R => '0'
    );
\in_dly_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(150),
      Q => \^in_dly_reg[187]_0\(102),
      R => '0'
    );
\in_dly_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(151),
      Q => \^in_dly_reg[187]_0\(103),
      R => '0'
    );
\in_dly_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(152),
      Q => \^in_dly_reg[187]_0\(104),
      R => '0'
    );
\in_dly_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(153),
      Q => \^in_dly_reg[187]_0\(105),
      R => '0'
    );
\in_dly_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(154),
      Q => \^in_dly_reg[187]_0\(106),
      R => '0'
    );
\in_dly_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(155),
      Q => \^in_dly_reg[187]_0\(107),
      R => '0'
    );
\in_dly_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(156),
      Q => \^in_dly_reg[187]_0\(108),
      R => '0'
    );
\in_dly_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(157),
      Q => \^in_dly_reg[187]_0\(109),
      R => '0'
    );
\in_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(12),
      Q => phy_disperr_r(12),
      R => '0'
    );
\in_dly_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(158),
      Q => \^in_dly_reg[187]_0\(110),
      R => '0'
    );
\in_dly_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(159),
      Q => \^in_dly_reg[187]_0\(111),
      R => '0'
    );
\in_dly_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(160),
      Q => \^in_dly_reg[187]_0\(112),
      R => '0'
    );
\in_dly_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(161),
      Q => \^in_dly_reg[187]_0\(113),
      R => '0'
    );
\in_dly_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(162),
      Q => \^in_dly_reg[187]_0\(114),
      R => '0'
    );
\in_dly_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(163),
      Q => \^in_dly_reg[187]_0\(115),
      R => '0'
    );
\in_dly_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(164),
      Q => \^in_dly_reg[187]_0\(116),
      R => '0'
    );
\in_dly_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(165),
      Q => \^in_dly_reg[187]_0\(117),
      R => '0'
    );
\in_dly_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(166),
      Q => \^in_dly_reg[187]_0\(118),
      R => '0'
    );
\in_dly_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(167),
      Q => \^in_dly_reg[187]_0\(119),
      R => '0'
    );
\in_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(13),
      Q => phy_disperr_r(13),
      R => '0'
    );
\in_dly_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(168),
      Q => \^in_dly_reg[187]_0\(120),
      R => '0'
    );
\in_dly_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(169),
      Q => \^in_dly_reg[187]_0\(121),
      R => '0'
    );
\in_dly_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(170),
      Q => \^in_dly_reg[187]_0\(122),
      R => '0'
    );
\in_dly_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(171),
      Q => \^in_dly_reg[187]_0\(123),
      R => '0'
    );
\in_dly_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(172),
      Q => \^in_dly_reg[187]_0\(124),
      R => '0'
    );
\in_dly_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(173),
      Q => \^in_dly_reg[187]_0\(125),
      R => '0'
    );
\in_dly_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(174),
      Q => \^in_dly_reg[187]_0\(126),
      R => '0'
    );
\in_dly_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(175),
      Q => \^in_dly_reg[187]_0\(127),
      R => '0'
    );
\in_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(14),
      Q => phy_disperr_r(14),
      R => '0'
    );
\in_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(15),
      Q => phy_disperr_r(15),
      R => '0'
    );
\in_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(16),
      Q => phy_notintable_r(0),
      R => '0'
    );
\in_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(17),
      Q => phy_notintable_r(1),
      R => '0'
    );
\in_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(18),
      Q => phy_notintable_r(2),
      R => '0'
    );
\in_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(19),
      Q => phy_notintable_r(3),
      R => '0'
    );
\in_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(20),
      Q => phy_notintable_r(4),
      R => '0'
    );
\in_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(21),
      Q => phy_notintable_r(5),
      R => '0'
    );
\in_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(22),
      Q => phy_notintable_r(6),
      R => '0'
    );
\in_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(23),
      Q => phy_notintable_r(7),
      R => '0'
    );
\in_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(24),
      Q => phy_notintable_r(8),
      R => '0'
    );
\in_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(25),
      Q => phy_notintable_r(9),
      R => '0'
    );
\in_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(26),
      Q => phy_notintable_r(10),
      R => '0'
    );
\in_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(27),
      Q => phy_notintable_r(11),
      R => '0'
    );
\in_dly_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(28),
      Q => phy_notintable_r(12),
      R => '0'
    );
\in_dly_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(29),
      Q => phy_notintable_r(13),
      R => '0'
    );
\in_dly_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(30),
      Q => phy_notintable_r(14),
      R => '0'
    );
\in_dly_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(31),
      Q => phy_notintable_r(15),
      R => '0'
    );
\in_dly_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(32),
      Q => phy_charisk_r(0),
      R => '0'
    );
\in_dly_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(33),
      Q => phy_charisk_r(1),
      R => '0'
    );
\in_dly_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(34),
      Q => phy_charisk_r(2),
      R => '0'
    );
\in_dly_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(35),
      Q => phy_charisk_r(3),
      R => '0'
    );
\in_dly_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(36),
      Q => phy_charisk_r(4),
      R => '0'
    );
\in_dly_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(37),
      Q => phy_charisk_r(5),
      R => '0'
    );
\in_dly_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(38),
      Q => phy_charisk_r(6),
      R => '0'
    );
\in_dly_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(39),
      Q => phy_charisk_r(7),
      R => '0'
    );
\in_dly_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(40),
      Q => phy_charisk_r(8),
      R => '0'
    );
\in_dly_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(41),
      Q => phy_charisk_r(9),
      R => '0'
    );
\in_dly_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(42),
      Q => phy_charisk_r(10),
      R => '0'
    );
\in_dly_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(43),
      Q => phy_charisk_r(11),
      R => '0'
    );
\in_dly_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(44),
      Q => phy_charisk_r(12),
      R => '0'
    );
\in_dly_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(45),
      Q => phy_charisk_r(13),
      R => '0'
    );
\in_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(0),
      Q => phy_disperr_r(0),
      R => '0'
    );
\in_dly_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(46),
      Q => phy_charisk_r(14),
      R => '0'
    );
\in_dly_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(47),
      Q => phy_charisk_r(15),
      R => '0'
    );
\in_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(1),
      Q => phy_disperr_r(1),
      R => '0'
    );
\in_dly_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(48),
      Q => \^in_dly_reg[187]_0\(0),
      R => '0'
    );
\in_dly_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(49),
      Q => \^in_dly_reg[187]_0\(1),
      R => '0'
    );
\in_dly_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(50),
      Q => \^in_dly_reg[187]_0\(2),
      R => '0'
    );
\in_dly_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(51),
      Q => \^in_dly_reg[187]_0\(3),
      R => '0'
    );
\in_dly_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(52),
      Q => \^in_dly_reg[187]_0\(4),
      R => '0'
    );
\in_dly_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(53),
      Q => \^in_dly_reg[187]_0\(5),
      R => '0'
    );
\in_dly_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(54),
      Q => \^in_dly_reg[187]_0\(6),
      R => '0'
    );
\in_dly_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(55),
      Q => \^in_dly_reg[187]_0\(7),
      R => '0'
    );
\in_dly_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(56),
      Q => \^in_dly_reg[187]_0\(8),
      R => '0'
    );
\in_dly_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(57),
      Q => \^in_dly_reg[187]_0\(9),
      R => '0'
    );
\in_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(2),
      Q => phy_disperr_r(2),
      R => '0'
    );
\in_dly_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(58),
      Q => \^in_dly_reg[187]_0\(10),
      R => '0'
    );
\in_dly_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(59),
      Q => \^in_dly_reg[187]_0\(11),
      R => '0'
    );
\in_dly_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(60),
      Q => \^in_dly_reg[187]_0\(12),
      R => '0'
    );
\in_dly_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(61),
      Q => \^in_dly_reg[187]_0\(13),
      R => '0'
    );
\in_dly_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(62),
      Q => \^in_dly_reg[187]_0\(14),
      R => '0'
    );
\in_dly_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(63),
      Q => \^in_dly_reg[187]_0\(15),
      R => '0'
    );
\in_dly_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(64),
      Q => \^in_dly_reg[187]_0\(16),
      R => '0'
    );
\in_dly_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(65),
      Q => \^in_dly_reg[187]_0\(17),
      R => '0'
    );
\in_dly_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(66),
      Q => \^in_dly_reg[187]_0\(18),
      R => '0'
    );
\in_dly_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(67),
      Q => \^in_dly_reg[187]_0\(19),
      R => '0'
    );
\in_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(3),
      Q => phy_disperr_r(3),
      R => '0'
    );
\in_dly_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(68),
      Q => \^in_dly_reg[187]_0\(20),
      R => '0'
    );
\in_dly_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(69),
      Q => \^in_dly_reg[187]_0\(21),
      R => '0'
    );
\in_dly_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(70),
      Q => \^in_dly_reg[187]_0\(22),
      R => '0'
    );
\in_dly_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(71),
      Q => \^in_dly_reg[187]_0\(23),
      R => '0'
    );
\in_dly_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(72),
      Q => \^in_dly_reg[187]_0\(24),
      R => '0'
    );
\in_dly_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(73),
      Q => \^in_dly_reg[187]_0\(25),
      R => '0'
    );
\in_dly_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(74),
      Q => \^in_dly_reg[187]_0\(26),
      R => '0'
    );
\in_dly_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(75),
      Q => \^in_dly_reg[187]_0\(27),
      R => '0'
    );
\in_dly_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(76),
      Q => \^in_dly_reg[187]_0\(28),
      R => '0'
    );
\in_dly_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(77),
      Q => \^in_dly_reg[187]_0\(29),
      R => '0'
    );
\in_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(4),
      Q => phy_disperr_r(4),
      R => '0'
    );
\in_dly_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(78),
      Q => \^in_dly_reg[187]_0\(30),
      R => '0'
    );
\in_dly_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(79),
      Q => \^in_dly_reg[187]_0\(31),
      R => '0'
    );
\in_dly_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(80),
      Q => \^in_dly_reg[187]_0\(32),
      R => '0'
    );
\in_dly_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(81),
      Q => \^in_dly_reg[187]_0\(33),
      R => '0'
    );
\in_dly_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(82),
      Q => \^in_dly_reg[187]_0\(34),
      R => '0'
    );
\in_dly_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(83),
      Q => \^in_dly_reg[187]_0\(35),
      R => '0'
    );
\in_dly_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(84),
      Q => \^in_dly_reg[187]_0\(36),
      R => '0'
    );
\in_dly_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(85),
      Q => \^in_dly_reg[187]_0\(37),
      R => '0'
    );
\in_dly_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(86),
      Q => \^in_dly_reg[187]_0\(38),
      R => '0'
    );
\in_dly_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(87),
      Q => \^in_dly_reg[187]_0\(39),
      R => '0'
    );
\in_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \in_dly_reg[187]_1\(5),
      Q => phy_disperr_r(5),
      R => '0'
    );
\phy_char_err[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[0]_i_2_n_0\,
      I1 => \in_charisk_d1[0]_i_2_n_0\,
      I2 => phy_notintable_r(0),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(0),
      O => D(0)
    );
\phy_char_err[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[0]_i_2__0_n_0\,
      I1 => \in_charisk_d1[0]_i_2__0_n_0\,
      I2 => phy_notintable_r(4),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(4),
      O => \in_dly_reg[27]_0\(0)
    );
\phy_char_err[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[0]_i_2__1_n_0\,
      I1 => \in_charisk_d1[0]_i_2__1_n_0\,
      I2 => phy_notintable_r(8),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(8),
      O => \in_dly_reg[31]_0\(0)
    );
\phy_char_err[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[0]_i_2__2_n_0\,
      I1 => \in_charisk_d1[0]_i_2__2_n_0\,
      I2 => phy_notintable_r(12),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(12),
      O => \in_dly_reg[35]_0\(0)
    );
\phy_char_err[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => phy_notintable_r(0),
      I1 => phy_disperr_r(0),
      I2 => phy_charisk_r(0),
      I3 => ctrl_err_statistics_mask(2),
      O => \phy_char_err[0]_i_2_n_0\
    );
\phy_char_err[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => phy_notintable_r(4),
      I1 => phy_disperr_r(4),
      I2 => phy_charisk_r(4),
      I3 => ctrl_err_statistics_mask(2),
      O => \phy_char_err[0]_i_2__0_n_0\
    );
\phy_char_err[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => phy_notintable_r(8),
      I1 => phy_disperr_r(8),
      I2 => phy_charisk_r(8),
      I3 => ctrl_err_statistics_mask(2),
      O => \phy_char_err[0]_i_2__1_n_0\
    );
\phy_char_err[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => phy_notintable_r(12),
      I1 => phy_disperr_r(12),
      I2 => phy_charisk_r(12),
      I3 => ctrl_err_statistics_mask(2),
      O => \phy_char_err[0]_i_2__2_n_0\
    );
\phy_char_err[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[1]_i_2_n_0\,
      I1 => \in_charisk_d1[1]_i_2_n_0\,
      I2 => phy_notintable_r(1),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(1),
      O => D(1)
    );
\phy_char_err[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[1]_i_2__0_n_0\,
      I1 => \in_charisk_d1[1]_i_2__0_n_0\,
      I2 => phy_notintable_r(5),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(5),
      O => \in_dly_reg[27]_0\(1)
    );
\phy_char_err[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[1]_i_2__1_n_0\,
      I1 => \in_charisk_d1[1]_i_2__1_n_0\,
      I2 => phy_notintable_r(9),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(9),
      O => \in_dly_reg[31]_0\(1)
    );
\phy_char_err[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[1]_i_2__2_n_0\,
      I1 => \in_charisk_d1[1]_i_2__2_n_0\,
      I2 => phy_notintable_r(13),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(13),
      O => \in_dly_reg[35]_0\(1)
    );
\phy_char_err[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ctrl_err_statistics_mask(2),
      I1 => phy_charisk_r(1),
      I2 => phy_disperr_r(1),
      I3 => phy_notintable_r(1),
      O => \phy_char_err[1]_i_2_n_0\
    );
\phy_char_err[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ctrl_err_statistics_mask(2),
      I1 => phy_charisk_r(5),
      I2 => phy_disperr_r(5),
      I3 => phy_notintable_r(5),
      O => \phy_char_err[1]_i_2__0_n_0\
    );
\phy_char_err[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ctrl_err_statistics_mask(2),
      I1 => phy_charisk_r(9),
      I2 => phy_disperr_r(9),
      I3 => phy_notintable_r(9),
      O => \phy_char_err[1]_i_2__1_n_0\
    );
\phy_char_err[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ctrl_err_statistics_mask(2),
      I1 => phy_charisk_r(13),
      I2 => phy_disperr_r(13),
      I3 => phy_notintable_r(13),
      O => \phy_char_err[1]_i_2__2_n_0\
    );
\phy_char_err[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[2]_i_2_n_0\,
      I1 => \in_charisk_d1[2]_i_2_n_0\,
      I2 => phy_notintable_r(2),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(2),
      O => D(2)
    );
\phy_char_err[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[2]_i_2__0_n_0\,
      I1 => \in_charisk_d1[2]_i_2__0_n_0\,
      I2 => phy_notintable_r(6),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(6),
      O => \in_dly_reg[27]_0\(2)
    );
\phy_char_err[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[2]_i_2__1_n_0\,
      I1 => \in_charisk_d1[2]_i_2__1_n_0\,
      I2 => phy_notintable_r(10),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(10),
      O => \in_dly_reg[31]_0\(2)
    );
\phy_char_err[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[2]_i_2__2_n_0\,
      I1 => \in_charisk_d1[2]_i_2__2_n_0\,
      I2 => phy_notintable_r(14),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(14),
      O => \in_dly_reg[35]_0\(2)
    );
\phy_char_err[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => phy_notintable_r(2),
      I1 => phy_disperr_r(2),
      I2 => phy_charisk_r(2),
      I3 => ctrl_err_statistics_mask(2),
      O => \phy_char_err[2]_i_2_n_0\
    );
\phy_char_err[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => phy_notintable_r(6),
      I1 => phy_disperr_r(6),
      I2 => phy_charisk_r(6),
      I3 => ctrl_err_statistics_mask(2),
      O => \phy_char_err[2]_i_2__0_n_0\
    );
\phy_char_err[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => phy_notintable_r(10),
      I1 => phy_disperr_r(10),
      I2 => phy_charisk_r(10),
      I3 => ctrl_err_statistics_mask(2),
      O => \phy_char_err[2]_i_2__1_n_0\
    );
\phy_char_err[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => phy_notintable_r(14),
      I1 => phy_disperr_r(14),
      I2 => phy_charisk_r(14),
      I3 => ctrl_err_statistics_mask(2),
      O => \phy_char_err[2]_i_2__2_n_0\
    );
\phy_char_err[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[3]_i_3_n_0\,
      I1 => \in_charisk_d1[3]_i_2_n_0\,
      I2 => phy_notintable_r(3),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(3),
      O => D(3)
    );
\phy_char_err[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[3]_i_3__0_n_0\,
      I1 => \in_charisk_d1[3]_i_2__0_n_0\,
      I2 => phy_notintable_r(7),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(7),
      O => \in_dly_reg[27]_0\(3)
    );
\phy_char_err[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[3]_i_3__1_n_0\,
      I1 => \in_charisk_d1[3]_i_2__1_n_0\,
      I2 => phy_notintable_r(11),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(11),
      O => \in_dly_reg[31]_0\(3)
    );
\phy_char_err[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \phy_char_err[3]_i_3__2_n_0\,
      I1 => \in_charisk_d1[3]_i_2__2_n_0\,
      I2 => phy_notintable_r(15),
      I3 => ctrl_err_statistics_mask(1),
      I4 => ctrl_err_statistics_mask(0),
      I5 => phy_disperr_r(15),
      O => \in_dly_reg[35]_0\(3)
    );
\phy_char_err[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ctrl_err_statistics_mask(2),
      I1 => phy_charisk_r(3),
      I2 => phy_disperr_r(3),
      I3 => phy_notintable_r(3),
      O => \phy_char_err[3]_i_3_n_0\
    );
\phy_char_err[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ctrl_err_statistics_mask(2),
      I1 => phy_charisk_r(7),
      I2 => phy_disperr_r(7),
      I3 => phy_notintable_r(7),
      O => \phy_char_err[3]_i_3__0_n_0\
    );
\phy_char_err[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ctrl_err_statistics_mask(2),
      I1 => phy_charisk_r(11),
      I2 => phy_disperr_r(11),
      I3 => phy_notintable_r(11),
      O => \phy_char_err[3]_i_3__1_n_0\
    );
\phy_char_err[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ctrl_err_statistics_mask(2),
      I1 => phy_charisk_r(15),
      I2 => phy_disperr_r(15),
      I3 => phy_notintable_r(15),
      O => \phy_char_err[3]_i_3__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rx_0_pipeline_stage__parameterized3\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 129 downto 0 );
    rx_eomf : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 129 downto 0 );
    device_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rx_0_pipeline_stage__parameterized3\ : entity is "pipeline_stage";
end \system_rx_0_pipeline_stage__parameterized3\;

architecture STRUCTURE of \system_rx_0_pipeline_stage__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 129 downto 0 );
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \in_dly_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[100]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[101]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[102]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[103]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[104]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[105]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[106]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[107]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[108]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[109]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[110]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[111]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[112]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[113]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[114]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[115]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[116]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[117]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[118]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[119]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[120]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[121]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[122]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[123]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[124]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[125]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[126]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[127]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[128]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[129]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[37]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[38]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[39]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[40]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[41]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[42]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[43]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[44]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[45]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[46]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[47]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[48]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[49]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[50]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[51]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[52]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[53]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[54]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[55]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[56]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[57]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[58]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[59]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[60]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[61]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[62]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[63]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[64]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[65]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[66]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[67]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[68]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[69]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[70]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[71]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[72]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[73]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[74]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[75]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[76]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[77]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[78]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[79]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[80]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[81]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[82]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[83]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[84]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[85]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[86]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[87]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[88]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[89]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[90]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[91]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[92]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[93]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[94]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[95]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[96]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[97]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[98]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[99]\ : label is "no";
  attribute SHREG_EXTRACT of \in_dly_reg[9]\ : label is "no";
begin
  Q(129 downto 0) <= \^q\(129 downto 0);
\beat_cnt_mf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(129),
      I1 => rx_eomf(0),
      O => SR(0)
    );
\in_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\in_dly_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(100),
      Q => \^q\(100),
      R => '0'
    );
\in_dly_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(101),
      Q => \^q\(101),
      R => '0'
    );
\in_dly_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(102),
      Q => \^q\(102),
      R => '0'
    );
\in_dly_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(103),
      Q => \^q\(103),
      R => '0'
    );
\in_dly_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(104),
      Q => \^q\(104),
      R => '0'
    );
\in_dly_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(105),
      Q => \^q\(105),
      R => '0'
    );
\in_dly_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(106),
      Q => \^q\(106),
      R => '0'
    );
\in_dly_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(107),
      Q => \^q\(107),
      R => '0'
    );
\in_dly_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(108),
      Q => \^q\(108),
      R => '0'
    );
\in_dly_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(109),
      Q => \^q\(109),
      R => '0'
    );
\in_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\in_dly_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(110),
      Q => \^q\(110),
      R => '0'
    );
\in_dly_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(111),
      Q => \^q\(111),
      R => '0'
    );
\in_dly_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(112),
      Q => \^q\(112),
      R => '0'
    );
\in_dly_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(113),
      Q => \^q\(113),
      R => '0'
    );
\in_dly_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(114),
      Q => \^q\(114),
      R => '0'
    );
\in_dly_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(115),
      Q => \^q\(115),
      R => '0'
    );
\in_dly_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(116),
      Q => \^q\(116),
      R => '0'
    );
\in_dly_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(117),
      Q => \^q\(117),
      R => '0'
    );
\in_dly_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(118),
      Q => \^q\(118),
      R => '0'
    );
\in_dly_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(119),
      Q => \^q\(119),
      R => '0'
    );
\in_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\in_dly_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(120),
      Q => \^q\(120),
      R => '0'
    );
\in_dly_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(121),
      Q => \^q\(121),
      R => '0'
    );
\in_dly_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(122),
      Q => \^q\(122),
      R => '0'
    );
\in_dly_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(123),
      Q => \^q\(123),
      R => '0'
    );
\in_dly_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(124),
      Q => \^q\(124),
      R => '0'
    );
\in_dly_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(125),
      Q => \^q\(125),
      R => '0'
    );
\in_dly_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(126),
      Q => \^q\(126),
      R => '0'
    );
\in_dly_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(127),
      Q => \^q\(127),
      R => '0'
    );
\in_dly_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(128),
      Q => \^q\(128),
      R => '0'
    );
\in_dly_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(129),
      Q => \^q\(129),
      R => '0'
    );
\in_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\in_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\in_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\in_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\in_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\in_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(17),
      Q => \^q\(17),
      R => '0'
    );
\in_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(18),
      Q => \^q\(18),
      R => '0'
    );
\in_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(19),
      Q => \^q\(19),
      R => '0'
    );
\in_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\in_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(20),
      Q => \^q\(20),
      R => '0'
    );
\in_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(21),
      Q => \^q\(21),
      R => '0'
    );
\in_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(22),
      Q => \^q\(22),
      R => '0'
    );
\in_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(23),
      Q => \^q\(23),
      R => '0'
    );
\in_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(24),
      Q => \^q\(24),
      R => '0'
    );
\in_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(25),
      Q => \^q\(25),
      R => '0'
    );
\in_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(26),
      Q => \^q\(26),
      R => '0'
    );
\in_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(27),
      Q => \^q\(27),
      R => '0'
    );
\in_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(28),
      Q => \^q\(28),
      R => '0'
    );
\in_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(29),
      Q => \^q\(29),
      R => '0'
    );
\in_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\in_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(30),
      Q => \^q\(30),
      R => '0'
    );
\in_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(31),
      Q => \^q\(31),
      R => '0'
    );
\in_dly_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(32),
      Q => \^q\(32),
      R => '0'
    );
\in_dly_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(33),
      Q => \^q\(33),
      R => '0'
    );
\in_dly_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(34),
      Q => \^q\(34),
      R => '0'
    );
\in_dly_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(35),
      Q => \^q\(35),
      R => '0'
    );
\in_dly_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(36),
      Q => \^q\(36),
      R => '0'
    );
\in_dly_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(37),
      Q => \^q\(37),
      R => '0'
    );
\in_dly_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(38),
      Q => \^q\(38),
      R => '0'
    );
\in_dly_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(39),
      Q => \^q\(39),
      R => '0'
    );
\in_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\in_dly_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(40),
      Q => \^q\(40),
      R => '0'
    );
\in_dly_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(41),
      Q => \^q\(41),
      R => '0'
    );
\in_dly_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(42),
      Q => \^q\(42),
      R => '0'
    );
\in_dly_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(43),
      Q => \^q\(43),
      R => '0'
    );
\in_dly_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(44),
      Q => \^q\(44),
      R => '0'
    );
\in_dly_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(45),
      Q => \^q\(45),
      R => '0'
    );
\in_dly_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(46),
      Q => \^q\(46),
      R => '0'
    );
\in_dly_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(47),
      Q => \^q\(47),
      R => '0'
    );
\in_dly_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(48),
      Q => \^q\(48),
      R => '0'
    );
\in_dly_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(49),
      Q => \^q\(49),
      R => '0'
    );
\in_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\in_dly_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(50),
      Q => \^q\(50),
      R => '0'
    );
\in_dly_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(51),
      Q => \^q\(51),
      R => '0'
    );
\in_dly_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(52),
      Q => \^q\(52),
      R => '0'
    );
\in_dly_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(53),
      Q => \^q\(53),
      R => '0'
    );
\in_dly_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(54),
      Q => \^q\(54),
      R => '0'
    );
\in_dly_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(55),
      Q => \^q\(55),
      R => '0'
    );
\in_dly_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(56),
      Q => \^q\(56),
      R => '0'
    );
\in_dly_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(57),
      Q => \^q\(57),
      R => '0'
    );
\in_dly_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(58),
      Q => \^q\(58),
      R => '0'
    );
\in_dly_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(59),
      Q => \^q\(59),
      R => '0'
    );
\in_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\in_dly_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(60),
      Q => \^q\(60),
      R => '0'
    );
\in_dly_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(61),
      Q => \^q\(61),
      R => '0'
    );
\in_dly_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(62),
      Q => \^q\(62),
      R => '0'
    );
\in_dly_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(63),
      Q => \^q\(63),
      R => '0'
    );
\in_dly_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(64),
      Q => \^q\(64),
      R => '0'
    );
\in_dly_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(65),
      Q => \^q\(65),
      R => '0'
    );
\in_dly_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(66),
      Q => \^q\(66),
      R => '0'
    );
\in_dly_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(67),
      Q => \^q\(67),
      R => '0'
    );
\in_dly_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(68),
      Q => \^q\(68),
      R => '0'
    );
\in_dly_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(69),
      Q => \^q\(69),
      R => '0'
    );
\in_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\in_dly_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(70),
      Q => \^q\(70),
      R => '0'
    );
\in_dly_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(71),
      Q => \^q\(71),
      R => '0'
    );
\in_dly_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(72),
      Q => \^q\(72),
      R => '0'
    );
\in_dly_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(73),
      Q => \^q\(73),
      R => '0'
    );
\in_dly_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(74),
      Q => \^q\(74),
      R => '0'
    );
\in_dly_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(75),
      Q => \^q\(75),
      R => '0'
    );
\in_dly_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(76),
      Q => \^q\(76),
      R => '0'
    );
\in_dly_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(77),
      Q => \^q\(77),
      R => '0'
    );
\in_dly_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(78),
      Q => \^q\(78),
      R => '0'
    );
\in_dly_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(79),
      Q => \^q\(79),
      R => '0'
    );
\in_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\in_dly_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(80),
      Q => \^q\(80),
      R => '0'
    );
\in_dly_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(81),
      Q => \^q\(81),
      R => '0'
    );
\in_dly_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(82),
      Q => \^q\(82),
      R => '0'
    );
\in_dly_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(83),
      Q => \^q\(83),
      R => '0'
    );
\in_dly_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(84),
      Q => \^q\(84),
      R => '0'
    );
\in_dly_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(85),
      Q => \^q\(85),
      R => '0'
    );
\in_dly_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(86),
      Q => \^q\(86),
      R => '0'
    );
\in_dly_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(87),
      Q => \^q\(87),
      R => '0'
    );
\in_dly_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(88),
      Q => \^q\(88),
      R => '0'
    );
\in_dly_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(89),
      Q => \^q\(89),
      R => '0'
    );
\in_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\in_dly_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(90),
      Q => \^q\(90),
      R => '0'
    );
\in_dly_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(91),
      Q => \^q\(91),
      R => '0'
    );
\in_dly_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(92),
      Q => \^q\(92),
      R => '0'
    );
\in_dly_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(93),
      Q => \^q\(93),
      R => '0'
    );
\in_dly_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(94),
      Q => \^q\(94),
      R => '0'
    );
\in_dly_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(95),
      Q => \^q\(95),
      R => '0'
    );
\in_dly_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(96),
      Q => \^q\(96),
      R => '0'
    );
\in_dly_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(97),
      Q => \^q\(97),
      R => '0'
    );
\in_dly_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(98),
      Q => \^q\(98),
      R => '0'
    );
\in_dly_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(99),
      Q => \^q\(99),
      R => '0'
    );
\in_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_rx_frame_align is
  port (
    align_err : out STD_LOGIC;
    align_good : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_octets_per_frame_0_sp_1 : out STD_LOGIC;
    beat_cnt_mod_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \beat_cnt_mod_3_reg[1]\ : out STD_LOGIC;
    default_eof : out STD_LOGIC_VECTOR ( 0 to 0 );
    \beat_cnt_frame_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cfg_octets_per_multiframe[8]\ : out STD_LOGIC;
    frame_align_err_thresh_met : out STD_LOGIC;
    reset_0 : out STD_LOGIC;
    buffer_ready_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_k_char[1].eof_err_reg0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_k_char[2].eof_err_reg0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg0\ : in STD_LOGIC;
    char_is_a : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_k_char[0].eof_err_reg0\ : in STD_LOGIC;
    \gen_k_char[3].eomf_err_reg0\ : in STD_LOGIC;
    \gen_k_char[3].eomf_good_reg0\ : in STD_LOGIC;
    cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_k_char[3].eof_err_reg[3]_0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_1\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_2\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_3\ : in STD_LOGIC;
    cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]\ : in STD_LOGIC;
    cfg_frame_align_err_threshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3]\ : in STD_LOGIC;
    \beat_cnt_mod_3_reg[1]_0\ : in STD_LOGIC;
    \beat_cnt_mod_3_reg[0]\ : in STD_LOGIC;
    \beat_cnt_frame_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \beat_cnt_mf_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_rx_0_jesd204_rx_frame_align;

architecture STRUCTURE of system_rx_0_jesd204_rx_frame_align is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \align_err_cnt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \align_err_cnt[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \align_err_cnt[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \align_err_cnt[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \align_err_cnt[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \align_err_cnt[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \align_err_cnt[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__2_n_1\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__2_n_2\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__2_n_3\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__2_n_4\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__2_n_5\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__2_n_6\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__2_n_7\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__2_n_1\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__2_n_2\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__2_n_3\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__2_n_4\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__2_n_5\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__2_n_6\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__2_n_7\ : STD_LOGIC;
  signal \align_err_i_1__2_n_0\ : STD_LOGIC;
  signal \align_err_i_2__2_n_0\ : STD_LOGIC;
  signal cfg_octets_per_frame_0_sn_1 : STD_LOGIC;
  signal count_ones_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cur_align_err_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cur_align_err_cnt[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[2]_i_3__2_n_0\ : STD_LOGIC;
  signal eomf_good : STD_LOGIC_VECTOR ( 3 to 3 );
  signal frame_align_err_thresh_met1 : STD_LOGIC;
  signal \gen_k_char[0].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[0].eomf_err_reg\ : STD_LOGIC;
  signal \gen_k_char[1].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[1].eomf_err_reg\ : STD_LOGIC;
  signal \gen_k_char[2].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[2].eomf_err_reg\ : STD_LOGIC;
  signal \gen_k_char[3].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err_reg\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_10_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_3_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_4_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_5_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_6_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_7_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_8_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_9_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal \NLW_align_err_cnt_reg[7]_i_5__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_align_err_cnt_reg[7]_i_5__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2\ : label is 11;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  cfg_octets_per_frame_0_sp_1 <= cfg_octets_per_frame_0_sn_1;
\align_err_cnt[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2__2_n_7\,
      I1 => p_0_in_0,
      O => \align_err_cnt[0]_i_1__2_n_0\
    );
\align_err_cnt[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2__2_n_6\,
      I1 => p_0_in_0,
      O => \align_err_cnt[1]_i_1__2_n_0\
    );
\align_err_cnt[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2__2_n_5\,
      I1 => p_0_in_0,
      O => \align_err_cnt[2]_i_1__2_n_0\
    );
\align_err_cnt[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2__2_n_4\,
      I1 => p_0_in_0,
      O => \align_err_cnt[3]_i_1__2_n_0\
    );
\align_err_cnt[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => cur_align_err_cnt(2),
      O => \align_err_cnt[3]_i_3_n_0\
    );
\align_err_cnt[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => cur_align_err_cnt(1),
      O => \align_err_cnt[3]_i_4_n_0\
    );
\align_err_cnt[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => cur_align_err_cnt(0),
      O => \align_err_cnt[3]_i_5_n_0\
    );
\align_err_cnt[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4__2_n_7\,
      I1 => p_0_in_0,
      O => \align_err_cnt[4]_i_1__2_n_0\
    );
\align_err_cnt[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4__2_n_6\,
      I1 => p_0_in_0,
      O => \align_err_cnt[5]_i_1__2_n_0\
    );
\align_err_cnt[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4__2_n_5\,
      I1 => p_0_in_0,
      O => \align_err_cnt[6]_i_1__2_n_0\
    );
\align_err_cnt[7]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4__2_n_4\,
      I1 => p_0_in_0,
      O => \align_err_cnt[7]_i_2__2_n_0\
    );
\align_err_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\align_err_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\align_err_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\align_err_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\align_err_cnt_reg[3]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \align_err_cnt_reg[3]_i_2__2_n_0\,
      CO(2) => \align_err_cnt_reg[3]_i_2__2_n_1\,
      CO(1) => \align_err_cnt_reg[3]_i_2__2_n_2\,
      CO(0) => \align_err_cnt_reg[3]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3) => \align_err_cnt_reg[3]_i_2__2_n_4\,
      O(2) => \align_err_cnt_reg[3]_i_2__2_n_5\,
      O(1) => \align_err_cnt_reg[3]_i_2__2_n_6\,
      O(0) => \align_err_cnt_reg[3]_i_2__2_n_7\,
      S(3) => \^q\(3),
      S(2) => \align_err_cnt[3]_i_3_n_0\,
      S(1) => \align_err_cnt[3]_i_4_n_0\,
      S(0) => \align_err_cnt[3]_i_5_n_0\
    );
\align_err_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\align_err_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\align_err_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\align_err_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[7]_i_2__2_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\align_err_cnt_reg[7]_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_err_cnt_reg[3]_i_2__2_n_0\,
      CO(3) => \align_err_cnt_reg[7]_i_4__2_n_0\,
      CO(2) => \align_err_cnt_reg[7]_i_4__2_n_1\,
      CO(1) => \align_err_cnt_reg[7]_i_4__2_n_2\,
      CO(0) => \align_err_cnt_reg[7]_i_4__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \align_err_cnt_reg[7]_i_4__2_n_4\,
      O(2) => \align_err_cnt_reg[7]_i_4__2_n_5\,
      O(1) => \align_err_cnt_reg[7]_i_4__2_n_6\,
      O(0) => \align_err_cnt_reg[7]_i_4__2_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\align_err_cnt_reg[7]_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_err_cnt_reg[7]_i_4__2_n_0\,
      CO(3 downto 1) => \NLW_align_err_cnt_reg[7]_i_5__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in_0,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_align_err_cnt_reg[7]_i_5__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\align_err_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_k_char[3].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \align_err_i_2__2_n_0\,
      I3 => \gen_k_char[2].eomf_err_reg\,
      I4 => \gen_k_char[0].eof_err_reg\,
      O => \align_err_i_1__2_n_0\
    );
\align_err_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_k_char[3].eof_err_reg\,
      I1 => \gen_k_char[1].eof_err_reg\,
      I2 => \gen_k_char[2].eof_err_reg\,
      I3 => \gen_k_char[0].eomf_err_reg\,
      O => \align_err_i_2__2_n_0\
    );
align_err_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_i_1__2_n_0\,
      Q => align_err,
      R => buffer_ready_n(0)
    );
align_good_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => eomf_good(3),
      Q => align_good,
      R => buffer_ready_n(0)
    );
\cur_align_err_cnt[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_k_char[1].eof_err_reg\,
      I1 => \cur_align_err_cnt[0]_i_2__2_n_0\,
      O => count_ones_return(0)
    );
\cur_align_err_cnt[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \gen_k_char[3].eof_err_reg\,
      I1 => \gen_k_char[2].eof_err_reg\,
      I2 => \gen_k_char[2].eomf_err_reg\,
      I3 => \gen_k_char[0].eof_err_reg\,
      I4 => \gen_k_char[0].eomf_err_reg\,
      I5 => \gen_k_char[1].eomf_err_reg\,
      O => \cur_align_err_cnt[0]_i_2__2_n_0\
    );
\cur_align_err_cnt[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[0].eomf_err_reg\,
      I3 => \gen_k_char[3].eof_err_reg\,
      I4 => \gen_k_char[1].eof_err_reg\,
      I5 => \gen_k_char[2].eof_err_reg\,
      O => \cur_align_err_cnt[1]_i_2__2_n_0\
    );
\cur_align_err_cnt[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88181178117177E"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[0].eomf_err_reg\,
      I3 => \gen_k_char[3].eof_err_reg\,
      I4 => \gen_k_char[1].eof_err_reg\,
      I5 => \gen_k_char[2].eof_err_reg\,
      O => \cur_align_err_cnt[1]_i_3__2_n_0\
    );
\cur_align_err_cnt[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[3].eof_err_reg\,
      I3 => \gen_k_char[1].eof_err_reg\,
      I4 => \gen_k_char[2].eof_err_reg\,
      I5 => \gen_k_char[0].eomf_err_reg\,
      O => \cur_align_err_cnt[2]_i_2__2_n_0\
    );
\cur_align_err_cnt[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE8FEE8E880"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[0].eomf_err_reg\,
      I3 => \gen_k_char[2].eof_err_reg\,
      I4 => \gen_k_char[1].eof_err_reg\,
      I5 => \gen_k_char[3].eof_err_reg\,
      O => \cur_align_err_cnt[2]_i_3__2_n_0\
    );
\cur_align_err_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_ones_return(0),
      Q => cur_align_err_cnt(0),
      R => buffer_ready_n(0)
    );
\cur_align_err_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_ones_return(1),
      Q => cur_align_err_cnt(1),
      R => buffer_ready_n(0)
    );
\cur_align_err_cnt_reg[1]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cur_align_err_cnt[1]_i_2__2_n_0\,
      I1 => \cur_align_err_cnt[1]_i_3__2_n_0\,
      O => count_ones_return(1),
      S => \gen_k_char[0].eof_err_reg\
    );
\cur_align_err_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_ones_return(2),
      Q => cur_align_err_cnt(2),
      R => buffer_ready_n(0)
    );
\cur_align_err_cnt_reg[2]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cur_align_err_cnt[2]_i_2__2_n_0\,
      I1 => \cur_align_err_cnt[2]_i_3__2_n_0\,
      O => count_ones_return(2),
      S => \gen_k_char[0].eof_err_reg\
    );
\gen_k_char[0].eof_err_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[0].eof_err_reg0\,
      Q => \gen_k_char[0].eof_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[0].eomf_err_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => char_is_a(0),
      Q => \gen_k_char[0].eomf_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[1].eof_err_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[1].eof_err_reg0\,
      Q => \gen_k_char[1].eof_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[1].eomf_err_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => char_is_a(1),
      Q => \gen_k_char[1].eomf_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[2].eof_err_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[2].eof_err_reg0\,
      Q => \gen_k_char[2].eof_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[2].eomf_err_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => char_is_a(2),
      Q => \gen_k_char[2].eomf_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[3].eof_err_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[3].eof_err_reg0\,
      Q => \gen_k_char[3].eof_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[3].eomf_err_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[3].eomf_err_reg0\,
      Q => \gen_k_char[3].eomf_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[3].eomf_good_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[3].eomf_good_reg0\,
      Q => eomf_good(3),
      R => buffer_ready_n(0)
    );
i_frame_mark: entity work.system_rx_0_jesd204_frame_mark_3
     port map (
      \beat_cnt_frame_reg[0]_0\ => \beat_cnt_frame_reg[0]\(0),
      \beat_cnt_frame_reg[0]_1\ => \beat_cnt_frame_reg[0]_0\,
      \beat_cnt_mf_reg[0]_0\(0) => \beat_cnt_mf_reg[0]\(0),
      beat_cnt_mod_3(1 downto 0) => beat_cnt_mod_3(1 downto 0),
      \beat_cnt_mod_3_reg[0]_0\ => \beat_cnt_mod_3_reg[0]\,
      \beat_cnt_mod_3_reg[1]_0\ => \beat_cnt_mod_3_reg[1]\,
      \beat_cnt_mod_3_reg[1]_1\ => \beat_cnt_mod_3_reg[1]_0\,
      buffer_ready_n(0) => buffer_ready_n(0),
      cfg_octets_per_frame(4 downto 0) => cfg_octets_per_frame(4 downto 0),
      cfg_octets_per_frame_0_sp_1 => cfg_octets_per_frame_0_sn_1,
      cfg_octets_per_frame_2_sp_1 => default_eof(0),
      cfg_octets_per_multiframe(7 downto 0) => cfg_octets_per_multiframe(7 downto 0),
      \cfg_octets_per_multiframe[8]\ => \cfg_octets_per_multiframe[8]\,
      clk => clk,
      \gen_k_char[3].eof_err_reg[3]\ => \gen_k_char[3].eof_err_reg[3]_0\,
      \gen_k_char[3].eof_err_reg[3]_0\ => \gen_k_char[3].eof_err_reg[3]_1\,
      \gen_k_char[3].eof_err_reg[3]_1\ => \gen_k_char[3].eof_err_reg[3]_2\,
      \gen_k_char[3].eof_err_reg[3]_2\ => \gen_k_char[3].eof_err_reg[3]_3\
    );
\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => reset,
      I1 => frame_align_err_thresh_met1,
      I2 => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3]\,
      O => reset_0
    );
\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_align_err_thresh_met1,
      I1 => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]\,
      O => frame_align_err_thresh_met
    );
\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => cfg_frame_align_err_threshold(1),
      I2 => cfg_frame_align_err_threshold(0),
      I3 => \^q\(0),
      O => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_10_n_0\
    );
\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(7),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => cfg_frame_align_err_threshold(6),
      O => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_3_n_0\
    );
\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(5),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => cfg_frame_align_err_threshold(4),
      O => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_4_n_0\
    );
\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(3),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => cfg_frame_align_err_threshold(2),
      O => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_5_n_0\
    );
\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => cfg_frame_align_err_threshold(0),
      O => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_6_n_0\
    );
\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => cfg_frame_align_err_threshold(7),
      I2 => cfg_frame_align_err_threshold(6),
      I3 => \^q\(6),
      O => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_7_n_0\
    );
\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => cfg_frame_align_err_threshold(5),
      I2 => cfg_frame_align_err_threshold(4),
      I3 => \^q\(4),
      O => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_8_n_0\
    );
\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => cfg_frame_align_err_threshold(3),
      I2 => cfg_frame_align_err_threshold(2),
      I3 => \^q\(2),
      O => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_9_n_0\
    );
\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => frame_align_err_thresh_met1,
      CO(2) => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_n_1\,
      CO(1) => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_n_2\,
      CO(0) => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_3_n_0\,
      DI(2) => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_4_n_0\,
      DI(1) => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_5_n_0\,
      DI(0) => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_6_n_0\,
      O(3 downto 0) => \NLW_mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_7_n_0\,
      S(2) => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_8_n_0\,
      S(1) => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_9_n_0\,
      S(0) => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_rx_frame_align_12 is
  port (
    align_err : out STD_LOGIC;
    align_good : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_octets_per_frame_0_sp_1 : out STD_LOGIC;
    beat_cnt_mod_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \beat_cnt_mod_3_reg[1]\ : out STD_LOGIC;
    default_eof : out STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_octets_per_frame_2_sp_1 : out STD_LOGIC;
    cfg_octets_per_frame_1_sp_1 : out STD_LOGIC;
    \beat_cnt_frame_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cfg_octets_per_multiframe[8]\ : out STD_LOGIC;
    frame_align_err_thresh_met3_out : out STD_LOGIC;
    reset_0 : out STD_LOGIC;
    buffer_ready_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_k_char[1].eof_err_reg0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_k_char[2].eof_err_reg0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg0\ : in STD_LOGIC;
    char_is_a : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_k_char[0].eof_err_reg0\ : in STD_LOGIC;
    \gen_k_char[3].eomf_err_reg0\ : in STD_LOGIC;
    \gen_k_char[3].eomf_good_reg0\ : in STD_LOGIC;
    cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_k_char[3].eof_err_reg[3]_0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_1\ : in STD_LOGIC;
    cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cgs_ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_frame_align_err_threshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1]\ : in STD_LOGIC;
    \beat_cnt_mod_3_reg[1]_0\ : in STD_LOGIC;
    \beat_cnt_mod_3_reg[0]\ : in STD_LOGIC;
    \beat_cnt_frame_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \beat_cnt_mf_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_rx_frame_align_12 : entity is "jesd204_rx_frame_align";
end system_rx_0_jesd204_rx_frame_align_12;

architecture STRUCTURE of system_rx_0_jesd204_rx_frame_align_12 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \align_err_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \align_err_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \align_err_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \align_err_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \align_err_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \align_err_cnt[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \align_err_cnt[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__0_n_4\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__0_n_5\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__0_n_6\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__0_n_7\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__0_n_1\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__0_n_2\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__0_n_3\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__0_n_4\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__0_n_5\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__0_n_6\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__0_n_7\ : STD_LOGIC;
  signal \align_err_i_1__0_n_0\ : STD_LOGIC;
  signal \align_err_i_2__0_n_0\ : STD_LOGIC;
  signal cfg_octets_per_frame_0_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_1_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_2_sn_1 : STD_LOGIC;
  signal count_ones_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cur_align_err_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cur_align_err_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[2]_i_3__0_n_0\ : STD_LOGIC;
  signal eomf_good : STD_LOGIC_VECTOR ( 3 to 3 );
  signal frame_align_err_thresh_met12_in : STD_LOGIC;
  signal \gen_k_char[0].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[0].eomf_err_reg\ : STD_LOGIC;
  signal \gen_k_char[1].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[1].eomf_err_reg\ : STD_LOGIC;
  signal \gen_k_char[2].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[2].eomf_err_reg\ : STD_LOGIC;
  signal \gen_k_char[3].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err_reg\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_10_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_3_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_4_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_5_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_6_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_7_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_8_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_9_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal \NLW_align_err_cnt_reg[7]_i_5__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_align_err_cnt_reg[7]_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_k_char[3].eof_err[3]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gen_k_char[3].eof_err[3]_i_4\ : label is "soft_lutpair9";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2\ : label is 11;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  cfg_octets_per_frame_0_sp_1 <= cfg_octets_per_frame_0_sn_1;
  cfg_octets_per_frame_1_sp_1 <= cfg_octets_per_frame_1_sn_1;
  cfg_octets_per_frame_2_sp_1 <= cfg_octets_per_frame_2_sn_1;
\align_err_cnt[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2__0_n_7\,
      I1 => p_0_in_0,
      O => \align_err_cnt[0]_i_1__0_n_0\
    );
\align_err_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2__0_n_6\,
      I1 => p_0_in_0,
      O => \align_err_cnt[1]_i_1__0_n_0\
    );
\align_err_cnt[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2__0_n_5\,
      I1 => p_0_in_0,
      O => \align_err_cnt[2]_i_1__0_n_0\
    );
\align_err_cnt[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2__0_n_4\,
      I1 => p_0_in_0,
      O => \align_err_cnt[3]_i_1__0_n_0\
    );
\align_err_cnt[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => cur_align_err_cnt(2),
      O => \align_err_cnt[3]_i_3_n_0\
    );
\align_err_cnt[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => cur_align_err_cnt(1),
      O => \align_err_cnt[3]_i_4_n_0\
    );
\align_err_cnt[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => cur_align_err_cnt(0),
      O => \align_err_cnt[3]_i_5_n_0\
    );
\align_err_cnt[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4__0_n_7\,
      I1 => p_0_in_0,
      O => \align_err_cnt[4]_i_1__0_n_0\
    );
\align_err_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4__0_n_6\,
      I1 => p_0_in_0,
      O => \align_err_cnt[5]_i_1__0_n_0\
    );
\align_err_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4__0_n_5\,
      I1 => p_0_in_0,
      O => \align_err_cnt[6]_i_1__0_n_0\
    );
\align_err_cnt[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4__0_n_4\,
      I1 => p_0_in_0,
      O => \align_err_cnt[7]_i_2__0_n_0\
    );
\align_err_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\align_err_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\align_err_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\align_err_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\align_err_cnt_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \align_err_cnt_reg[3]_i_2__0_n_0\,
      CO(2) => \align_err_cnt_reg[3]_i_2__0_n_1\,
      CO(1) => \align_err_cnt_reg[3]_i_2__0_n_2\,
      CO(0) => \align_err_cnt_reg[3]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3) => \align_err_cnt_reg[3]_i_2__0_n_4\,
      O(2) => \align_err_cnt_reg[3]_i_2__0_n_5\,
      O(1) => \align_err_cnt_reg[3]_i_2__0_n_6\,
      O(0) => \align_err_cnt_reg[3]_i_2__0_n_7\,
      S(3) => \^q\(3),
      S(2) => \align_err_cnt[3]_i_3_n_0\,
      S(1) => \align_err_cnt[3]_i_4_n_0\,
      S(0) => \align_err_cnt[3]_i_5_n_0\
    );
\align_err_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\align_err_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\align_err_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\align_err_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[7]_i_2__0_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\align_err_cnt_reg[7]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_err_cnt_reg[3]_i_2__0_n_0\,
      CO(3) => \align_err_cnt_reg[7]_i_4__0_n_0\,
      CO(2) => \align_err_cnt_reg[7]_i_4__0_n_1\,
      CO(1) => \align_err_cnt_reg[7]_i_4__0_n_2\,
      CO(0) => \align_err_cnt_reg[7]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \align_err_cnt_reg[7]_i_4__0_n_4\,
      O(2) => \align_err_cnt_reg[7]_i_4__0_n_5\,
      O(1) => \align_err_cnt_reg[7]_i_4__0_n_6\,
      O(0) => \align_err_cnt_reg[7]_i_4__0_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\align_err_cnt_reg[7]_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_err_cnt_reg[7]_i_4__0_n_0\,
      CO(3 downto 1) => \NLW_align_err_cnt_reg[7]_i_5__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in_0,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_align_err_cnt_reg[7]_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\align_err_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_k_char[3].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \align_err_i_2__0_n_0\,
      I3 => \gen_k_char[2].eomf_err_reg\,
      I4 => \gen_k_char[0].eof_err_reg\,
      O => \align_err_i_1__0_n_0\
    );
\align_err_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_k_char[3].eof_err_reg\,
      I1 => \gen_k_char[1].eof_err_reg\,
      I2 => \gen_k_char[2].eof_err_reg\,
      I3 => \gen_k_char[0].eomf_err_reg\,
      O => \align_err_i_2__0_n_0\
    );
align_err_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_i_1__0_n_0\,
      Q => align_err,
      R => buffer_ready_n(0)
    );
align_good_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => eomf_good(3),
      Q => align_good,
      R => buffer_ready_n(0)
    );
\cur_align_err_cnt[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_k_char[1].eof_err_reg\,
      I1 => \cur_align_err_cnt[0]_i_2__0_n_0\,
      O => count_ones_return(0)
    );
\cur_align_err_cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \gen_k_char[3].eof_err_reg\,
      I1 => \gen_k_char[2].eof_err_reg\,
      I2 => \gen_k_char[2].eomf_err_reg\,
      I3 => \gen_k_char[0].eof_err_reg\,
      I4 => \gen_k_char[0].eomf_err_reg\,
      I5 => \gen_k_char[1].eomf_err_reg\,
      O => \cur_align_err_cnt[0]_i_2__0_n_0\
    );
\cur_align_err_cnt[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[0].eomf_err_reg\,
      I3 => \gen_k_char[3].eof_err_reg\,
      I4 => \gen_k_char[1].eof_err_reg\,
      I5 => \gen_k_char[2].eof_err_reg\,
      O => \cur_align_err_cnt[1]_i_2__0_n_0\
    );
\cur_align_err_cnt[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88181178117177E"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[0].eomf_err_reg\,
      I3 => \gen_k_char[3].eof_err_reg\,
      I4 => \gen_k_char[1].eof_err_reg\,
      I5 => \gen_k_char[2].eof_err_reg\,
      O => \cur_align_err_cnt[1]_i_3__0_n_0\
    );
\cur_align_err_cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[3].eof_err_reg\,
      I3 => \gen_k_char[1].eof_err_reg\,
      I4 => \gen_k_char[2].eof_err_reg\,
      I5 => \gen_k_char[0].eomf_err_reg\,
      O => \cur_align_err_cnt[2]_i_2__0_n_0\
    );
\cur_align_err_cnt[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE8FEE8E880"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[0].eomf_err_reg\,
      I3 => \gen_k_char[2].eof_err_reg\,
      I4 => \gen_k_char[1].eof_err_reg\,
      I5 => \gen_k_char[3].eof_err_reg\,
      O => \cur_align_err_cnt[2]_i_3__0_n_0\
    );
\cur_align_err_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_ones_return(0),
      Q => cur_align_err_cnt(0),
      R => buffer_ready_n(0)
    );
\cur_align_err_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_ones_return(1),
      Q => cur_align_err_cnt(1),
      R => buffer_ready_n(0)
    );
\cur_align_err_cnt_reg[1]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cur_align_err_cnt[1]_i_2__0_n_0\,
      I1 => \cur_align_err_cnt[1]_i_3__0_n_0\,
      O => count_ones_return(1),
      S => \gen_k_char[0].eof_err_reg\
    );
\cur_align_err_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_ones_return(2),
      Q => cur_align_err_cnt(2),
      R => buffer_ready_n(0)
    );
\cur_align_err_cnt_reg[2]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cur_align_err_cnt[2]_i_2__0_n_0\,
      I1 => \cur_align_err_cnt[2]_i_3__0_n_0\,
      O => count_ones_return(2),
      S => \gen_k_char[0].eof_err_reg\
    );
\gen_k_char[0].eof_err_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[0].eof_err_reg0\,
      Q => \gen_k_char[0].eof_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[0].eomf_err_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => char_is_a(0),
      Q => \gen_k_char[0].eomf_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[1].eof_err_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[1].eof_err_reg0\,
      Q => \gen_k_char[1].eof_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[1].eomf_err_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => char_is_a(1),
      Q => \gen_k_char[1].eomf_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[2].eof_err_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[2].eof_err_reg0\,
      Q => \gen_k_char[2].eof_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[2].eomf_err_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => char_is_a(2),
      Q => \gen_k_char[2].eomf_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[3].eof_err[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => cfg_octets_per_frame(2),
      I1 => cfg_octets_per_frame(3),
      I2 => cfg_octets_per_frame(1),
      I3 => cfg_octets_per_frame(0),
      O => cfg_octets_per_frame_2_sn_1
    );
\gen_k_char[3].eof_err[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0403"
    )
        port map (
      I0 => cfg_octets_per_frame(1),
      I1 => cfg_octets_per_frame(2),
      I2 => cfg_octets_per_frame(3),
      I3 => cfg_octets_per_frame(0),
      O => cfg_octets_per_frame_1_sn_1
    );
\gen_k_char[3].eof_err_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[3].eof_err_reg0\,
      Q => \gen_k_char[3].eof_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[3].eomf_err_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[3].eomf_err_reg0\,
      Q => \gen_k_char[3].eomf_err_reg\,
      R => buffer_ready_n(0)
    );
\gen_k_char[3].eomf_good_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[3].eomf_good_reg0\,
      Q => eomf_good(3),
      R => buffer_ready_n(0)
    );
i_frame_mark: entity work.system_rx_0_jesd204_frame_mark_19
     port map (
      \beat_cnt_frame_reg[0]_0\ => \beat_cnt_frame_reg[0]\(0),
      \beat_cnt_frame_reg[0]_1\ => \beat_cnt_frame_reg[0]_0\,
      \beat_cnt_mf_reg[0]_0\(0) => \beat_cnt_mf_reg[0]\(0),
      beat_cnt_mod_3(1 downto 0) => beat_cnt_mod_3(1 downto 0),
      \beat_cnt_mod_3_reg[0]_0\ => \beat_cnt_mod_3_reg[0]\,
      \beat_cnt_mod_3_reg[1]_0\ => \beat_cnt_mod_3_reg[1]\,
      \beat_cnt_mod_3_reg[1]_1\ => \beat_cnt_mod_3_reg[1]_0\,
      buffer_ready_n(0) => buffer_ready_n(0),
      cfg_octets_per_frame(4 downto 0) => cfg_octets_per_frame(4 downto 0),
      cfg_octets_per_frame_0_sp_1 => cfg_octets_per_frame_0_sn_1,
      cfg_octets_per_frame_2_sp_1 => default_eof(0),
      cfg_octets_per_multiframe(7 downto 0) => cfg_octets_per_multiframe(7 downto 0),
      \cfg_octets_per_multiframe[8]\ => \cfg_octets_per_multiframe[8]\,
      clk => clk,
      \gen_k_char[3].eof_err_reg[3]\ => \gen_k_char[3].eof_err_reg[3]_0\,
      \gen_k_char[3].eof_err_reg[3]_0\ => \gen_k_char[3].eof_err_reg[3]_1\,
      \gen_k_char[3].eof_err_reg[3]_1\ => cfg_octets_per_frame_2_sn_1,
      \gen_k_char[3].eof_err_reg[3]_2\ => cfg_octets_per_frame_1_sn_1
    );
\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => reset,
      I1 => frame_align_err_thresh_met12_in,
      I2 => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1]\,
      O => reset_0
    );
\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_align_err_thresh_met12_in,
      I1 => cgs_ready(0),
      O => frame_align_err_thresh_met3_out
    );
\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => cfg_frame_align_err_threshold(1),
      I2 => cfg_frame_align_err_threshold(0),
      I3 => \^q\(0),
      O => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_10_n_0\
    );
\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(7),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => cfg_frame_align_err_threshold(6),
      O => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_3_n_0\
    );
\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(5),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => cfg_frame_align_err_threshold(4),
      O => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_4_n_0\
    );
\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(3),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => cfg_frame_align_err_threshold(2),
      O => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_5_n_0\
    );
\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => cfg_frame_align_err_threshold(0),
      O => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_6_n_0\
    );
\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => cfg_frame_align_err_threshold(7),
      I2 => cfg_frame_align_err_threshold(6),
      I3 => \^q\(6),
      O => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_7_n_0\
    );
\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => cfg_frame_align_err_threshold(5),
      I2 => cfg_frame_align_err_threshold(4),
      I3 => \^q\(4),
      O => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_8_n_0\
    );
\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => cfg_frame_align_err_threshold(3),
      I2 => cfg_frame_align_err_threshold(2),
      I3 => \^q\(2),
      O => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_9_n_0\
    );
\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => frame_align_err_thresh_met12_in,
      CO(2) => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_n_1\,
      CO(1) => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_n_2\,
      CO(0) => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_3_n_0\,
      DI(2) => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_4_n_0\,
      DI(1) => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_5_n_0\,
      DI(0) => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_6_n_0\,
      O(3 downto 0) => \NLW_mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_7_n_0\,
      S(2) => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_8_n_0\,
      S(1) => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_9_n_0\,
      S(0) => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_rx_frame_align_20 is
  port (
    align_err : out STD_LOGIC;
    align_good : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_octets_per_frame_0_sp_1 : out STD_LOGIC;
    beat_cnt_mod_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \beat_cnt_mod_3_reg[1]\ : out STD_LOGIC;
    cfg_octets_per_frame_4_sp_1 : out STD_LOGIC;
    cfg_octets_per_frame_3_sp_1 : out STD_LOGIC;
    default_eof : out STD_LOGIC_VECTOR ( 0 to 0 );
    \beat_cnt_frame_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cfg_octets_per_multiframe[8]\ : out STD_LOGIC;
    \cfg_octets_per_frame[0]_0\ : out STD_LOGIC;
    frame_align_err_thresh_met5_out : out STD_LOGIC;
    reset_0 : out STD_LOGIC;
    cfg_octets_per_frame_1_sp_1 : out STD_LOGIC;
    cfg_octets_per_frame_2_sp_1 : out STD_LOGIC;
    align_good_reg_0 : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_k_char[2].eof_err_reg0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg0\ : in STD_LOGIC;
    char_is_a : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_k_char[0].eof_err_reg0\ : in STD_LOGIC;
    \gen_k_char[3].eomf_err_reg0\ : in STD_LOGIC;
    \gen_k_char[3].eomf_good_reg0\ : in STD_LOGIC;
    cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_k_char[3].eof_err_reg[3]_0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_1\ : in STD_LOGIC;
    cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]\ : in STD_LOGIC;
    cfg_frame_align_err_threshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0]\ : in STD_LOGIC;
    \beat_cnt_mod_3_reg[1]_0\ : in STD_LOGIC;
    \beat_cnt_mod_3_reg[0]\ : in STD_LOGIC;
    \beat_cnt_frame_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \beat_cnt_mf_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_rx_frame_align_20 : entity is "jesd204_rx_frame_align";
end system_rx_0_jesd204_rx_frame_align_20;

architecture STRUCTURE of system_rx_0_jesd204_rx_frame_align_20 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \align_err_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \align_err_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \align_err_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \align_err_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \align_err_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \align_err_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \align_err_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal align_err_i_1_n_0 : STD_LOGIC;
  signal align_err_i_2_n_0 : STD_LOGIC;
  signal cfg_octets_per_frame_0_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_1_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_2_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_3_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_4_sn_1 : STD_LOGIC;
  signal count_ones_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cur_align_err_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cur_align_err_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal eomf_good : STD_LOGIC_VECTOR ( 3 to 3 );
  signal frame_align_err_thresh_met14_in : STD_LOGIC;
  signal \gen_k_char[0].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[0].eomf_err_reg\ : STD_LOGIC;
  signal \gen_k_char[1].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[1].eomf_err_reg\ : STD_LOGIC;
  signal \gen_k_char[2].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[2].eomf_err_reg\ : STD_LOGIC;
  signal \gen_k_char[3].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err_reg\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_10_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_3_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_4_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_5_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_6_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_7_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_8_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_9_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal \NLW_align_err_cnt_reg[7]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_align_err_cnt_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_k_char[0].eof_err[0]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gen_k_char[1].eof_err[1]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gen_k_char[1].eof_err[1]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gen_k_char[2].eof_err[2]_i_2__2\ : label is "soft_lutpair5";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2\ : label is 11;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  cfg_octets_per_frame_0_sp_1 <= cfg_octets_per_frame_0_sn_1;
  cfg_octets_per_frame_1_sp_1 <= cfg_octets_per_frame_1_sn_1;
  cfg_octets_per_frame_2_sp_1 <= cfg_octets_per_frame_2_sn_1;
  cfg_octets_per_frame_3_sp_1 <= cfg_octets_per_frame_3_sn_1;
  cfg_octets_per_frame_4_sp_1 <= cfg_octets_per_frame_4_sn_1;
\align_err_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2_n_7\,
      I1 => p_0_in_0,
      O => \align_err_cnt[0]_i_1_n_0\
    );
\align_err_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2_n_6\,
      I1 => p_0_in_0,
      O => \align_err_cnt[1]_i_1_n_0\
    );
\align_err_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2_n_5\,
      I1 => p_0_in_0,
      O => \align_err_cnt[2]_i_1_n_0\
    );
\align_err_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2_n_4\,
      I1 => p_0_in_0,
      O => \align_err_cnt[3]_i_1_n_0\
    );
\align_err_cnt[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => cur_align_err_cnt(2),
      O => \align_err_cnt[3]_i_3_n_0\
    );
\align_err_cnt[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => cur_align_err_cnt(1),
      O => \align_err_cnt[3]_i_4_n_0\
    );
\align_err_cnt[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => cur_align_err_cnt(0),
      O => \align_err_cnt[3]_i_5_n_0\
    );
\align_err_cnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4_n_7\,
      I1 => p_0_in_0,
      O => \align_err_cnt[4]_i_1_n_0\
    );
\align_err_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4_n_6\,
      I1 => p_0_in_0,
      O => \align_err_cnt[5]_i_1_n_0\
    );
\align_err_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4_n_5\,
      I1 => p_0_in_0,
      O => \align_err_cnt[6]_i_1_n_0\
    );
\align_err_cnt[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4_n_4\,
      I1 => p_0_in_0,
      O => \align_err_cnt[7]_i_2_n_0\
    );
\align_err_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\align_err_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[1]_i_1_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\align_err_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[2]_i_1_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\align_err_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[3]_i_1_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\align_err_cnt_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \align_err_cnt_reg[3]_i_2_n_0\,
      CO(2) => \align_err_cnt_reg[3]_i_2_n_1\,
      CO(1) => \align_err_cnt_reg[3]_i_2_n_2\,
      CO(0) => \align_err_cnt_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3) => \align_err_cnt_reg[3]_i_2_n_4\,
      O(2) => \align_err_cnt_reg[3]_i_2_n_5\,
      O(1) => \align_err_cnt_reg[3]_i_2_n_6\,
      O(0) => \align_err_cnt_reg[3]_i_2_n_7\,
      S(3) => \^q\(3),
      S(2) => \align_err_cnt[3]_i_3_n_0\,
      S(1) => \align_err_cnt[3]_i_4_n_0\,
      S(0) => \align_err_cnt[3]_i_5_n_0\
    );
\align_err_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[4]_i_1_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\align_err_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[5]_i_1_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\align_err_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[6]_i_1_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\align_err_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[7]_i_2_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\align_err_cnt_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_err_cnt_reg[3]_i_2_n_0\,
      CO(3) => \align_err_cnt_reg[7]_i_4_n_0\,
      CO(2) => \align_err_cnt_reg[7]_i_4_n_1\,
      CO(1) => \align_err_cnt_reg[7]_i_4_n_2\,
      CO(0) => \align_err_cnt_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \align_err_cnt_reg[7]_i_4_n_4\,
      O(2) => \align_err_cnt_reg[7]_i_4_n_5\,
      O(1) => \align_err_cnt_reg[7]_i_4_n_6\,
      O(0) => \align_err_cnt_reg[7]_i_4_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\align_err_cnt_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_err_cnt_reg[7]_i_4_n_0\,
      CO(3 downto 1) => \NLW_align_err_cnt_reg[7]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in_0,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_align_err_cnt_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
align_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_k_char[3].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => align_err_i_2_n_0,
      I3 => \gen_k_char[2].eomf_err_reg\,
      I4 => \gen_k_char[0].eof_err_reg\,
      O => align_err_i_1_n_0
    );
align_err_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_k_char[3].eof_err_reg\,
      I1 => \gen_k_char[1].eof_err_reg\,
      I2 => \gen_k_char[2].eof_err_reg\,
      I3 => \gen_k_char[0].eomf_err_reg\,
      O => align_err_i_2_n_0
    );
align_err_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => align_err_i_1_n_0,
      Q => align_err,
      R => align_good_reg_0
    );
align_good_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => eomf_good(3),
      Q => align_good,
      R => align_good_reg_0
    );
\cur_align_err_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_k_char[1].eof_err_reg\,
      I1 => \cur_align_err_cnt[0]_i_2_n_0\,
      O => count_ones_return(0)
    );
\cur_align_err_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \gen_k_char[3].eof_err_reg\,
      I1 => \gen_k_char[2].eof_err_reg\,
      I2 => \gen_k_char[2].eomf_err_reg\,
      I3 => \gen_k_char[0].eof_err_reg\,
      I4 => \gen_k_char[0].eomf_err_reg\,
      I5 => \gen_k_char[1].eomf_err_reg\,
      O => \cur_align_err_cnt[0]_i_2_n_0\
    );
\cur_align_err_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[0].eomf_err_reg\,
      I3 => \gen_k_char[3].eof_err_reg\,
      I4 => \gen_k_char[1].eof_err_reg\,
      I5 => \gen_k_char[2].eof_err_reg\,
      O => \cur_align_err_cnt[1]_i_2_n_0\
    );
\cur_align_err_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88181178117177E"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[0].eomf_err_reg\,
      I3 => \gen_k_char[3].eof_err_reg\,
      I4 => \gen_k_char[1].eof_err_reg\,
      I5 => \gen_k_char[2].eof_err_reg\,
      O => \cur_align_err_cnt[1]_i_3_n_0\
    );
\cur_align_err_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[3].eof_err_reg\,
      I3 => \gen_k_char[1].eof_err_reg\,
      I4 => \gen_k_char[2].eof_err_reg\,
      I5 => \gen_k_char[0].eomf_err_reg\,
      O => \cur_align_err_cnt[2]_i_2_n_0\
    );
\cur_align_err_cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE8FEE8E880"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[0].eomf_err_reg\,
      I3 => \gen_k_char[2].eof_err_reg\,
      I4 => \gen_k_char[1].eof_err_reg\,
      I5 => \gen_k_char[3].eof_err_reg\,
      O => \cur_align_err_cnt[2]_i_3_n_0\
    );
\cur_align_err_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_ones_return(0),
      Q => cur_align_err_cnt(0),
      R => align_good_reg_0
    );
\cur_align_err_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_ones_return(1),
      Q => cur_align_err_cnt(1),
      R => align_good_reg_0
    );
\cur_align_err_cnt_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cur_align_err_cnt[1]_i_2_n_0\,
      I1 => \cur_align_err_cnt[1]_i_3_n_0\,
      O => count_ones_return(1),
      S => \gen_k_char[0].eof_err_reg\
    );
\cur_align_err_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_ones_return(2),
      Q => cur_align_err_cnt(2),
      R => align_good_reg_0
    );
\cur_align_err_cnt_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cur_align_err_cnt[2]_i_2_n_0\,
      I1 => \cur_align_err_cnt[2]_i_3_n_0\,
      O => count_ones_return(2),
      S => \gen_k_char[0].eof_err_reg\
    );
\gen_k_char[0].eof_err[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFE"
    )
        port map (
      I0 => cfg_octets_per_frame(3),
      I1 => cfg_octets_per_frame(2),
      I2 => cfg_octets_per_frame(1),
      I3 => cfg_octets_per_frame(0),
      O => cfg_octets_per_frame_3_sn_1
    );
\gen_k_char[0].eof_err_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[0].eof_err_reg0\,
      Q => \gen_k_char[0].eof_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[0].eomf_err_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => char_is_a(0),
      Q => \gen_k_char[0].eomf_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[1].eof_err[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD8"
    )
        port map (
      I0 => cfg_octets_per_frame(0),
      I1 => cfg_octets_per_frame(1),
      I2 => cfg_octets_per_frame(2),
      I3 => cfg_octets_per_frame(3),
      I4 => cfg_octets_per_frame_4_sn_1,
      O => \cfg_octets_per_frame[0]_0\
    );
\gen_k_char[1].eof_err[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cfg_octets_per_frame(1),
      I1 => cfg_octets_per_frame(3),
      I2 => cfg_octets_per_frame(2),
      O => cfg_octets_per_frame_1_sn_1
    );
\gen_k_char[1].eof_err[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cfg_octets_per_frame(4),
      I1 => cfg_octets_per_frame(5),
      I2 => cfg_octets_per_frame(6),
      I3 => cfg_octets_per_frame(7),
      O => cfg_octets_per_frame_4_sn_1
    );
\gen_k_char[1].eof_err_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[1].eof_err_reg0\,
      Q => \gen_k_char[1].eof_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[1].eomf_err_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => char_is_a(1),
      Q => \gen_k_char[1].eomf_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[2].eof_err[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cfg_octets_per_frame(2),
      I1 => cfg_octets_per_frame(3),
      I2 => cfg_octets_per_frame(0),
      I3 => cfg_octets_per_frame_4_sn_1,
      O => cfg_octets_per_frame_2_sn_1
    );
\gen_k_char[2].eof_err_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[2].eof_err_reg0\,
      Q => \gen_k_char[2].eof_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[2].eomf_err_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => char_is_a(2),
      Q => \gen_k_char[2].eomf_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[3].eof_err_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[3].eof_err_reg0\,
      Q => \gen_k_char[3].eof_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[3].eomf_err_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[3].eomf_err_reg0\,
      Q => \gen_k_char[3].eomf_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[3].eomf_good_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[3].eomf_good_reg0\,
      Q => eomf_good(3),
      R => align_good_reg_0
    );
i_frame_mark: entity work.system_rx_0_jesd204_frame_mark_27
     port map (
      \beat_cnt_frame_reg[0]_0\ => \beat_cnt_frame_reg[0]\(0),
      \beat_cnt_frame_reg[0]_1\ => \beat_cnt_frame_reg[0]_0\,
      \beat_cnt_frame_reg[2]_0\ => align_good_reg_0,
      \beat_cnt_mf_reg[0]_0\(0) => \beat_cnt_mf_reg[0]\(0),
      beat_cnt_mod_3(1 downto 0) => beat_cnt_mod_3(1 downto 0),
      \beat_cnt_mod_3_reg[0]_0\ => \beat_cnt_mod_3_reg[0]\,
      \beat_cnt_mod_3_reg[1]_0\ => \beat_cnt_mod_3_reg[1]\,
      \beat_cnt_mod_3_reg[1]_1\ => \beat_cnt_mod_3_reg[1]_0\,
      cfg_octets_per_frame(4 downto 0) => cfg_octets_per_frame(4 downto 0),
      cfg_octets_per_frame_0_sp_1 => cfg_octets_per_frame_0_sn_1,
      cfg_octets_per_frame_2_sp_1 => default_eof(0),
      cfg_octets_per_multiframe(7 downto 0) => cfg_octets_per_multiframe(7 downto 0),
      \cfg_octets_per_multiframe[8]\ => \cfg_octets_per_multiframe[8]\,
      clk => clk,
      \gen_k_char[3].eof_err_reg[3]\ => cfg_octets_per_frame_4_sn_1,
      \gen_k_char[3].eof_err_reg[3]_0\ => cfg_octets_per_frame_3_sn_1,
      \gen_k_char[3].eof_err_reg[3]_1\ => \gen_k_char[3].eof_err_reg[3]_0\,
      \gen_k_char[3].eof_err_reg[3]_2\ => \gen_k_char[3].eof_err_reg[3]_1\
    );
\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => reset,
      I1 => frame_align_err_thresh_met14_in,
      I2 => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0]\,
      O => reset_0
    );
\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_align_err_thresh_met14_in,
      I1 => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]\,
      O => frame_align_err_thresh_met5_out
    );
\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(1),
      I1 => \^q\(1),
      I2 => cfg_frame_align_err_threshold(0),
      I3 => \^q\(0),
      O => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_10_n_0\
    );
\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(7),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => cfg_frame_align_err_threshold(6),
      O => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_3_n_0\
    );
\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(5),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => cfg_frame_align_err_threshold(4),
      O => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_4_n_0\
    );
\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(3),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => cfg_frame_align_err_threshold(2),
      O => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_5_n_0\
    );
\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => cfg_frame_align_err_threshold(0),
      O => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_6_n_0\
    );
\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(7),
      I1 => \^q\(7),
      I2 => cfg_frame_align_err_threshold(6),
      I3 => \^q\(6),
      O => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_7_n_0\
    );
\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(5),
      I1 => \^q\(5),
      I2 => cfg_frame_align_err_threshold(4),
      I3 => \^q\(4),
      O => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_8_n_0\
    );
\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(3),
      I1 => \^q\(3),
      I2 => cfg_frame_align_err_threshold(2),
      I3 => \^q\(2),
      O => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_9_n_0\
    );
\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => frame_align_err_thresh_met14_in,
      CO(2) => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_n_1\,
      CO(1) => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_n_2\,
      CO(0) => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_3_n_0\,
      DI(2) => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_4_n_0\,
      DI(1) => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_5_n_0\,
      DI(0) => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_7_n_0\,
      S(2) => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_8_n_0\,
      S(1) => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_9_n_0\,
      S(0) => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_rx_frame_align_4 is
  port (
    align_err : out STD_LOGIC;
    align_good : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_octets_per_frame_0_sp_1 : out STD_LOGIC;
    beat_cnt_mod_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \beat_cnt_mod_3_reg[1]\ : out STD_LOGIC;
    default_eof : out STD_LOGIC_VECTOR ( 0 to 0 );
    \beat_cnt_frame_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cfg_octets_per_multiframe[8]\ : out STD_LOGIC;
    frame_align_err_thresh_met1_out : out STD_LOGIC;
    reset_0 : out STD_LOGIC;
    align_good_reg_0 : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_k_char[2].eof_err_reg0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg0\ : in STD_LOGIC;
    char_is_a : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_k_char[0].eof_err_reg0\ : in STD_LOGIC;
    \gen_k_char[3].eomf_err_reg0\ : in STD_LOGIC;
    \gen_k_char[3].eomf_good_reg0\ : in STD_LOGIC;
    cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_k_char[3].eof_err_reg[3]_0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_1\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_2\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_3\ : in STD_LOGIC;
    cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]\ : in STD_LOGIC;
    cfg_frame_align_err_threshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2]\ : in STD_LOGIC;
    \beat_cnt_mod_3_reg[1]_0\ : in STD_LOGIC;
    \beat_cnt_mod_3_reg[0]\ : in STD_LOGIC;
    \beat_cnt_frame_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \beat_cnt_mf_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_rx_frame_align_4 : entity is "jesd204_rx_frame_align";
end system_rx_0_jesd204_rx_frame_align_4;

architecture STRUCTURE of system_rx_0_jesd204_rx_frame_align_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \align_err_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \align_err_cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \align_err_cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \align_err_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \align_err_cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \align_err_cnt[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \align_err_cnt[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \align_err_cnt[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__1_n_1\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__1_n_2\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__1_n_3\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__1_n_4\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__1_n_5\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__1_n_6\ : STD_LOGIC;
  signal \align_err_cnt_reg[3]_i_2__1_n_7\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__1_n_1\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__1_n_2\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__1_n_3\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__1_n_4\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__1_n_5\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__1_n_6\ : STD_LOGIC;
  signal \align_err_cnt_reg[7]_i_4__1_n_7\ : STD_LOGIC;
  signal \align_err_i_1__1_n_0\ : STD_LOGIC;
  signal \align_err_i_2__1_n_0\ : STD_LOGIC;
  signal cfg_octets_per_frame_0_sn_1 : STD_LOGIC;
  signal count_ones_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cur_align_err_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cur_align_err_cnt[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \cur_align_err_cnt[2]_i_3__1_n_0\ : STD_LOGIC;
  signal eomf_good : STD_LOGIC_VECTOR ( 3 to 3 );
  signal frame_align_err_thresh_met10_in : STD_LOGIC;
  signal \gen_k_char[0].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[0].eomf_err_reg\ : STD_LOGIC;
  signal \gen_k_char[1].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[1].eomf_err_reg\ : STD_LOGIC;
  signal \gen_k_char[2].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[2].eomf_err_reg\ : STD_LOGIC;
  signal \gen_k_char[3].eof_err_reg\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err_reg\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_10_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_3_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_4_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_5_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_6_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_7_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_8_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_9_n_0\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal \NLW_align_err_cnt_reg[7]_i_5__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_align_err_cnt_reg[7]_i_5__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2\ : label is 11;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  cfg_octets_per_frame_0_sp_1 <= cfg_octets_per_frame_0_sn_1;
\align_err_cnt[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2__1_n_7\,
      I1 => p_0_in_0,
      O => \align_err_cnt[0]_i_1__1_n_0\
    );
\align_err_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2__1_n_6\,
      I1 => p_0_in_0,
      O => \align_err_cnt[1]_i_1__1_n_0\
    );
\align_err_cnt[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2__1_n_5\,
      I1 => p_0_in_0,
      O => \align_err_cnt[2]_i_1__1_n_0\
    );
\align_err_cnt[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[3]_i_2__1_n_4\,
      I1 => p_0_in_0,
      O => \align_err_cnt[3]_i_1__1_n_0\
    );
\align_err_cnt[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => cur_align_err_cnt(2),
      O => \align_err_cnt[3]_i_3_n_0\
    );
\align_err_cnt[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => cur_align_err_cnt(1),
      O => \align_err_cnt[3]_i_4_n_0\
    );
\align_err_cnt[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => cur_align_err_cnt(0),
      O => \align_err_cnt[3]_i_5_n_0\
    );
\align_err_cnt[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4__1_n_7\,
      I1 => p_0_in_0,
      O => \align_err_cnt[4]_i_1__1_n_0\
    );
\align_err_cnt[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4__1_n_6\,
      I1 => p_0_in_0,
      O => \align_err_cnt[5]_i_1__1_n_0\
    );
\align_err_cnt[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4__1_n_5\,
      I1 => p_0_in_0,
      O => \align_err_cnt[6]_i_1__1_n_0\
    );
\align_err_cnt[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \align_err_cnt_reg[7]_i_4__1_n_4\,
      I1 => p_0_in_0,
      O => \align_err_cnt[7]_i_2__1_n_0\
    );
\align_err_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\align_err_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\align_err_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\align_err_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\align_err_cnt_reg[3]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \align_err_cnt_reg[3]_i_2__1_n_0\,
      CO(2) => \align_err_cnt_reg[3]_i_2__1_n_1\,
      CO(1) => \align_err_cnt_reg[3]_i_2__1_n_2\,
      CO(0) => \align_err_cnt_reg[3]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3) => \align_err_cnt_reg[3]_i_2__1_n_4\,
      O(2) => \align_err_cnt_reg[3]_i_2__1_n_5\,
      O(1) => \align_err_cnt_reg[3]_i_2__1_n_6\,
      O(0) => \align_err_cnt_reg[3]_i_2__1_n_7\,
      S(3) => \^q\(3),
      S(2) => \align_err_cnt[3]_i_3_n_0\,
      S(1) => \align_err_cnt[3]_i_4_n_0\,
      S(0) => \align_err_cnt[3]_i_5_n_0\
    );
\align_err_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\align_err_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\align_err_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\align_err_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_cnt[7]_i_2__1_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\align_err_cnt_reg[7]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_err_cnt_reg[3]_i_2__1_n_0\,
      CO(3) => \align_err_cnt_reg[7]_i_4__1_n_0\,
      CO(2) => \align_err_cnt_reg[7]_i_4__1_n_1\,
      CO(1) => \align_err_cnt_reg[7]_i_4__1_n_2\,
      CO(0) => \align_err_cnt_reg[7]_i_4__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \align_err_cnt_reg[7]_i_4__1_n_4\,
      O(2) => \align_err_cnt_reg[7]_i_4__1_n_5\,
      O(1) => \align_err_cnt_reg[7]_i_4__1_n_6\,
      O(0) => \align_err_cnt_reg[7]_i_4__1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\align_err_cnt_reg[7]_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_err_cnt_reg[7]_i_4__1_n_0\,
      CO(3 downto 1) => \NLW_align_err_cnt_reg[7]_i_5__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in_0,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_align_err_cnt_reg[7]_i_5__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\align_err_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_k_char[3].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \align_err_i_2__1_n_0\,
      I3 => \gen_k_char[2].eomf_err_reg\,
      I4 => \gen_k_char[0].eof_err_reg\,
      O => \align_err_i_1__1_n_0\
    );
\align_err_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_k_char[3].eof_err_reg\,
      I1 => \gen_k_char[1].eof_err_reg\,
      I2 => \gen_k_char[2].eof_err_reg\,
      I3 => \gen_k_char[0].eomf_err_reg\,
      O => \align_err_i_2__1_n_0\
    );
align_err_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \align_err_i_1__1_n_0\,
      Q => align_err,
      R => align_good_reg_0
    );
align_good_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => eomf_good(3),
      Q => align_good,
      R => align_good_reg_0
    );
\cur_align_err_cnt[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_k_char[1].eof_err_reg\,
      I1 => \cur_align_err_cnt[0]_i_2__1_n_0\,
      O => count_ones_return(0)
    );
\cur_align_err_cnt[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \gen_k_char[3].eof_err_reg\,
      I1 => \gen_k_char[2].eof_err_reg\,
      I2 => \gen_k_char[2].eomf_err_reg\,
      I3 => \gen_k_char[0].eof_err_reg\,
      I4 => \gen_k_char[0].eomf_err_reg\,
      I5 => \gen_k_char[1].eomf_err_reg\,
      O => \cur_align_err_cnt[0]_i_2__1_n_0\
    );
\cur_align_err_cnt[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[0].eomf_err_reg\,
      I3 => \gen_k_char[3].eof_err_reg\,
      I4 => \gen_k_char[1].eof_err_reg\,
      I5 => \gen_k_char[2].eof_err_reg\,
      O => \cur_align_err_cnt[1]_i_2__1_n_0\
    );
\cur_align_err_cnt[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88181178117177E"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[0].eomf_err_reg\,
      I3 => \gen_k_char[3].eof_err_reg\,
      I4 => \gen_k_char[1].eof_err_reg\,
      I5 => \gen_k_char[2].eof_err_reg\,
      O => \cur_align_err_cnt[1]_i_3__1_n_0\
    );
\cur_align_err_cnt[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[3].eof_err_reg\,
      I3 => \gen_k_char[1].eof_err_reg\,
      I4 => \gen_k_char[2].eof_err_reg\,
      I5 => \gen_k_char[0].eomf_err_reg\,
      O => \cur_align_err_cnt[2]_i_2__1_n_0\
    );
\cur_align_err_cnt[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE8FEE8E880"
    )
        port map (
      I0 => \gen_k_char[2].eomf_err_reg\,
      I1 => \gen_k_char[1].eomf_err_reg\,
      I2 => \gen_k_char[0].eomf_err_reg\,
      I3 => \gen_k_char[2].eof_err_reg\,
      I4 => \gen_k_char[1].eof_err_reg\,
      I5 => \gen_k_char[3].eof_err_reg\,
      O => \cur_align_err_cnt[2]_i_3__1_n_0\
    );
\cur_align_err_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_ones_return(0),
      Q => cur_align_err_cnt(0),
      R => align_good_reg_0
    );
\cur_align_err_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_ones_return(1),
      Q => cur_align_err_cnt(1),
      R => align_good_reg_0
    );
\cur_align_err_cnt_reg[1]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cur_align_err_cnt[1]_i_2__1_n_0\,
      I1 => \cur_align_err_cnt[1]_i_3__1_n_0\,
      O => count_ones_return(1),
      S => \gen_k_char[0].eof_err_reg\
    );
\cur_align_err_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_ones_return(2),
      Q => cur_align_err_cnt(2),
      R => align_good_reg_0
    );
\cur_align_err_cnt_reg[2]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cur_align_err_cnt[2]_i_2__1_n_0\,
      I1 => \cur_align_err_cnt[2]_i_3__1_n_0\,
      O => count_ones_return(2),
      S => \gen_k_char[0].eof_err_reg\
    );
\gen_k_char[0].eof_err_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[0].eof_err_reg0\,
      Q => \gen_k_char[0].eof_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[0].eomf_err_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => char_is_a(0),
      Q => \gen_k_char[0].eomf_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[1].eof_err_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[1].eof_err_reg0\,
      Q => \gen_k_char[1].eof_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[1].eomf_err_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => char_is_a(1),
      Q => \gen_k_char[1].eomf_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[2].eof_err_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[2].eof_err_reg0\,
      Q => \gen_k_char[2].eof_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[2].eomf_err_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => char_is_a(2),
      Q => \gen_k_char[2].eomf_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[3].eof_err_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[3].eof_err_reg0\,
      Q => \gen_k_char[3].eof_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[3].eomf_err_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[3].eomf_err_reg0\,
      Q => \gen_k_char[3].eomf_err_reg\,
      R => align_good_reg_0
    );
\gen_k_char[3].eomf_good_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \gen_k_char[3].eomf_good_reg0\,
      Q => eomf_good(3),
      R => align_good_reg_0
    );
i_frame_mark: entity work.system_rx_0_jesd204_frame_mark_11
     port map (
      \beat_cnt_frame_reg[0]_0\ => \beat_cnt_frame_reg[0]\(0),
      \beat_cnt_frame_reg[0]_1\ => \beat_cnt_frame_reg[0]_0\,
      \beat_cnt_frame_reg[2]_0\ => align_good_reg_0,
      \beat_cnt_mf_reg[0]_0\(0) => \beat_cnt_mf_reg[0]\(0),
      beat_cnt_mod_3(1 downto 0) => beat_cnt_mod_3(1 downto 0),
      \beat_cnt_mod_3_reg[0]_0\ => \beat_cnt_mod_3_reg[0]\,
      \beat_cnt_mod_3_reg[1]_0\ => \beat_cnt_mod_3_reg[1]\,
      \beat_cnt_mod_3_reg[1]_1\ => \beat_cnt_mod_3_reg[1]_0\,
      cfg_octets_per_frame(4 downto 0) => cfg_octets_per_frame(4 downto 0),
      cfg_octets_per_frame_0_sp_1 => cfg_octets_per_frame_0_sn_1,
      cfg_octets_per_frame_2_sp_1 => default_eof(0),
      cfg_octets_per_multiframe(7 downto 0) => cfg_octets_per_multiframe(7 downto 0),
      \cfg_octets_per_multiframe[8]\ => \cfg_octets_per_multiframe[8]\,
      clk => clk,
      \gen_k_char[3].eof_err_reg[3]\ => \gen_k_char[3].eof_err_reg[3]_0\,
      \gen_k_char[3].eof_err_reg[3]_0\ => \gen_k_char[3].eof_err_reg[3]_1\,
      \gen_k_char[3].eof_err_reg[3]_1\ => \gen_k_char[3].eof_err_reg[3]_2\,
      \gen_k_char[3].eof_err_reg[3]_2\ => \gen_k_char[3].eof_err_reg[3]_3\
    );
\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => reset,
      I1 => frame_align_err_thresh_met10_in,
      I2 => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2]\,
      O => reset_0
    );
\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_align_err_thresh_met10_in,
      I1 => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]\,
      O => frame_align_err_thresh_met1_out
    );
\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => cfg_frame_align_err_threshold(1),
      I2 => cfg_frame_align_err_threshold(0),
      I3 => \^q\(0),
      O => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_10_n_0\
    );
\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(7),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => cfg_frame_align_err_threshold(6),
      O => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_3_n_0\
    );
\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(5),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => cfg_frame_align_err_threshold(4),
      O => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_4_n_0\
    );
\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(3),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => cfg_frame_align_err_threshold(2),
      O => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_5_n_0\
    );
\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => cfg_frame_align_err_threshold(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => cfg_frame_align_err_threshold(0),
      O => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_6_n_0\
    );
\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => cfg_frame_align_err_threshold(7),
      I2 => cfg_frame_align_err_threshold(6),
      I3 => \^q\(6),
      O => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_7_n_0\
    );
\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => cfg_frame_align_err_threshold(5),
      I2 => cfg_frame_align_err_threshold(4),
      I3 => \^q\(4),
      O => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_8_n_0\
    );
\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => cfg_frame_align_err_threshold(3),
      I2 => cfg_frame_align_err_threshold(2),
      I3 => \^q\(2),
      O => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_9_n_0\
    );
\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => frame_align_err_thresh_met10_in,
      CO(2) => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_n_1\,
      CO(1) => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_n_2\,
      CO(0) => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_3_n_0\,
      DI(2) => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_4_n_0\,
      DI(1) => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_5_n_0\,
      DI(0) => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_6_n_0\,
      O(3 downto 0) => \NLW_mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_7_n_0\,
      S(2) => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_8_n_0\,
      S(1) => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_9_n_0\,
      S(0) => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_rx_lane is
  port (
    buffer_ready_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \frame_align_reg[1]_0\ : out STD_LOGIC;
    \frame_align_reg[0]_0\ : out STD_LOGIC;
    ilas_config_valid_i_reg : out STD_LOGIC;
    cgs_ready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in_data_d1_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \beat_error_count_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    status_lane_frame_align_err_cnt : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_octets_per_frame_2_sp_1 : out STD_LOGIC;
    cfg_octets_per_frame_4_sp_1 : out STD_LOGIC;
    cfg_octets_per_frame_3_sp_1 : out STD_LOGIC;
    cfg_octets_per_frame_0_sp_1 : out STD_LOGIC;
    cfg_octets_per_frame_1_sp_1 : out STD_LOGIC;
    ilas_config_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    frame_align_err_thresh_met5_out : out STD_LOGIC;
    reset_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : out STD_LOGIC;
    ilas_config_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    status_err_statistics_cnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_rd_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    ifs_ready_reg_0 : in STD_LOGIC;
    \frame_align_reg[1]_1\ : in STD_LOGIC;
    \frame_align_reg[0]_1\ : in STD_LOGIC;
    \in_dly_reg[35]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \in_dly_reg[1]\ : in STD_LOGIC;
    \in_data_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_k_char[3].eof_err_reg[3]\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_0\ : in STD_LOGIC;
    cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_frame_align_err_threshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0]\ : in STD_LOGIC;
    cfg_disable_scrambler : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    cgs_beat_has_error : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in_charisk_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \phy_char_err_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    device_clk : in STD_LOGIC;
    \rd_addr_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_rx_0_jesd204_rx_lane;

architecture STRUCTURE of system_rx_0_jesd204_rx_lane is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_err : STD_LOGIC;
  signal align_good : STD_LOGIC;
  signal beat_cnt_frame : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^buffer_ready_n\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cfg_octets_per_frame_0_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_1_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_2_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_3_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_4_sn_1 : STD_LOGIC;
  signal \^cgs_ready\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal char_is_a : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal charisk28_aligned_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_aligned : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^frame_align_reg[0]_0\ : STD_LOGIC;
  signal \^frame_align_reg[1]_0\ : STD_LOGIC;
  signal full_state : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \gen_frame_align.i_frame_align_n_10\ : STD_LOGIC;
  signal \gen_frame_align.i_frame_align_n_13\ : STD_LOGIC;
  signal \gen_frame_align.i_frame_align_n_18\ : STD_LOGIC;
  signal \gen_k_char[0].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[1].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[2].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[3].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_good_reg0\ : STD_LOGIC;
  signal \i___0_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___65_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___65_carry_i_2_n_0\ : STD_LOGIC;
  signal i_cgs_n_3 : STD_LOGIC;
  signal \i_frame_mark/beat_cnt_mod_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_frame_mark/default_eof\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal i_ilas_monitor_n_10 : STD_LOGIC;
  signal i_ilas_monitor_n_11 : STD_LOGIC;
  signal i_ilas_monitor_n_12 : STD_LOGIC;
  signal i_ilas_monitor_n_13 : STD_LOGIC;
  signal i_ilas_monitor_n_5 : STD_LOGIC;
  signal i_ilas_monitor_n_6 : STD_LOGIC;
  signal i_ilas_monitor_n_7 : STD_LOGIC;
  signal i_ilas_monitor_n_8 : STD_LOGIC;
  signal i_ilas_monitor_n_9 : STD_LOGIC;
  signal i_pipeline_stage1_n_35 : STD_LOGIC;
  signal i_pipeline_stage1_n_44 : STD_LOGIC;
  signal i_pipeline_stage1_n_45 : STD_LOGIC;
  signal ilas_monitor_reset : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 27 downto 4 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal \phy_char_err_reg_n_0_[0]\ : STD_LOGIC;
  signal \phy_char_err_reg_n_0_[1]\ : STD_LOGIC;
  signal prev_was_last0 : STD_LOGIC;
  signal state : STD_LOGIC;
  signal \^status_err_statistics_cnt\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_1_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_2_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_3_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_4_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_5_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_6_n_0\ : STD_LOGIC;
  signal swizzle_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_addr_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__6\ : label is 35;
begin
  D(0) <= \^d\(0);
  buffer_ready_n(0) <= \^buffer_ready_n\(0);
  cfg_octets_per_frame_0_sp_1 <= cfg_octets_per_frame_0_sn_1;
  cfg_octets_per_frame_1_sp_1 <= cfg_octets_per_frame_1_sn_1;
  cfg_octets_per_frame_2_sp_1 <= cfg_octets_per_frame_2_sn_1;
  cfg_octets_per_frame_3_sp_1 <= cfg_octets_per_frame_3_sn_1;
  cfg_octets_per_frame_4_sp_1 <= cfg_octets_per_frame_4_sn_1;
  cgs_ready(0) <= \^cgs_ready\(0);
  \frame_align_reg[0]_0\ <= \^frame_align_reg[0]_0\;
  \frame_align_reg[1]_0\ <= \^frame_align_reg[1]_0\;
  status_err_statistics_cnt(31 downto 0) <= \^status_err_statistics_cnt\(31 downto 0);
\frame_align_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \frame_align_reg[0]_1\,
      Q => \^frame_align_reg[0]_0\,
      R => '0'
    );
\frame_align_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \frame_align_reg[1]_1\,
      Q => \^frame_align_reg[1]_0\,
      R => '0'
    );
\gen_frame_align.i_frame_align\: entity work.system_rx_0_jesd204_rx_frame_align_20
     port map (
      Q(7 downto 0) => status_lane_frame_align_err_cnt(7 downto 0),
      SR(0) => i_ilas_monitor_n_5,
      align_err => align_err,
      align_good => align_good,
      align_good_reg_0 => \^buffer_ready_n\(0),
      \beat_cnt_frame_reg[0]\(0) => beat_cnt_frame(0),
      \beat_cnt_frame_reg[0]_0\ => i_ilas_monitor_n_11,
      \beat_cnt_mf_reg[0]\(0) => i_ilas_monitor_n_6,
      beat_cnt_mod_3(1 downto 0) => \i_frame_mark/beat_cnt_mod_3\(1 downto 0),
      \beat_cnt_mod_3_reg[0]\ => i_ilas_monitor_n_12,
      \beat_cnt_mod_3_reg[1]\ => \gen_frame_align.i_frame_align_n_13\,
      \beat_cnt_mod_3_reg[1]_0\ => i_ilas_monitor_n_13,
      cfg_frame_align_err_threshold(7 downto 0) => cfg_frame_align_err_threshold(7 downto 0),
      cfg_octets_per_frame(7 downto 0) => cfg_octets_per_frame(7 downto 0),
      \cfg_octets_per_frame[0]_0\ => cfg_octets_per_frame_0_sn_1,
      cfg_octets_per_frame_0_sp_1 => \gen_frame_align.i_frame_align_n_10\,
      cfg_octets_per_frame_1_sp_1 => cfg_octets_per_frame_1_sn_1,
      cfg_octets_per_frame_2_sp_1 => cfg_octets_per_frame_2_sn_1,
      cfg_octets_per_frame_3_sp_1 => cfg_octets_per_frame_3_sn_1,
      cfg_octets_per_frame_4_sp_1 => cfg_octets_per_frame_4_sn_1,
      cfg_octets_per_multiframe(7 downto 0) => cfg_octets_per_multiframe(7 downto 0),
      \cfg_octets_per_multiframe[8]\ => \gen_frame_align.i_frame_align_n_18\,
      char_is_a(2 downto 0) => char_is_a(2 downto 0),
      clk => clk,
      default_eof(0) => \i_frame_mark/default_eof\(3),
      frame_align_err_thresh_met5_out => frame_align_err_thresh_met5_out,
      \gen_k_char[0].eof_err_reg0\ => \gen_k_char[0].eof_err_reg0\,
      \gen_k_char[1].eof_err_reg0\ => \gen_k_char[1].eof_err_reg0\,
      \gen_k_char[2].eof_err_reg0\ => \gen_k_char[2].eof_err_reg0\,
      \gen_k_char[3].eof_err_reg0\ => \gen_k_char[3].eof_err_reg0\,
      \gen_k_char[3].eof_err_reg[3]_0\ => \gen_k_char[3].eof_err_reg[3]\,
      \gen_k_char[3].eof_err_reg[3]_1\ => \gen_k_char[3].eof_err_reg[3]_0\,
      \gen_k_char[3].eomf_err_reg0\ => \gen_k_char[3].eomf_err_reg0\,
      \gen_k_char[3].eomf_good_reg0\ => \gen_k_char[3].eomf_good_reg0\,
      \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0]\ => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0]\,
      \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]\ => \^cgs_ready\(0),
      reset => reset,
      reset_0 => reset_0
    );
\i___0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(0),
      I1 => \phy_char_err_reg_n_0_[0]\,
      I2 => p_0_in1_in,
      I3 => \^status_err_statistics_cnt\(1),
      O => \i___0_carry_i_1_n_0\
    );
\i___0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(0),
      I1 => p_0_in1_in,
      I2 => \phy_char_err_reg_n_0_[0]\,
      O => \i___0_carry_i_2_n_0\
    );
\i___65_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\,
      I1 => \phy_char_err_reg_n_0_[1]\,
      I2 => p_0_in0_in,
      I3 => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\,
      O => \i___65_carry_i_1_n_0\
    );
\i___65_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\,
      I2 => \phy_char_err_reg_n_0_[1]\,
      O => \i___65_carry_i_2_n_0\
    );
i_align_mux: entity work.system_rx_0_align_mux_21
     port map (
      D(25 downto 2) => \in\(27 downto 4),
      D(1 downto 0) => charisk28_aligned_s(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      clk => clk,
      \in_charisk_d1_reg[3]_0\(3 downto 0) => \in_charisk_d1_reg[3]\(3 downto 0),
      \in_data_d1_reg[31]_0\(7 downto 0) => \in_data_d1_reg[31]\(7 downto 0),
      \in_data_d1_reg[31]_1\(31 downto 0) => \in_data_d1_reg[31]_0\(31 downto 0),
      \in_dly_reg[0]\ => \^frame_align_reg[0]_0\,
      \in_dly_reg[0]_0\ => \^frame_align_reg[1]_0\,
      \in_dly_reg[1]\ => \in_dly_reg[1]\
    );
i_cgs: entity work.system_rx_0_jesd204_rx_cgs_22
     port map (
      \FSM_onehot_state_reg[0]_0\ => \FSM_onehot_state_reg[0]\,
      \FSM_onehot_state_reg[0]_1\ => \FSM_onehot_state_reg[0]_0\,
      \FSM_onehot_state_reg[0]_2\(0) => \FSM_onehot_state_reg[0]_1\(0),
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[2]_0\ => \FSM_onehot_state_reg[2]\,
      SR(0) => i_cgs_n_3,
      \beat_error_count_reg[1]_0\ => \beat_error_count_reg[1]\,
      cgs_beat_has_error => cgs_beat_has_error,
      clk => clk,
      rdy_reg_0 => \^cgs_ready\(0)
    );
i_descrambler: entity work.system_rx_0_jesd204_scrambler_23
     port map (
      Q(0) => full_state(32),
      SS(0) => \^buffer_ready_n\(0),
      cfg_disable_scrambler => cfg_disable_scrambler,
      clk => clk,
      \state_reg[7]_0\(28 downto 21) => data_aligned(31 downto 24),
      \state_reg[7]_0\(20 downto 8) => data_aligned(22 downto 10),
      \state_reg[7]_0\(7 downto 0) => data_aligned(7 downto 0),
      swizzle_out(13 downto 0) => swizzle_out(31 downto 18)
    );
i_elastic_buffer: entity work.system_rx_0_elastic_buffer_24
     port map (
      E(0) => E(0),
      Q(1 downto 0) => wr_addr_reg(7 downto 6),
      SR(0) => \^buffer_ready_n\(0),
      clk => clk,
      device_clk => device_clk,
      \mem_rd_data_reg[27]_0\ => i_ilas_monitor_n_9,
      \mem_rd_data_reg[27]_1\ => i_ilas_monitor_n_8,
      \mem_rd_data_reg[30]_0\ => i_ilas_monitor_n_10,
      \mem_rd_data_reg[30]_1\ => i_ilas_monitor_n_7,
      \mem_rd_data_reg[31]_0\(31 downto 0) => \mem_rd_data_reg[31]\(31 downto 0),
      \rd_addr_reg[7]_0\(0) => \rd_addr_reg[7]\(0),
      swizzle_out(31 downto 0) => swizzle_out(31 downto 0)
    );
i_ilas_monitor: entity work.system_rx_0_jesd204_ilas_monitor_25
     port map (
      Q(32) => ilas_monitor_reset,
      Q(31 downto 0) => data_aligned(31 downto 0),
      SR(0) => \^buffer_ready_n\(0),
      align_err => align_err,
      align_good => align_good,
      \beat_cnt_frame_reg[0]\(0) => beat_cnt_frame(0),
      \beat_cnt_mf_reg[0]\ => \gen_frame_align.i_frame_align_n_18\,
      beat_cnt_mod_3(1 downto 0) => \i_frame_mark/beat_cnt_mod_3\(1 downto 0),
      clk => clk,
      default_eof(0) => \i_frame_mark/default_eof\(3),
      ilas_config_addr(1 downto 0) => ilas_config_addr(1 downto 0),
      ilas_config_data(31 downto 0) => ilas_config_data(31 downto 0),
      ilas_config_valid_i_reg_0 => ilas_config_valid_i_reg,
      ilas_config_valid_i_reg_1 => i_pipeline_stage1_n_45,
      ilas_config_valid_i_reg_2 => i_pipeline_stage1_n_44,
      mem_reg_0_63_27_29(1 downto 0) => wr_addr_reg(7 downto 6),
      prev_was_last0 => prev_was_last0,
      state => state,
      state_reg_0(0) => i_ilas_monitor_n_5,
      state_reg_1(0) => i_ilas_monitor_n_6,
      state_reg_2 => i_ilas_monitor_n_7,
      state_reg_3 => i_ilas_monitor_n_8,
      state_reg_4 => i_ilas_monitor_n_9,
      state_reg_5 => i_ilas_monitor_n_10,
      state_reg_6 => i_ilas_monitor_n_11,
      state_reg_7 => i_ilas_monitor_n_12,
      state_reg_8 => i_ilas_monitor_n_13,
      \wr_addr_reg[0]\ => i_pipeline_stage1_n_35
    );
i_pipeline_stage1: entity work.\system_rx_0_pipeline_stage__parameterized0_26\
     port map (
      D(0) => \^d\(0),
      Q(32) => ilas_monitor_reset,
      Q(31 downto 0) => data_aligned(31 downto 0),
      beat_cnt_mod_3(1 downto 0) => \i_frame_mark/beat_cnt_mod_3\(1 downto 0),
      cfg_disable_scrambler => cfg_disable_scrambler,
      char_is_a(2 downto 0) => char_is_a(2 downto 0),
      clk => clk,
      \gen_k_char[0].eof_err_reg0\ => \gen_k_char[0].eof_err_reg0\,
      \gen_k_char[0].eof_err_reg[0]\ => cfg_octets_per_frame_2_sn_1,
      \gen_k_char[0].eof_err_reg[0]_0\ => cfg_octets_per_frame_3_sn_1,
      \gen_k_char[1].eof_err_reg0\ => \gen_k_char[1].eof_err_reg0\,
      \gen_k_char[1].eof_err_reg[1]\ => cfg_octets_per_frame_0_sn_1,
      \gen_k_char[1].eof_err_reg[1]_0\ => cfg_octets_per_frame_1_sn_1,
      \gen_k_char[2].eof_err_reg0\ => \gen_k_char[2].eof_err_reg0\,
      \gen_k_char[2].eof_err_reg[2]\ => \gen_frame_align.i_frame_align_n_10\,
      \gen_k_char[3].eof_err_reg0\ => \gen_k_char[3].eof_err_reg0\,
      \gen_k_char[3].eof_err_reg[3]\ => \gen_frame_align.i_frame_align_n_13\,
      \gen_k_char[3].eomf_err_reg0\ => \gen_k_char[3].eomf_err_reg0\,
      \gen_k_char[3].eomf_good_reg0\ => \gen_k_char[3].eomf_good_reg0\,
      \gen_k_char[3].eomf_good_reg[3]\ => \gen_frame_align.i_frame_align_n_18\,
      \in_dly_reg[19]_0\ => i_pipeline_stage1_n_44,
      \in_dly_reg[1]_0\ => i_pipeline_stage1_n_45,
      \in_dly_reg[35]_0\(35 downto 28) => \in_dly_reg[35]\(9 downto 2),
      \in_dly_reg[35]_0\(27 downto 4) => \in\(27 downto 4),
      \in_dly_reg[35]_0\(3 downto 2) => \in_dly_reg[35]\(1 downto 0),
      \in_dly_reg[35]_0\(1 downto 0) => charisk28_aligned_s(1 downto 0),
      mem_reg_0_63_9_11(0) => full_state(32),
      prev_was_last0 => prev_was_last0,
      state => state,
      state_reg => i_pipeline_stage1_n_35,
      swizzle_out(17 downto 0) => swizzle_out(17 downto 0)
    );
ifs_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ifs_ready_reg_0,
      Q => \^d\(0),
      R => '0'
    );
\phy_char_err_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(0),
      Q => \phy_char_err_reg_n_0_[0]\,
      R => i_cgs_n_3
    );
\phy_char_err_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(1),
      Q => \phy_char_err_reg_n_0_[1]\,
      R => i_cgs_n_3
    );
\phy_char_err_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(2),
      Q => p_0_in0_in,
      R => i_cgs_n_3
    );
\phy_char_err_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(3),
      Q => p_0_in1_in,
      R => i_cgs_n_3
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^status_err_statistics_cnt\(1),
      DI(0) => '0',
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\,
      S(3 downto 2) => \^status_err_statistics_cnt\(3 downto 2),
      S(1) => \i___0_carry_i_1_n_0\,
      S(0) => \i___0_carry_i_2_n_0\
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(7 downto 4)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(11 downto 8)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(15 downto 12)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(19 downto 16)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(23 downto 20)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(27 downto 24)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0\,
      CO(3) => \NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(31 downto 28)
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\,
      DI(0) => '0',
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5\,
      S(1) => \i___65_carry_i_1_n_0\,
      S(0) => \i___65_carry_i_2_n_0\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0\,
      CO(3) => \NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7\
    );
\status_err_statistics_cnt[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \status_err_statistics_cnt[31]_i_2_n_0\,
      I1 => \status_err_statistics_cnt[31]_i_3_n_0\,
      I2 => \status_err_statistics_cnt[31]_i_4_n_0\,
      I3 => \status_err_statistics_cnt[31]_i_5_n_0\,
      I4 => \status_err_statistics_cnt[31]_i_6_n_0\,
      O => \status_err_statistics_cnt[31]_i_1_n_0\
    );
\status_err_statistics_cnt[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(24),
      I1 => \^status_err_statistics_cnt\(25),
      I2 => \^status_err_statistics_cnt\(22),
      I3 => \^status_err_statistics_cnt\(23),
      I4 => \^status_err_statistics_cnt\(21),
      I5 => \^status_err_statistics_cnt\(20),
      O => \status_err_statistics_cnt[31]_i_2_n_0\
    );
\status_err_statistics_cnt[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(30),
      I1 => \^status_err_statistics_cnt\(31),
      I2 => \^status_err_statistics_cnt\(28),
      I3 => \^status_err_statistics_cnt\(29),
      I4 => \^status_err_statistics_cnt\(27),
      I5 => \^status_err_statistics_cnt\(26),
      O => \status_err_statistics_cnt[31]_i_3_n_0\
    );
\status_err_statistics_cnt[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(7),
      I1 => \^status_err_statistics_cnt\(6),
      I2 => \^status_err_statistics_cnt\(5),
      O => \status_err_statistics_cnt[31]_i_4_n_0\
    );
\status_err_statistics_cnt[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(18),
      I1 => \^status_err_statistics_cnt\(19),
      I2 => \^status_err_statistics_cnt\(16),
      I3 => \^status_err_statistics_cnt\(17),
      I4 => \^status_err_statistics_cnt\(15),
      I5 => \^status_err_statistics_cnt\(14),
      O => \status_err_statistics_cnt[31]_i_5_n_0\
    );
\status_err_statistics_cnt[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(12),
      I1 => \^status_err_statistics_cnt\(13),
      I2 => \^status_err_statistics_cnt\(10),
      I3 => \^status_err_statistics_cnt\(11),
      I4 => \^status_err_statistics_cnt\(9),
      I5 => \^status_err_statistics_cnt\(8),
      O => \status_err_statistics_cnt[31]_i_6_n_0\
    );
\status_err_statistics_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7\,
      Q => \^status_err_statistics_cnt\(0),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5\,
      Q => \^status_err_statistics_cnt\(10),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4\,
      Q => \^status_err_statistics_cnt\(11),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7\,
      Q => \^status_err_statistics_cnt\(12),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6\,
      Q => \^status_err_statistics_cnt\(13),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5\,
      Q => \^status_err_statistics_cnt\(14),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4\,
      Q => \^status_err_statistics_cnt\(15),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7\,
      Q => \^status_err_statistics_cnt\(16),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6\,
      Q => \^status_err_statistics_cnt\(17),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5\,
      Q => \^status_err_statistics_cnt\(18),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4\,
      Q => \^status_err_statistics_cnt\(19),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6\,
      Q => \^status_err_statistics_cnt\(1),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7\,
      Q => \^status_err_statistics_cnt\(20),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6\,
      Q => \^status_err_statistics_cnt\(21),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5\,
      Q => \^status_err_statistics_cnt\(22),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4\,
      Q => \^status_err_statistics_cnt\(23),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7\,
      Q => \^status_err_statistics_cnt\(24),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6\,
      Q => \^status_err_statistics_cnt\(25),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5\,
      Q => \^status_err_statistics_cnt\(26),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4\,
      Q => \^status_err_statistics_cnt\(27),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7\,
      Q => \^status_err_statistics_cnt\(28),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6\,
      Q => \^status_err_statistics_cnt\(29),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5\,
      Q => \^status_err_statistics_cnt\(2),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5\,
      Q => \^status_err_statistics_cnt\(30),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4\,
      Q => \^status_err_statistics_cnt\(31),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4\,
      Q => \^status_err_statistics_cnt\(3),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7\,
      Q => \^status_err_statistics_cnt\(4),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6\,
      Q => \^status_err_statistics_cnt\(5),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5\,
      Q => \^status_err_statistics_cnt\(6),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4\,
      Q => \^status_err_statistics_cnt\(7),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7\,
      Q => \^status_err_statistics_cnt\(8),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6\,
      Q => \^status_err_statistics_cnt\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_rx_lane_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \frame_align_reg[1]_0\ : out STD_LOGIC;
    \frame_align_reg[0]_0\ : out STD_LOGIC;
    ilas_config_valid_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in_data_d1_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \beat_error_count_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    status_lane_frame_align_err_cnt : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_lanes_disable_1_sp_1 : out STD_LOGIC;
    cfg_octets_per_frame_2_sp_1 : out STD_LOGIC;
    cfg_octets_per_frame_1_sp_1 : out STD_LOGIC;
    ilas_config_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    frame_align_err_thresh_met3_out : out STD_LOGIC;
    rdy_reg : out STD_LOGIC;
    reset_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : out STD_LOGIC;
    ilas_config_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    status_err_statistics_cnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_rd_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buffer_release_n_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ifs_ready_reg_0 : in STD_LOGIC;
    \frame_align_reg[1]_1\ : in STD_LOGIC;
    \frame_align_reg[0]_1\ : in STD_LOGIC;
    event_unexpected_lane_state_error_INST_0_i_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in_dly_reg[35]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \in_dly_reg[1]\ : in STD_LOGIC;
    \in_data_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_k_char[0].eof_err_reg[0]\ : in STD_LOGIC;
    cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_lanes_disable : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_k_char[3].eof_err_reg[3]\ : in STD_LOGIC;
    \gen_k_char[0].eof_err_reg[0]_0\ : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg[1]\ : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg[1]_0\ : in STD_LOGIC;
    cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_frame_align_err_threshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1]\ : in STD_LOGIC;
    cfg_disable_scrambler : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    cgs_beat_has_error : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in_charisk_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \phy_char_err_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    device_clk : in STD_LOGIC;
    \rd_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_rx_lane_0 : entity is "jesd204_rx_lane";
end system_rx_0_jesd204_rx_lane_0;

architecture STRUCTURE of system_rx_0_jesd204_rx_lane_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_err : STD_LOGIC;
  signal align_good : STD_LOGIC;
  signal beat_cnt_frame : STD_LOGIC_VECTOR ( 0 to 0 );
  signal buffer_ready_n : STD_LOGIC_VECTOR ( 1 to 1 );
  signal cfg_lanes_disable_1_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_1_sn_1 : STD_LOGIC;
  signal cfg_octets_per_frame_2_sn_1 : STD_LOGIC;
  signal cgs_ready : STD_LOGIC_VECTOR ( 1 to 1 );
  signal char_is_a : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal charisk28_aligned_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_aligned : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^frame_align_reg[0]_0\ : STD_LOGIC;
  signal \^frame_align_reg[1]_0\ : STD_LOGIC;
  signal full_state : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \gen_frame_align.i_frame_align_n_10\ : STD_LOGIC;
  signal \gen_frame_align.i_frame_align_n_13\ : STD_LOGIC;
  signal \gen_frame_align.i_frame_align_n_18\ : STD_LOGIC;
  signal \gen_k_char[0].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[1].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[2].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[3].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_good_reg0\ : STD_LOGIC;
  signal \i___0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___65_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___65_carry_i_2__0_n_0\ : STD_LOGIC;
  signal i_cgs_n_3 : STD_LOGIC;
  signal \i_frame_mark/beat_cnt_mod_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_frame_mark/default_eof\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal i_ilas_monitor_n_10 : STD_LOGIC;
  signal i_ilas_monitor_n_11 : STD_LOGIC;
  signal i_ilas_monitor_n_12 : STD_LOGIC;
  signal i_ilas_monitor_n_13 : STD_LOGIC;
  signal i_ilas_monitor_n_14 : STD_LOGIC;
  signal i_ilas_monitor_n_6 : STD_LOGIC;
  signal i_ilas_monitor_n_7 : STD_LOGIC;
  signal i_ilas_monitor_n_8 : STD_LOGIC;
  signal i_ilas_monitor_n_9 : STD_LOGIC;
  signal i_pipeline_stage1_n_37 : STD_LOGIC;
  signal i_pipeline_stage1_n_44 : STD_LOGIC;
  signal i_pipeline_stage1_n_45 : STD_LOGIC;
  signal ilas_monitor_reset : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 27 downto 4 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal \phy_char_err_reg_n_0_[0]\ : STD_LOGIC;
  signal \phy_char_err_reg_n_0_[1]\ : STD_LOGIC;
  signal prev_was_last0 : STD_LOGIC;
  signal state : STD_LOGIC;
  signal \^status_err_statistics_cnt\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_6__0_n_0\ : STD_LOGIC;
  signal swizzle_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_addr_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__6\ : label is 35;
begin
  D(0) <= \^d\(0);
  cfg_lanes_disable_1_sp_1 <= cfg_lanes_disable_1_sn_1;
  cfg_octets_per_frame_1_sp_1 <= cfg_octets_per_frame_1_sn_1;
  cfg_octets_per_frame_2_sp_1 <= cfg_octets_per_frame_2_sn_1;
  \frame_align_reg[0]_0\ <= \^frame_align_reg[0]_0\;
  \frame_align_reg[1]_0\ <= \^frame_align_reg[1]_0\;
  status_err_statistics_cnt(31 downto 0) <= \^status_err_statistics_cnt\(31 downto 0);
\frame_align_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \frame_align_reg[0]_1\,
      Q => \^frame_align_reg[0]_0\,
      R => '0'
    );
\frame_align_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \frame_align_reg[1]_1\,
      Q => \^frame_align_reg[1]_0\,
      R => '0'
    );
\gen_frame_align.i_frame_align\: entity work.system_rx_0_jesd204_rx_frame_align_12
     port map (
      Q(7 downto 0) => status_lane_frame_align_err_cnt(7 downto 0),
      SR(0) => i_ilas_monitor_n_6,
      align_err => align_err,
      align_good => align_good,
      \beat_cnt_frame_reg[0]\(0) => beat_cnt_frame(0),
      \beat_cnt_frame_reg[0]_0\ => i_ilas_monitor_n_12,
      \beat_cnt_mf_reg[0]\(0) => i_ilas_monitor_n_7,
      beat_cnt_mod_3(1 downto 0) => \i_frame_mark/beat_cnt_mod_3\(1 downto 0),
      \beat_cnt_mod_3_reg[0]\ => i_ilas_monitor_n_13,
      \beat_cnt_mod_3_reg[1]\ => \gen_frame_align.i_frame_align_n_13\,
      \beat_cnt_mod_3_reg[1]_0\ => i_ilas_monitor_n_14,
      buffer_ready_n(0) => buffer_ready_n(1),
      cfg_frame_align_err_threshold(7 downto 0) => cfg_frame_align_err_threshold(7 downto 0),
      cfg_octets_per_frame(4 downto 0) => cfg_octets_per_frame(4 downto 0),
      cfg_octets_per_frame_0_sp_1 => \gen_frame_align.i_frame_align_n_10\,
      cfg_octets_per_frame_1_sp_1 => cfg_octets_per_frame_1_sn_1,
      cfg_octets_per_frame_2_sp_1 => cfg_octets_per_frame_2_sn_1,
      cfg_octets_per_multiframe(7 downto 0) => cfg_octets_per_multiframe(7 downto 0),
      \cfg_octets_per_multiframe[8]\ => \gen_frame_align.i_frame_align_n_18\,
      cgs_ready(0) => cgs_ready(1),
      char_is_a(2 downto 0) => char_is_a(2 downto 0),
      clk => clk,
      default_eof(0) => \i_frame_mark/default_eof\(3),
      frame_align_err_thresh_met3_out => frame_align_err_thresh_met3_out,
      \gen_k_char[0].eof_err_reg0\ => \gen_k_char[0].eof_err_reg0\,
      \gen_k_char[1].eof_err_reg0\ => \gen_k_char[1].eof_err_reg0\,
      \gen_k_char[2].eof_err_reg0\ => \gen_k_char[2].eof_err_reg0\,
      \gen_k_char[3].eof_err_reg0\ => \gen_k_char[3].eof_err_reg0\,
      \gen_k_char[3].eof_err_reg[3]_0\ => \gen_k_char[3].eof_err_reg[3]\,
      \gen_k_char[3].eof_err_reg[3]_1\ => \gen_k_char[0].eof_err_reg[0]_0\,
      \gen_k_char[3].eomf_err_reg0\ => \gen_k_char[3].eomf_err_reg0\,
      \gen_k_char[3].eomf_good_reg0\ => \gen_k_char[3].eomf_good_reg0\,
      \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1]\ => \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1]\,
      reset => reset,
      reset_0 => reset_0
    );
\i___0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(0),
      I1 => \phy_char_err_reg_n_0_[0]\,
      I2 => p_0_in1_in,
      I3 => \^status_err_statistics_cnt\(1),
      O => \i___0_carry_i_1__0_n_0\
    );
\i___0_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(0),
      I1 => p_0_in1_in,
      I2 => \phy_char_err_reg_n_0_[0]\,
      O => \i___0_carry_i_2__0_n_0\
    );
\i___65_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\,
      I1 => \phy_char_err_reg_n_0_[1]\,
      I2 => p_0_in0_in,
      I3 => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\,
      O => \i___65_carry_i_1__0_n_0\
    );
\i___65_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\,
      I2 => \phy_char_err_reg_n_0_[1]\,
      O => \i___65_carry_i_2__0_n_0\
    );
i_align_mux: entity work.system_rx_0_align_mux_13
     port map (
      D(25 downto 2) => \in\(27 downto 4),
      D(1 downto 0) => charisk28_aligned_s(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      clk => clk,
      \in_charisk_d1_reg[3]_0\(3 downto 0) => \in_charisk_d1_reg[3]\(3 downto 0),
      \in_data_d1_reg[31]_0\(7 downto 0) => \in_data_d1_reg[31]\(7 downto 0),
      \in_data_d1_reg[31]_1\(31 downto 0) => \in_data_d1_reg[31]_0\(31 downto 0),
      \in_dly_reg[0]\ => \^frame_align_reg[0]_0\,
      \in_dly_reg[0]_0\ => \^frame_align_reg[1]_0\,
      \in_dly_reg[1]\ => \in_dly_reg[1]\
    );
i_cgs: entity work.system_rx_0_jesd204_rx_cgs_14
     port map (
      \FSM_onehot_state_reg[0]_0\ => \FSM_onehot_state_reg[0]\,
      \FSM_onehot_state_reg[0]_1\ => \FSM_onehot_state_reg[0]_0\,
      \FSM_onehot_state_reg[0]_2\(0) => \FSM_onehot_state_reg[0]_1\(0),
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[2]_0\ => \FSM_onehot_state_reg[2]\,
      SR(0) => i_cgs_n_3,
      \beat_error_count_reg[1]_0\ => \beat_error_count_reg[1]\,
      cfg_lanes_disable(1 downto 0) => cfg_lanes_disable(1 downto 0),
      cgs_beat_has_error => cgs_beat_has_error,
      cgs_ready(0) => cgs_ready(1),
      clk => clk,
      event_unexpected_lane_state_error_INST_0_i_1(0) => event_unexpected_lane_state_error_INST_0_i_1(0),
      rdy_reg_0 => rdy_reg
    );
i_descrambler: entity work.system_rx_0_jesd204_scrambler_15
     port map (
      Q(0) => full_state(32),
      SR(0) => buffer_ready_n(1),
      cfg_disable_scrambler => cfg_disable_scrambler,
      clk => clk,
      \state_reg[7]_0\(28 downto 21) => data_aligned(31 downto 24),
      \state_reg[7]_0\(20 downto 8) => data_aligned(22 downto 10),
      \state_reg[7]_0\(7 downto 0) => data_aligned(7 downto 0),
      swizzle_out(13 downto 0) => swizzle_out(31 downto 18)
    );
i_elastic_buffer: entity work.system_rx_0_elastic_buffer_16
     port map (
      E(0) => E(0),
      Q(1 downto 0) => wr_addr_reg(7 downto 6),
      SR(0) => buffer_ready_n(1),
      clk => clk,
      device_clk => device_clk,
      \mem_rd_data_reg[27]_0\ => i_ilas_monitor_n_10,
      \mem_rd_data_reg[27]_1\ => i_ilas_monitor_n_9,
      \mem_rd_data_reg[30]_0\ => i_ilas_monitor_n_11,
      \mem_rd_data_reg[30]_1\ => i_ilas_monitor_n_8,
      \mem_rd_data_reg[31]_0\(31 downto 0) => \mem_rd_data_reg[31]\(31 downto 0),
      \rd_addr_reg[0]_0\(0) => \rd_addr_reg[0]\(0),
      swizzle_out(31 downto 0) => swizzle_out(31 downto 0)
    );
i_ilas_monitor: entity work.system_rx_0_jesd204_ilas_monitor_17
     port map (
      Q(32) => ilas_monitor_reset,
      Q(31 downto 0) => data_aligned(31 downto 0),
      SR(0) => buffer_ready_n(1),
      align_err => align_err,
      align_good => align_good,
      \beat_cnt_frame_reg[0]\(0) => beat_cnt_frame(0),
      \beat_cnt_mf_reg[0]\ => \gen_frame_align.i_frame_align_n_18\,
      beat_cnt_mod_3(1 downto 0) => \i_frame_mark/beat_cnt_mod_3\(1 downto 0),
      buffer_release_n_reg(0) => buffer_release_n_reg(0),
      cfg_lanes_disable(1 downto 0) => cfg_lanes_disable(1 downto 0),
      cfg_lanes_disable_1_sp_1 => cfg_lanes_disable_1_sn_1,
      clk => clk,
      default_eof(0) => \i_frame_mark/default_eof\(3),
      ilas_config_addr(1 downto 0) => ilas_config_addr(1 downto 0),
      ilas_config_data(31 downto 0) => ilas_config_data(31 downto 0),
      ilas_config_valid_i_reg_0 => ilas_config_valid_i_reg,
      ilas_config_valid_i_reg_1 => i_pipeline_stage1_n_45,
      ilas_config_valid_i_reg_2 => i_pipeline_stage1_n_44,
      mem_reg_0_63_27_29(1 downto 0) => wr_addr_reg(7 downto 6),
      prev_was_last0 => prev_was_last0,
      state => state,
      state_reg_0(0) => i_ilas_monitor_n_6,
      state_reg_1(0) => i_ilas_monitor_n_7,
      state_reg_2 => i_ilas_monitor_n_8,
      state_reg_3 => i_ilas_monitor_n_9,
      state_reg_4 => i_ilas_monitor_n_10,
      state_reg_5 => i_ilas_monitor_n_11,
      state_reg_6 => i_ilas_monitor_n_12,
      state_reg_7 => i_ilas_monitor_n_13,
      state_reg_8 => i_ilas_monitor_n_14,
      \wr_addr_reg[7]\ => i_pipeline_stage1_n_37
    );
i_pipeline_stage1: entity work.\system_rx_0_pipeline_stage__parameterized0_18\
     port map (
      D(0) => \^d\(0),
      Q(32) => ilas_monitor_reset,
      Q(31 downto 0) => data_aligned(31 downto 0),
      beat_cnt_mod_3(1 downto 0) => \i_frame_mark/beat_cnt_mod_3\(1 downto 0),
      cfg_disable_scrambler => cfg_disable_scrambler,
      char_is_a(2 downto 0) => char_is_a(2 downto 0),
      clk => clk,
      \gen_k_char[0].eof_err_reg0\ => \gen_k_char[0].eof_err_reg0\,
      \gen_k_char[0].eof_err_reg[0]\ => \gen_k_char[0].eof_err_reg[0]\,
      \gen_k_char[0].eof_err_reg[0]_0\ => \gen_k_char[0].eof_err_reg[0]_0\,
      \gen_k_char[1].eof_err_reg0\ => \gen_k_char[1].eof_err_reg0\,
      \gen_k_char[1].eof_err_reg[1]\ => \gen_k_char[1].eof_err_reg[1]\,
      \gen_k_char[1].eof_err_reg[1]_0\ => \gen_k_char[1].eof_err_reg[1]_0\,
      \gen_k_char[2].eof_err_reg0\ => \gen_k_char[2].eof_err_reg0\,
      \gen_k_char[2].eof_err_reg[2]\ => \gen_frame_align.i_frame_align_n_10\,
      \gen_k_char[3].eof_err_reg0\ => \gen_k_char[3].eof_err_reg0\,
      \gen_k_char[3].eof_err_reg[3]\ => \gen_frame_align.i_frame_align_n_13\,
      \gen_k_char[3].eomf_err_reg0\ => \gen_k_char[3].eomf_err_reg0\,
      \gen_k_char[3].eomf_good_reg0\ => \gen_k_char[3].eomf_good_reg0\,
      \gen_k_char[3].eomf_good_reg[3]\ => \gen_frame_align.i_frame_align_n_18\,
      \in_dly_reg[19]_0\ => i_pipeline_stage1_n_44,
      \in_dly_reg[1]_0\ => i_pipeline_stage1_n_45,
      \in_dly_reg[35]_0\(35 downto 28) => \in_dly_reg[35]\(9 downto 2),
      \in_dly_reg[35]_0\(27 downto 4) => \in\(27 downto 4),
      \in_dly_reg[35]_0\(3 downto 2) => \in_dly_reg[35]\(1 downto 0),
      \in_dly_reg[35]_0\(1 downto 0) => charisk28_aligned_s(1 downto 0),
      mem_reg_0_63_9_11(0) => full_state(32),
      prev_was_last0 => prev_was_last0,
      state => state,
      state_reg => i_pipeline_stage1_n_37,
      swizzle_out(17 downto 0) => swizzle_out(17 downto 0)
    );
ifs_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ifs_ready_reg_0,
      Q => \^d\(0),
      R => '0'
    );
\phy_char_err_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(0),
      Q => \phy_char_err_reg_n_0_[0]\,
      R => i_cgs_n_3
    );
\phy_char_err_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(1),
      Q => \phy_char_err_reg_n_0_[1]\,
      R => i_cgs_n_3
    );
\phy_char_err_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(2),
      Q => p_0_in0_in,
      R => i_cgs_n_3
    );
\phy_char_err_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(3),
      Q => p_0_in1_in,
      R => i_cgs_n_3
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^status_err_statistics_cnt\(1),
      DI(0) => '0',
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\,
      S(3 downto 2) => \^status_err_statistics_cnt\(3 downto 2),
      S(1) => \i___0_carry_i_1__0_n_0\,
      S(0) => \i___0_carry_i_2__0_n_0\
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(7 downto 4)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(11 downto 8)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(15 downto 12)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(19 downto 16)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(23 downto 20)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(27 downto 24)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0\,
      CO(3) => \NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(31 downto 28)
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\,
      DI(0) => '0',
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5\,
      S(1) => \i___65_carry_i_1__0_n_0\,
      S(0) => \i___65_carry_i_2__0_n_0\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0\,
      CO(3) => \NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7\
    );
\status_err_statistics_cnt[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \status_err_statistics_cnt[31]_i_2__0_n_0\,
      I1 => \status_err_statistics_cnt[31]_i_3__0_n_0\,
      I2 => \status_err_statistics_cnt[31]_i_4__0_n_0\,
      I3 => \status_err_statistics_cnt[31]_i_5__0_n_0\,
      I4 => \status_err_statistics_cnt[31]_i_6__0_n_0\,
      O => \status_err_statistics_cnt[31]_i_1__0_n_0\
    );
\status_err_statistics_cnt[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(24),
      I1 => \^status_err_statistics_cnt\(25),
      I2 => \^status_err_statistics_cnt\(22),
      I3 => \^status_err_statistics_cnt\(23),
      I4 => \^status_err_statistics_cnt\(21),
      I5 => \^status_err_statistics_cnt\(20),
      O => \status_err_statistics_cnt[31]_i_2__0_n_0\
    );
\status_err_statistics_cnt[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(30),
      I1 => \^status_err_statistics_cnt\(31),
      I2 => \^status_err_statistics_cnt\(28),
      I3 => \^status_err_statistics_cnt\(29),
      I4 => \^status_err_statistics_cnt\(27),
      I5 => \^status_err_statistics_cnt\(26),
      O => \status_err_statistics_cnt[31]_i_3__0_n_0\
    );
\status_err_statistics_cnt[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(7),
      I1 => \^status_err_statistics_cnt\(6),
      I2 => \^status_err_statistics_cnt\(5),
      O => \status_err_statistics_cnt[31]_i_4__0_n_0\
    );
\status_err_statistics_cnt[31]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(18),
      I1 => \^status_err_statistics_cnt\(19),
      I2 => \^status_err_statistics_cnt\(16),
      I3 => \^status_err_statistics_cnt\(17),
      I4 => \^status_err_statistics_cnt\(15),
      I5 => \^status_err_statistics_cnt\(14),
      O => \status_err_statistics_cnt[31]_i_5__0_n_0\
    );
\status_err_statistics_cnt[31]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(12),
      I1 => \^status_err_statistics_cnt\(13),
      I2 => \^status_err_statistics_cnt\(10),
      I3 => \^status_err_statistics_cnt\(11),
      I4 => \^status_err_statistics_cnt\(9),
      I5 => \^status_err_statistics_cnt\(8),
      O => \status_err_statistics_cnt[31]_i_6__0_n_0\
    );
\status_err_statistics_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7\,
      Q => \^status_err_statistics_cnt\(0),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5\,
      Q => \^status_err_statistics_cnt\(10),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4\,
      Q => \^status_err_statistics_cnt\(11),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7\,
      Q => \^status_err_statistics_cnt\(12),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6\,
      Q => \^status_err_statistics_cnt\(13),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5\,
      Q => \^status_err_statistics_cnt\(14),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4\,
      Q => \^status_err_statistics_cnt\(15),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7\,
      Q => \^status_err_statistics_cnt\(16),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6\,
      Q => \^status_err_statistics_cnt\(17),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5\,
      Q => \^status_err_statistics_cnt\(18),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4\,
      Q => \^status_err_statistics_cnt\(19),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6\,
      Q => \^status_err_statistics_cnt\(1),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7\,
      Q => \^status_err_statistics_cnt\(20),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6\,
      Q => \^status_err_statistics_cnt\(21),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5\,
      Q => \^status_err_statistics_cnt\(22),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4\,
      Q => \^status_err_statistics_cnt\(23),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7\,
      Q => \^status_err_statistics_cnt\(24),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6\,
      Q => \^status_err_statistics_cnt\(25),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5\,
      Q => \^status_err_statistics_cnt\(26),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4\,
      Q => \^status_err_statistics_cnt\(27),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7\,
      Q => \^status_err_statistics_cnt\(28),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6\,
      Q => \^status_err_statistics_cnt\(29),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5\,
      Q => \^status_err_statistics_cnt\(2),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5\,
      Q => \^status_err_statistics_cnt\(30),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4\,
      Q => \^status_err_statistics_cnt\(31),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4\,
      Q => \^status_err_statistics_cnt\(3),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7\,
      Q => \^status_err_statistics_cnt\(4),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6\,
      Q => \^status_err_statistics_cnt\(5),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5\,
      Q => \^status_err_statistics_cnt\(6),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4\,
      Q => \^status_err_statistics_cnt\(7),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7\,
      Q => \^status_err_statistics_cnt\(8),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__0_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6\,
      Q => \^status_err_statistics_cnt\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_rx_lane_1 is
  port (
    buffer_ready_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \frame_align_reg[1]_0\ : out STD_LOGIC;
    \frame_align_reg[0]_0\ : out STD_LOGIC;
    ilas_config_valid_i_reg : out STD_LOGIC;
    cgs_ready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in_data_d1_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \beat_error_count_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    status_lane_frame_align_err_cnt : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ilas_config_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    frame_align_err_thresh_met1_out : out STD_LOGIC;
    \mode_8b10b.unexpected_lane_state_error06_in\ : out STD_LOGIC;
    reset_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : out STD_LOGIC;
    ilas_config_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    status_err_statistics_cnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_rd_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    ifs_ready_reg_0 : in STD_LOGIC;
    \frame_align_reg[1]_1\ : in STD_LOGIC;
    \frame_align_reg[0]_1\ : in STD_LOGIC;
    \in_dly_reg[35]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \in_dly_reg[1]\ : in STD_LOGIC;
    \in_data_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_k_char[0].eof_err_reg[0]\ : in STD_LOGIC;
    cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_k_char[3].eof_err_reg[3]\ : in STD_LOGIC;
    \gen_k_char[0].eof_err_reg[0]_0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_1\ : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg[1]\ : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg[1]_0\ : in STD_LOGIC;
    cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_lanes_disable : in STD_LOGIC_VECTOR ( 1 downto 0 );
    event_unexpected_lane_state_error : in STD_LOGIC;
    event_unexpected_lane_state_error_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_frame_align_err_threshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2]\ : in STD_LOGIC;
    cfg_disable_scrambler : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    cgs_beat_has_error : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in_charisk_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \phy_char_err_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    device_clk : in STD_LOGIC;
    \rd_addr_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_rx_lane_1 : entity is "jesd204_rx_lane";
end system_rx_0_jesd204_rx_lane_1;

architecture STRUCTURE of system_rx_0_jesd204_rx_lane_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_err : STD_LOGIC;
  signal align_good : STD_LOGIC;
  signal beat_cnt_frame : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^buffer_ready_n\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cgs_ready\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal char_is_a : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal charisk28_aligned_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_aligned : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^frame_align_reg[0]_0\ : STD_LOGIC;
  signal \^frame_align_reg[1]_0\ : STD_LOGIC;
  signal full_state : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \gen_frame_align.i_frame_align_n_10\ : STD_LOGIC;
  signal \gen_frame_align.i_frame_align_n_13\ : STD_LOGIC;
  signal \gen_frame_align.i_frame_align_n_16\ : STD_LOGIC;
  signal \gen_k_char[0].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[1].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[2].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[3].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_good_reg0\ : STD_LOGIC;
  signal \i___0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i___65_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i___65_carry_i_2__1_n_0\ : STD_LOGIC;
  signal i_cgs_n_3 : STD_LOGIC;
  signal \i_frame_mark/beat_cnt_mod_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_frame_mark/default_eof\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal i_ilas_monitor_n_10 : STD_LOGIC;
  signal i_ilas_monitor_n_11 : STD_LOGIC;
  signal i_ilas_monitor_n_12 : STD_LOGIC;
  signal i_ilas_monitor_n_13 : STD_LOGIC;
  signal i_ilas_monitor_n_5 : STD_LOGIC;
  signal i_ilas_monitor_n_6 : STD_LOGIC;
  signal i_ilas_monitor_n_7 : STD_LOGIC;
  signal i_ilas_monitor_n_8 : STD_LOGIC;
  signal i_ilas_monitor_n_9 : STD_LOGIC;
  signal i_pipeline_stage1_n_37 : STD_LOGIC;
  signal i_pipeline_stage1_n_44 : STD_LOGIC;
  signal i_pipeline_stage1_n_45 : STD_LOGIC;
  signal ilas_monitor_reset : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 27 downto 4 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal \phy_char_err_reg_n_0_[0]\ : STD_LOGIC;
  signal \phy_char_err_reg_n_0_[1]\ : STD_LOGIC;
  signal prev_was_last0 : STD_LOGIC;
  signal state : STD_LOGIC;
  signal \^status_err_statistics_cnt\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_6__1_n_0\ : STD_LOGIC;
  signal swizzle_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_addr_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__6\ : label is 35;
begin
  D(0) <= \^d\(0);
  buffer_ready_n(0) <= \^buffer_ready_n\(0);
  cgs_ready(0) <= \^cgs_ready\(0);
  \frame_align_reg[0]_0\ <= \^frame_align_reg[0]_0\;
  \frame_align_reg[1]_0\ <= \^frame_align_reg[1]_0\;
  status_err_statistics_cnt(31 downto 0) <= \^status_err_statistics_cnt\(31 downto 0);
\frame_align_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \frame_align_reg[0]_1\,
      Q => \^frame_align_reg[0]_0\,
      R => '0'
    );
\frame_align_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \frame_align_reg[1]_1\,
      Q => \^frame_align_reg[1]_0\,
      R => '0'
    );
\gen_frame_align.i_frame_align\: entity work.system_rx_0_jesd204_rx_frame_align_4
     port map (
      Q(7 downto 0) => status_lane_frame_align_err_cnt(7 downto 0),
      SR(0) => i_ilas_monitor_n_5,
      align_err => align_err,
      align_good => align_good,
      align_good_reg_0 => \^buffer_ready_n\(0),
      \beat_cnt_frame_reg[0]\(0) => beat_cnt_frame(0),
      \beat_cnt_frame_reg[0]_0\ => i_ilas_monitor_n_11,
      \beat_cnt_mf_reg[0]\(0) => i_ilas_monitor_n_6,
      beat_cnt_mod_3(1 downto 0) => \i_frame_mark/beat_cnt_mod_3\(1 downto 0),
      \beat_cnt_mod_3_reg[0]\ => i_ilas_monitor_n_12,
      \beat_cnt_mod_3_reg[1]\ => \gen_frame_align.i_frame_align_n_13\,
      \beat_cnt_mod_3_reg[1]_0\ => i_ilas_monitor_n_13,
      cfg_frame_align_err_threshold(7 downto 0) => cfg_frame_align_err_threshold(7 downto 0),
      cfg_octets_per_frame(4 downto 0) => cfg_octets_per_frame(4 downto 0),
      cfg_octets_per_frame_0_sp_1 => \gen_frame_align.i_frame_align_n_10\,
      cfg_octets_per_multiframe(7 downto 0) => cfg_octets_per_multiframe(7 downto 0),
      \cfg_octets_per_multiframe[8]\ => \gen_frame_align.i_frame_align_n_16\,
      char_is_a(2 downto 0) => char_is_a(2 downto 0),
      clk => clk,
      default_eof(0) => \i_frame_mark/default_eof\(3),
      frame_align_err_thresh_met1_out => frame_align_err_thresh_met1_out,
      \gen_k_char[0].eof_err_reg0\ => \gen_k_char[0].eof_err_reg0\,
      \gen_k_char[1].eof_err_reg0\ => \gen_k_char[1].eof_err_reg0\,
      \gen_k_char[2].eof_err_reg0\ => \gen_k_char[2].eof_err_reg0\,
      \gen_k_char[3].eof_err_reg0\ => \gen_k_char[3].eof_err_reg0\,
      \gen_k_char[3].eof_err_reg[3]_0\ => \gen_k_char[3].eof_err_reg[3]\,
      \gen_k_char[3].eof_err_reg[3]_1\ => \gen_k_char[0].eof_err_reg[0]_0\,
      \gen_k_char[3].eof_err_reg[3]_2\ => \gen_k_char[3].eof_err_reg[3]_0\,
      \gen_k_char[3].eof_err_reg[3]_3\ => \gen_k_char[3].eof_err_reg[3]_1\,
      \gen_k_char[3].eomf_err_reg0\ => \gen_k_char[3].eomf_err_reg0\,
      \gen_k_char[3].eomf_good_reg0\ => \gen_k_char[3].eomf_good_reg0\,
      \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2]\ => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2]\,
      \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]\ => \^cgs_ready\(0),
      reset => reset,
      reset_0 => reset_0
    );
\i___0_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(0),
      I1 => \phy_char_err_reg_n_0_[0]\,
      I2 => p_0_in1_in,
      I3 => \^status_err_statistics_cnt\(1),
      O => \i___0_carry_i_1__1_n_0\
    );
\i___0_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(0),
      I1 => p_0_in1_in,
      I2 => \phy_char_err_reg_n_0_[0]\,
      O => \i___0_carry_i_2__1_n_0\
    );
\i___65_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\,
      I1 => \phy_char_err_reg_n_0_[1]\,
      I2 => p_0_in0_in,
      I3 => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\,
      O => \i___65_carry_i_1__1_n_0\
    );
\i___65_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\,
      I2 => \phy_char_err_reg_n_0_[1]\,
      O => \i___65_carry_i_2__1_n_0\
    );
i_align_mux: entity work.system_rx_0_align_mux_5
     port map (
      D(25 downto 2) => \in\(27 downto 4),
      D(1 downto 0) => charisk28_aligned_s(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      clk => clk,
      \in_charisk_d1_reg[3]_0\(3 downto 0) => \in_charisk_d1_reg[3]\(3 downto 0),
      \in_data_d1_reg[31]_0\(7 downto 0) => \in_data_d1_reg[31]\(7 downto 0),
      \in_data_d1_reg[31]_1\(31 downto 0) => \in_data_d1_reg[31]_0\(31 downto 0),
      \in_dly_reg[0]\ => \^frame_align_reg[0]_0\,
      \in_dly_reg[0]_0\ => \^frame_align_reg[1]_0\,
      \in_dly_reg[1]\ => \in_dly_reg[1]\
    );
i_cgs: entity work.system_rx_0_jesd204_rx_cgs_6
     port map (
      \FSM_onehot_state_reg[0]_0\ => \FSM_onehot_state_reg[0]\,
      \FSM_onehot_state_reg[0]_1\ => \FSM_onehot_state_reg[0]_0\,
      \FSM_onehot_state_reg[0]_2\(0) => \FSM_onehot_state_reg[0]_1\(0),
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[2]_0\ => \FSM_onehot_state_reg[2]\,
      SR(0) => i_cgs_n_3,
      \beat_error_count_reg[1]_0\ => \beat_error_count_reg[1]\,
      cfg_lanes_disable(1 downto 0) => cfg_lanes_disable(1 downto 0),
      cgs_beat_has_error => cgs_beat_has_error,
      clk => clk,
      event_unexpected_lane_state_error => event_unexpected_lane_state_error,
      event_unexpected_lane_state_error_0(0) => event_unexpected_lane_state_error_0(0),
      \mode_8b10b.unexpected_lane_state_error06_in\ => \mode_8b10b.unexpected_lane_state_error06_in\,
      rdy_reg_0 => \^cgs_ready\(0)
    );
i_descrambler: entity work.system_rx_0_jesd204_scrambler_7
     port map (
      Q(0) => full_state(32),
      SS(0) => \^buffer_ready_n\(0),
      cfg_disable_scrambler => cfg_disable_scrambler,
      clk => clk,
      \state_reg[7]_0\(28 downto 21) => data_aligned(31 downto 24),
      \state_reg[7]_0\(20 downto 8) => data_aligned(22 downto 10),
      \state_reg[7]_0\(7 downto 0) => data_aligned(7 downto 0),
      swizzle_out(13 downto 0) => swizzle_out(31 downto 18)
    );
i_elastic_buffer: entity work.system_rx_0_elastic_buffer_8
     port map (
      E(0) => E(0),
      Q(1 downto 0) => wr_addr_reg(7 downto 6),
      SR(0) => \^buffer_ready_n\(0),
      clk => clk,
      device_clk => device_clk,
      \mem_rd_data_reg[27]_0\ => i_ilas_monitor_n_9,
      \mem_rd_data_reg[27]_1\ => i_ilas_monitor_n_8,
      \mem_rd_data_reg[30]_0\ => i_ilas_monitor_n_10,
      \mem_rd_data_reg[30]_1\ => i_ilas_monitor_n_7,
      \mem_rd_data_reg[31]_0\(31 downto 0) => \mem_rd_data_reg[31]\(31 downto 0),
      \rd_addr_reg[7]_0\(0) => \rd_addr_reg[7]\(0),
      swizzle_out(31 downto 0) => swizzle_out(31 downto 0)
    );
i_ilas_monitor: entity work.system_rx_0_jesd204_ilas_monitor_9
     port map (
      Q(32) => ilas_monitor_reset,
      Q(31 downto 0) => data_aligned(31 downto 0),
      SR(0) => \^buffer_ready_n\(0),
      align_err => align_err,
      align_good => align_good,
      \beat_cnt_frame_reg[0]\(0) => beat_cnt_frame(0),
      \beat_cnt_mf_reg[0]\ => \gen_frame_align.i_frame_align_n_16\,
      beat_cnt_mod_3(1 downto 0) => \i_frame_mark/beat_cnt_mod_3\(1 downto 0),
      clk => clk,
      default_eof(0) => \i_frame_mark/default_eof\(3),
      ilas_config_addr(1 downto 0) => ilas_config_addr(1 downto 0),
      ilas_config_data(31 downto 0) => ilas_config_data(31 downto 0),
      ilas_config_valid_i_reg_0 => ilas_config_valid_i_reg,
      ilas_config_valid_i_reg_1 => i_pipeline_stage1_n_45,
      ilas_config_valid_i_reg_2 => i_pipeline_stage1_n_44,
      mem_reg_0_63_27_29(1 downto 0) => wr_addr_reg(7 downto 6),
      prev_was_last0 => prev_was_last0,
      state => state,
      state_reg_0(0) => i_ilas_monitor_n_5,
      state_reg_1(0) => i_ilas_monitor_n_6,
      state_reg_2 => i_ilas_monitor_n_7,
      state_reg_3 => i_ilas_monitor_n_8,
      state_reg_4 => i_ilas_monitor_n_9,
      state_reg_5 => i_ilas_monitor_n_10,
      state_reg_6 => i_ilas_monitor_n_11,
      state_reg_7 => i_ilas_monitor_n_12,
      state_reg_8 => i_ilas_monitor_n_13,
      \wr_addr_reg[0]\ => i_pipeline_stage1_n_37
    );
i_pipeline_stage1: entity work.\system_rx_0_pipeline_stage__parameterized0_10\
     port map (
      D(0) => \^d\(0),
      Q(32) => ilas_monitor_reset,
      Q(31 downto 0) => data_aligned(31 downto 0),
      beat_cnt_mod_3(1 downto 0) => \i_frame_mark/beat_cnt_mod_3\(1 downto 0),
      cfg_disable_scrambler => cfg_disable_scrambler,
      char_is_a(2 downto 0) => char_is_a(2 downto 0),
      clk => clk,
      \gen_k_char[0].eof_err_reg0\ => \gen_k_char[0].eof_err_reg0\,
      \gen_k_char[0].eof_err_reg[0]\ => \gen_k_char[0].eof_err_reg[0]\,
      \gen_k_char[0].eof_err_reg[0]_0\ => \gen_k_char[0].eof_err_reg[0]_0\,
      \gen_k_char[1].eof_err_reg0\ => \gen_k_char[1].eof_err_reg0\,
      \gen_k_char[1].eof_err_reg[1]\ => \gen_k_char[1].eof_err_reg[1]\,
      \gen_k_char[1].eof_err_reg[1]_0\ => \gen_k_char[1].eof_err_reg[1]_0\,
      \gen_k_char[2].eof_err_reg0\ => \gen_k_char[2].eof_err_reg0\,
      \gen_k_char[2].eof_err_reg[2]\ => \gen_frame_align.i_frame_align_n_10\,
      \gen_k_char[3].eof_err_reg0\ => \gen_k_char[3].eof_err_reg0\,
      \gen_k_char[3].eof_err_reg[3]\ => \gen_frame_align.i_frame_align_n_13\,
      \gen_k_char[3].eomf_err_reg0\ => \gen_k_char[3].eomf_err_reg0\,
      \gen_k_char[3].eomf_good_reg0\ => \gen_k_char[3].eomf_good_reg0\,
      \gen_k_char[3].eomf_good_reg[3]\ => \gen_frame_align.i_frame_align_n_16\,
      \in_dly_reg[19]_0\ => i_pipeline_stage1_n_44,
      \in_dly_reg[1]_0\ => i_pipeline_stage1_n_45,
      \in_dly_reg[35]_0\(35 downto 28) => \in_dly_reg[35]\(9 downto 2),
      \in_dly_reg[35]_0\(27 downto 4) => \in\(27 downto 4),
      \in_dly_reg[35]_0\(3 downto 2) => \in_dly_reg[35]\(1 downto 0),
      \in_dly_reg[35]_0\(1 downto 0) => charisk28_aligned_s(1 downto 0),
      mem_reg_0_63_9_11(0) => full_state(32),
      prev_was_last0 => prev_was_last0,
      state => state,
      state_reg => i_pipeline_stage1_n_37,
      swizzle_out(17 downto 0) => swizzle_out(17 downto 0)
    );
ifs_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ifs_ready_reg_0,
      Q => \^d\(0),
      R => '0'
    );
\phy_char_err_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(0),
      Q => \phy_char_err_reg_n_0_[0]\,
      R => i_cgs_n_3
    );
\phy_char_err_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(1),
      Q => \phy_char_err_reg_n_0_[1]\,
      R => i_cgs_n_3
    );
\phy_char_err_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(2),
      Q => p_0_in0_in,
      R => i_cgs_n_3
    );
\phy_char_err_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(3),
      Q => p_0_in1_in,
      R => i_cgs_n_3
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^status_err_statistics_cnt\(1),
      DI(0) => '0',
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\,
      S(3 downto 2) => \^status_err_statistics_cnt\(3 downto 2),
      S(1) => \i___0_carry_i_1__1_n_0\,
      S(0) => \i___0_carry_i_2__1_n_0\
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(7 downto 4)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(11 downto 8)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(15 downto 12)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(19 downto 16)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(23 downto 20)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(27 downto 24)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0\,
      CO(3) => \NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(31 downto 28)
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\,
      DI(0) => '0',
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5\,
      S(1) => \i___65_carry_i_1__1_n_0\,
      S(0) => \i___65_carry_i_2__1_n_0\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0\,
      CO(3) => \NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7\
    );
\status_err_statistics_cnt[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \status_err_statistics_cnt[31]_i_2__1_n_0\,
      I1 => \status_err_statistics_cnt[31]_i_3__1_n_0\,
      I2 => \status_err_statistics_cnt[31]_i_4__1_n_0\,
      I3 => \status_err_statistics_cnt[31]_i_5__1_n_0\,
      I4 => \status_err_statistics_cnt[31]_i_6__1_n_0\,
      O => \status_err_statistics_cnt[31]_i_1__1_n_0\
    );
\status_err_statistics_cnt[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(24),
      I1 => \^status_err_statistics_cnt\(25),
      I2 => \^status_err_statistics_cnt\(22),
      I3 => \^status_err_statistics_cnt\(23),
      I4 => \^status_err_statistics_cnt\(21),
      I5 => \^status_err_statistics_cnt\(20),
      O => \status_err_statistics_cnt[31]_i_2__1_n_0\
    );
\status_err_statistics_cnt[31]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(30),
      I1 => \^status_err_statistics_cnt\(31),
      I2 => \^status_err_statistics_cnt\(28),
      I3 => \^status_err_statistics_cnt\(29),
      I4 => \^status_err_statistics_cnt\(27),
      I5 => \^status_err_statistics_cnt\(26),
      O => \status_err_statistics_cnt[31]_i_3__1_n_0\
    );
\status_err_statistics_cnt[31]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(7),
      I1 => \^status_err_statistics_cnt\(6),
      I2 => \^status_err_statistics_cnt\(5),
      O => \status_err_statistics_cnt[31]_i_4__1_n_0\
    );
\status_err_statistics_cnt[31]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(18),
      I1 => \^status_err_statistics_cnt\(19),
      I2 => \^status_err_statistics_cnt\(16),
      I3 => \^status_err_statistics_cnt\(17),
      I4 => \^status_err_statistics_cnt\(15),
      I5 => \^status_err_statistics_cnt\(14),
      O => \status_err_statistics_cnt[31]_i_5__1_n_0\
    );
\status_err_statistics_cnt[31]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(12),
      I1 => \^status_err_statistics_cnt\(13),
      I2 => \^status_err_statistics_cnt\(10),
      I3 => \^status_err_statistics_cnt\(11),
      I4 => \^status_err_statistics_cnt\(9),
      I5 => \^status_err_statistics_cnt\(8),
      O => \status_err_statistics_cnt[31]_i_6__1_n_0\
    );
\status_err_statistics_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7\,
      Q => \^status_err_statistics_cnt\(0),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5\,
      Q => \^status_err_statistics_cnt\(10),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4\,
      Q => \^status_err_statistics_cnt\(11),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7\,
      Q => \^status_err_statistics_cnt\(12),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6\,
      Q => \^status_err_statistics_cnt\(13),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5\,
      Q => \^status_err_statistics_cnt\(14),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4\,
      Q => \^status_err_statistics_cnt\(15),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7\,
      Q => \^status_err_statistics_cnt\(16),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6\,
      Q => \^status_err_statistics_cnt\(17),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5\,
      Q => \^status_err_statistics_cnt\(18),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4\,
      Q => \^status_err_statistics_cnt\(19),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6\,
      Q => \^status_err_statistics_cnt\(1),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7\,
      Q => \^status_err_statistics_cnt\(20),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6\,
      Q => \^status_err_statistics_cnt\(21),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5\,
      Q => \^status_err_statistics_cnt\(22),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4\,
      Q => \^status_err_statistics_cnt\(23),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7\,
      Q => \^status_err_statistics_cnt\(24),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6\,
      Q => \^status_err_statistics_cnt\(25),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5\,
      Q => \^status_err_statistics_cnt\(26),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4\,
      Q => \^status_err_statistics_cnt\(27),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7\,
      Q => \^status_err_statistics_cnt\(28),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6\,
      Q => \^status_err_statistics_cnt\(29),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5\,
      Q => \^status_err_statistics_cnt\(2),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5\,
      Q => \^status_err_statistics_cnt\(30),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4\,
      Q => \^status_err_statistics_cnt\(31),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4\,
      Q => \^status_err_statistics_cnt\(3),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7\,
      Q => \^status_err_statistics_cnt\(4),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6\,
      Q => \^status_err_statistics_cnt\(5),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5\,
      Q => \^status_err_statistics_cnt\(6),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4\,
      Q => \^status_err_statistics_cnt\(7),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7\,
      Q => \^status_err_statistics_cnt\(8),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_1__1_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6\,
      Q => \^status_err_statistics_cnt\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_rx_lane_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \frame_align_reg[1]_0\ : out STD_LOGIC;
    \frame_align_reg[0]_0\ : out STD_LOGIC;
    ilas_config_valid_i_reg : out STD_LOGIC;
    rdy_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in_data_d1_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \beat_error_count_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    status_lane_frame_align_err_cnt : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ilas_config_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    frame_align_err_thresh_met : out STD_LOGIC;
    reset_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : out STD_LOGIC;
    buffer_release_opportunity_reg : out STD_LOGIC;
    ilas_config_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    status_err_statistics_cnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_rd_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buffer_release_n_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ifs_ready_reg_0 : in STD_LOGIC;
    \frame_align_reg[1]_1\ : in STD_LOGIC;
    \frame_align_reg[0]_1\ : in STD_LOGIC;
    \in_dly_reg[35]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \in_dly_reg[1]\ : in STD_LOGIC;
    \in_data_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_k_char[0].eof_err_reg[0]\ : in STD_LOGIC;
    cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_k_char[3].eof_err_reg[3]\ : in STD_LOGIC;
    \gen_k_char[0].eof_err_reg[0]_0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_0\ : in STD_LOGIC;
    \gen_k_char[3].eof_err_reg[3]_1\ : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg[1]\ : in STD_LOGIC;
    \gen_k_char[1].eof_err_reg[1]_0\ : in STD_LOGIC;
    cfg_lanes_disable : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_frame_align_err_threshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3]\ : in STD_LOGIC;
    cfg_disable_scrambler : in STD_LOGIC;
    \rd_addr_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    buffer_release_n_reg_0 : in STD_LOGIC;
    buffer_release_opportunity : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    cgs_beat_has_error : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in_charisk_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \phy_char_err_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    device_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rx_0_jesd204_rx_lane_2 : entity is "jesd204_rx_lane";
end system_rx_0_jesd204_rx_lane_2;

architecture STRUCTURE of system_rx_0_jesd204_rx_lane_2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_err : STD_LOGIC;
  signal align_good : STD_LOGIC;
  signal beat_cnt_frame : STD_LOGIC_VECTOR ( 0 to 0 );
  signal buffer_ready_n : STD_LOGIC_VECTOR ( 3 to 3 );
  signal char_is_a : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal charisk28_aligned_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_aligned : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^frame_align_reg[0]_0\ : STD_LOGIC;
  signal \^frame_align_reg[1]_0\ : STD_LOGIC;
  signal full_state : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \gen_frame_align.i_frame_align_n_10\ : STD_LOGIC;
  signal \gen_frame_align.i_frame_align_n_13\ : STD_LOGIC;
  signal \gen_frame_align.i_frame_align_n_16\ : STD_LOGIC;
  signal \gen_k_char[0].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[1].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[2].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[3].eof_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_err_reg0\ : STD_LOGIC;
  signal \gen_k_char[3].eomf_good_reg0\ : STD_LOGIC;
  signal \i___0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i___65_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i___65_carry_i_2__2_n_0\ : STD_LOGIC;
  signal i_cgs_n_3 : STD_LOGIC;
  signal \i_frame_mark/beat_cnt_mod_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_frame_mark/default_eof\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal i_ilas_monitor_n_10 : STD_LOGIC;
  signal i_ilas_monitor_n_11 : STD_LOGIC;
  signal i_ilas_monitor_n_12 : STD_LOGIC;
  signal i_ilas_monitor_n_13 : STD_LOGIC;
  signal i_ilas_monitor_n_14 : STD_LOGIC;
  signal i_ilas_monitor_n_6 : STD_LOGIC;
  signal i_ilas_monitor_n_7 : STD_LOGIC;
  signal i_ilas_monitor_n_8 : STD_LOGIC;
  signal i_ilas_monitor_n_9 : STD_LOGIC;
  signal i_pipeline_stage1_n_37 : STD_LOGIC;
  signal i_pipeline_stage1_n_44 : STD_LOGIC;
  signal i_pipeline_stage1_n_45 : STD_LOGIC;
  signal ilas_monitor_reset : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 27 downto 4 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal \phy_char_err_reg_n_0_[0]\ : STD_LOGIC;
  signal \phy_char_err_reg_n_0_[1]\ : STD_LOGIC;
  signal prev_was_last0 : STD_LOGIC;
  signal \^rdy_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state : STD_LOGIC;
  signal \^status_err_statistics_cnt\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_1\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_2\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_3\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6\ : STD_LOGIC;
  signal \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_6__2_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_7_n_0\ : STD_LOGIC;
  signal \status_err_statistics_cnt[31]_i_8_n_0\ : STD_LOGIC;
  signal swizzle_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_addr_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \status_err_statistics_cnt0_inferred__1/i___65_carry__6\ : label is 35;
begin
  D(0) <= \^d\(0);
  \frame_align_reg[0]_0\ <= \^frame_align_reg[0]_0\;
  \frame_align_reg[1]_0\ <= \^frame_align_reg[1]_0\;
  rdy_reg(0) <= \^rdy_reg\(0);
  status_err_statistics_cnt(31 downto 0) <= \^status_err_statistics_cnt\(31 downto 0);
\frame_align_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \frame_align_reg[0]_1\,
      Q => \^frame_align_reg[0]_0\,
      R => '0'
    );
\frame_align_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \frame_align_reg[1]_1\,
      Q => \^frame_align_reg[1]_0\,
      R => '0'
    );
\gen_frame_align.i_frame_align\: entity work.system_rx_0_jesd204_rx_frame_align
     port map (
      Q(7 downto 0) => status_lane_frame_align_err_cnt(7 downto 0),
      SR(0) => i_ilas_monitor_n_6,
      align_err => align_err,
      align_good => align_good,
      \beat_cnt_frame_reg[0]\(0) => beat_cnt_frame(0),
      \beat_cnt_frame_reg[0]_0\ => i_ilas_monitor_n_12,
      \beat_cnt_mf_reg[0]\(0) => i_ilas_monitor_n_7,
      beat_cnt_mod_3(1 downto 0) => \i_frame_mark/beat_cnt_mod_3\(1 downto 0),
      \beat_cnt_mod_3_reg[0]\ => i_ilas_monitor_n_13,
      \beat_cnt_mod_3_reg[1]\ => \gen_frame_align.i_frame_align_n_13\,
      \beat_cnt_mod_3_reg[1]_0\ => i_ilas_monitor_n_14,
      buffer_ready_n(0) => buffer_ready_n(3),
      cfg_frame_align_err_threshold(7 downto 0) => cfg_frame_align_err_threshold(7 downto 0),
      cfg_octets_per_frame(4 downto 0) => cfg_octets_per_frame(4 downto 0),
      cfg_octets_per_frame_0_sp_1 => \gen_frame_align.i_frame_align_n_10\,
      cfg_octets_per_multiframe(7 downto 0) => cfg_octets_per_multiframe(7 downto 0),
      \cfg_octets_per_multiframe[8]\ => \gen_frame_align.i_frame_align_n_16\,
      char_is_a(2 downto 0) => char_is_a(2 downto 0),
      clk => clk,
      default_eof(0) => \i_frame_mark/default_eof\(3),
      frame_align_err_thresh_met => frame_align_err_thresh_met,
      \gen_k_char[0].eof_err_reg0\ => \gen_k_char[0].eof_err_reg0\,
      \gen_k_char[1].eof_err_reg0\ => \gen_k_char[1].eof_err_reg0\,
      \gen_k_char[2].eof_err_reg0\ => \gen_k_char[2].eof_err_reg0\,
      \gen_k_char[3].eof_err_reg0\ => \gen_k_char[3].eof_err_reg0\,
      \gen_k_char[3].eof_err_reg[3]_0\ => \gen_k_char[3].eof_err_reg[3]\,
      \gen_k_char[3].eof_err_reg[3]_1\ => \gen_k_char[0].eof_err_reg[0]_0\,
      \gen_k_char[3].eof_err_reg[3]_2\ => \gen_k_char[3].eof_err_reg[3]_0\,
      \gen_k_char[3].eof_err_reg[3]_3\ => \gen_k_char[3].eof_err_reg[3]_1\,
      \gen_k_char[3].eomf_err_reg0\ => \gen_k_char[3].eomf_err_reg0\,
      \gen_k_char[3].eomf_good_reg0\ => \gen_k_char[3].eomf_good_reg0\,
      \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3]\ => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3]\,
      \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]\ => \^rdy_reg\(0),
      reset => reset,
      reset_0 => reset_0
    );
\i___0_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(0),
      I1 => \phy_char_err_reg_n_0_[0]\,
      I2 => p_0_in1_in,
      I3 => \^status_err_statistics_cnt\(1),
      O => \i___0_carry_i_1__2_n_0\
    );
\i___0_carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(0),
      I1 => p_0_in1_in,
      I2 => \phy_char_err_reg_n_0_[0]\,
      O => \i___0_carry_i_2__2_n_0\
    );
\i___65_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\,
      I1 => \phy_char_err_reg_n_0_[1]\,
      I2 => p_0_in0_in,
      I3 => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\,
      O => \i___65_carry_i_1__2_n_0\
    );
\i___65_carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\,
      I2 => \phy_char_err_reg_n_0_[1]\,
      O => \i___65_carry_i_2__2_n_0\
    );
i_align_mux: entity work.system_rx_0_align_mux
     port map (
      D(25 downto 2) => \in\(27 downto 4),
      D(1 downto 0) => charisk28_aligned_s(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      clk => clk,
      \in_charisk_d1_reg[3]_0\(3 downto 0) => \in_charisk_d1_reg[3]\(3 downto 0),
      \in_data_d1_reg[31]_0\(7 downto 0) => \in_data_d1_reg[31]\(7 downto 0),
      \in_data_d1_reg[31]_1\(31 downto 0) => \in_data_d1_reg[31]_0\(31 downto 0),
      \in_dly_reg[0]\ => \^frame_align_reg[0]_0\,
      \in_dly_reg[0]_0\ => \^frame_align_reg[1]_0\,
      \in_dly_reg[1]\ => \in_dly_reg[1]\
    );
i_cgs: entity work.system_rx_0_jesd204_rx_cgs
     port map (
      \FSM_onehot_state_reg[0]_0\ => \FSM_onehot_state_reg[0]\,
      \FSM_onehot_state_reg[0]_1\ => \FSM_onehot_state_reg[0]_0\,
      \FSM_onehot_state_reg[0]_2\(0) => \FSM_onehot_state_reg[0]_1\(0),
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[2]_0\ => \FSM_onehot_state_reg[2]\,
      SR(0) => i_cgs_n_3,
      \beat_error_count_reg[1]_0\ => \beat_error_count_reg[1]\,
      cgs_beat_has_error => cgs_beat_has_error,
      clk => clk,
      rdy_reg_0 => \^rdy_reg\(0)
    );
i_descrambler: entity work.system_rx_0_jesd204_scrambler
     port map (
      Q(0) => full_state(32),
      SR(0) => buffer_ready_n(3),
      cfg_disable_scrambler => cfg_disable_scrambler,
      clk => clk,
      \state_reg[7]_0\(28 downto 21) => data_aligned(31 downto 24),
      \state_reg[7]_0\(20 downto 8) => data_aligned(22 downto 10),
      \state_reg[7]_0\(7 downto 0) => data_aligned(7 downto 0),
      swizzle_out(13 downto 0) => swizzle_out(31 downto 18)
    );
i_elastic_buffer: entity work.system_rx_0_elastic_buffer
     port map (
      E(0) => E(0),
      Q(1 downto 0) => wr_addr_reg(7 downto 6),
      SR(0) => buffer_ready_n(3),
      clk => clk,
      device_clk => device_clk,
      \mem_rd_data_reg[27]_0\ => i_ilas_monitor_n_10,
      \mem_rd_data_reg[27]_1\ => i_ilas_monitor_n_9,
      \mem_rd_data_reg[30]_0\ => i_ilas_monitor_n_11,
      \mem_rd_data_reg[30]_1\ => i_ilas_monitor_n_8,
      \mem_rd_data_reg[31]_0\(31 downto 0) => \mem_rd_data_reg[31]\(31 downto 0),
      \rd_addr_reg[7]_0\(0) => \rd_addr_reg[7]\(0),
      swizzle_out(31 downto 0) => swizzle_out(31 downto 0)
    );
i_ilas_monitor: entity work.system_rx_0_jesd204_ilas_monitor
     port map (
      Q(32) => ilas_monitor_reset,
      Q(31 downto 0) => data_aligned(31 downto 0),
      SR(0) => buffer_ready_n(3),
      align_err => align_err,
      align_good => align_good,
      \beat_cnt_frame_reg[0]\(0) => beat_cnt_frame(0),
      \beat_cnt_mf_reg[0]\ => \gen_frame_align.i_frame_align_n_16\,
      beat_cnt_mod_3(1 downto 0) => \i_frame_mark/beat_cnt_mod_3\(1 downto 0),
      buffer_release_n_reg(0) => buffer_release_n_reg(0),
      buffer_release_n_reg_0 => buffer_release_n_reg_0,
      buffer_release_n_reg_1(0) => \rd_addr_reg[7]\(0),
      buffer_release_opportunity => buffer_release_opportunity,
      buffer_release_opportunity_reg => buffer_release_opportunity_reg,
      cfg_lanes_disable(1 downto 0) => cfg_lanes_disable(1 downto 0),
      clk => clk,
      default_eof(0) => \i_frame_mark/default_eof\(3),
      ilas_config_addr(1 downto 0) => ilas_config_addr(1 downto 0),
      ilas_config_data(31 downto 0) => ilas_config_data(31 downto 0),
      ilas_config_valid_i_reg_0 => ilas_config_valid_i_reg,
      ilas_config_valid_i_reg_1 => i_pipeline_stage1_n_45,
      ilas_config_valid_i_reg_2 => i_pipeline_stage1_n_44,
      mem_reg_0_63_27_29(1 downto 0) => wr_addr_reg(7 downto 6),
      prev_was_last0 => prev_was_last0,
      state => state,
      state_reg_0(0) => i_ilas_monitor_n_6,
      state_reg_1(0) => i_ilas_monitor_n_7,
      state_reg_2 => i_ilas_monitor_n_8,
      state_reg_3 => i_ilas_monitor_n_9,
      state_reg_4 => i_ilas_monitor_n_10,
      state_reg_5 => i_ilas_monitor_n_11,
      state_reg_6 => i_ilas_monitor_n_12,
      state_reg_7 => i_ilas_monitor_n_13,
      state_reg_8 => i_ilas_monitor_n_14,
      \wr_addr_reg[7]\ => i_pipeline_stage1_n_37
    );
i_pipeline_stage1: entity work.\system_rx_0_pipeline_stage__parameterized0\
     port map (
      D(0) => \^d\(0),
      Q(32) => ilas_monitor_reset,
      Q(31 downto 0) => data_aligned(31 downto 0),
      beat_cnt_mod_3(1 downto 0) => \i_frame_mark/beat_cnt_mod_3\(1 downto 0),
      cfg_disable_scrambler => cfg_disable_scrambler,
      char_is_a(2 downto 0) => char_is_a(2 downto 0),
      clk => clk,
      \gen_k_char[0].eof_err_reg0\ => \gen_k_char[0].eof_err_reg0\,
      \gen_k_char[0].eof_err_reg[0]\ => \gen_k_char[0].eof_err_reg[0]\,
      \gen_k_char[0].eof_err_reg[0]_0\ => \gen_k_char[0].eof_err_reg[0]_0\,
      \gen_k_char[1].eof_err_reg0\ => \gen_k_char[1].eof_err_reg0\,
      \gen_k_char[1].eof_err_reg[1]\ => \gen_k_char[1].eof_err_reg[1]\,
      \gen_k_char[1].eof_err_reg[1]_0\ => \gen_k_char[1].eof_err_reg[1]_0\,
      \gen_k_char[2].eof_err_reg0\ => \gen_k_char[2].eof_err_reg0\,
      \gen_k_char[2].eof_err_reg[2]\ => \gen_frame_align.i_frame_align_n_10\,
      \gen_k_char[3].eof_err_reg0\ => \gen_k_char[3].eof_err_reg0\,
      \gen_k_char[3].eof_err_reg[3]\ => \gen_frame_align.i_frame_align_n_13\,
      \gen_k_char[3].eomf_err_reg0\ => \gen_k_char[3].eomf_err_reg0\,
      \gen_k_char[3].eomf_good_reg0\ => \gen_k_char[3].eomf_good_reg0\,
      \gen_k_char[3].eomf_good_reg[3]\ => \gen_frame_align.i_frame_align_n_16\,
      \in_dly_reg[19]_0\ => i_pipeline_stage1_n_44,
      \in_dly_reg[1]_0\ => i_pipeline_stage1_n_45,
      \in_dly_reg[35]_0\(35 downto 28) => \in_dly_reg[35]\(9 downto 2),
      \in_dly_reg[35]_0\(27 downto 4) => \in\(27 downto 4),
      \in_dly_reg[35]_0\(3 downto 2) => \in_dly_reg[35]\(1 downto 0),
      \in_dly_reg[35]_0\(1 downto 0) => charisk28_aligned_s(1 downto 0),
      mem_reg_0_63_9_11(0) => full_state(32),
      prev_was_last0 => prev_was_last0,
      state => state,
      state_reg => i_pipeline_stage1_n_37,
      swizzle_out(17 downto 0) => swizzle_out(17 downto 0)
    );
ifs_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ifs_ready_reg_0,
      Q => \^d\(0),
      R => '0'
    );
\phy_char_err_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(0),
      Q => \phy_char_err_reg_n_0_[0]\,
      R => i_cgs_n_3
    );
\phy_char_err_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(1),
      Q => \phy_char_err_reg_n_0_[1]\,
      R => i_cgs_n_3
    );
\phy_char_err_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(2),
      Q => p_0_in0_in,
      R => i_cgs_n_3
    );
\phy_char_err_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \phy_char_err_reg[3]_0\(3),
      Q => p_0_in1_in,
      R => i_cgs_n_3
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^status_err_statistics_cnt\(1),
      DI(0) => '0',
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7\,
      S(3 downto 2) => \^status_err_statistics_cnt\(3 downto 2),
      S(1) => \i___0_carry_i_1__2_n_0\,
      S(0) => \i___0_carry_i_2__2_n_0\
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(7 downto 4)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(11 downto 8)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(15 downto 12)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(19 downto 16)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(23 downto 20)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(27 downto 24)
    );
\status_err_statistics_cnt0_inferred__1/i___0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0\,
      CO(3) => \NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7\,
      S(3 downto 0) => \^status_err_statistics_cnt\(31 downto 28)
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6\,
      DI(0) => '0',
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5\,
      S(1) => \i___65_carry_i_1__2_n_0\,
      S(0) => \i___65_carry_i_2__2_n_0\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0\,
      CO(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0\,
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7\
    );
\status_err_statistics_cnt0_inferred__1/i___65_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0\,
      CO(3) => \NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1\,
      CO(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2\,
      CO(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4\,
      O(2) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5\,
      O(1) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6\,
      O(0) => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7\,
      S(3) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4\,
      S(2) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5\,
      S(1) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6\,
      S(0) => \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7\
    );
\status_err_statistics_cnt[31]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \status_err_statistics_cnt[31]_i_4__2_n_0\,
      I1 => \status_err_statistics_cnt[31]_i_5__2_n_0\,
      I2 => \status_err_statistics_cnt[31]_i_6__2_n_0\,
      I3 => \status_err_statistics_cnt[31]_i_7_n_0\,
      I4 => \status_err_statistics_cnt[31]_i_8_n_0\,
      O => \status_err_statistics_cnt[31]_i_2__2_n_0\
    );
\status_err_statistics_cnt[31]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(24),
      I1 => \^status_err_statistics_cnt\(25),
      I2 => \^status_err_statistics_cnt\(22),
      I3 => \^status_err_statistics_cnt\(23),
      I4 => \^status_err_statistics_cnt\(21),
      I5 => \^status_err_statistics_cnt\(20),
      O => \status_err_statistics_cnt[31]_i_4__2_n_0\
    );
\status_err_statistics_cnt[31]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(30),
      I1 => \^status_err_statistics_cnt\(31),
      I2 => \^status_err_statistics_cnt\(28),
      I3 => \^status_err_statistics_cnt\(29),
      I4 => \^status_err_statistics_cnt\(27),
      I5 => \^status_err_statistics_cnt\(26),
      O => \status_err_statistics_cnt[31]_i_5__2_n_0\
    );
\status_err_statistics_cnt[31]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(7),
      I1 => \^status_err_statistics_cnt\(6),
      I2 => \^status_err_statistics_cnt\(5),
      O => \status_err_statistics_cnt[31]_i_6__2_n_0\
    );
\status_err_statistics_cnt[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(18),
      I1 => \^status_err_statistics_cnt\(19),
      I2 => \^status_err_statistics_cnt\(16),
      I3 => \^status_err_statistics_cnt\(17),
      I4 => \^status_err_statistics_cnt\(15),
      I5 => \^status_err_statistics_cnt\(14),
      O => \status_err_statistics_cnt[31]_i_7_n_0\
    );
\status_err_statistics_cnt[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^status_err_statistics_cnt\(12),
      I1 => \^status_err_statistics_cnt\(13),
      I2 => \^status_err_statistics_cnt\(10),
      I3 => \^status_err_statistics_cnt\(11),
      I4 => \^status_err_statistics_cnt\(9),
      I5 => \^status_err_statistics_cnt\(8),
      O => \status_err_statistics_cnt[31]_i_8_n_0\
    );
\status_err_statistics_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7\,
      Q => \^status_err_statistics_cnt\(0),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5\,
      Q => \^status_err_statistics_cnt\(10),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4\,
      Q => \^status_err_statistics_cnt\(11),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7\,
      Q => \^status_err_statistics_cnt\(12),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6\,
      Q => \^status_err_statistics_cnt\(13),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5\,
      Q => \^status_err_statistics_cnt\(14),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4\,
      Q => \^status_err_statistics_cnt\(15),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7\,
      Q => \^status_err_statistics_cnt\(16),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6\,
      Q => \^status_err_statistics_cnt\(17),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5\,
      Q => \^status_err_statistics_cnt\(18),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4\,
      Q => \^status_err_statistics_cnt\(19),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6\,
      Q => \^status_err_statistics_cnt\(1),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7\,
      Q => \^status_err_statistics_cnt\(20),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6\,
      Q => \^status_err_statistics_cnt\(21),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5\,
      Q => \^status_err_statistics_cnt\(22),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4\,
      Q => \^status_err_statistics_cnt\(23),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7\,
      Q => \^status_err_statistics_cnt\(24),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6\,
      Q => \^status_err_statistics_cnt\(25),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5\,
      Q => \^status_err_statistics_cnt\(26),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4\,
      Q => \^status_err_statistics_cnt\(27),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7\,
      Q => \^status_err_statistics_cnt\(28),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6\,
      Q => \^status_err_statistics_cnt\(29),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5\,
      Q => \^status_err_statistics_cnt\(2),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5\,
      Q => \^status_err_statistics_cnt\(30),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4\,
      Q => \^status_err_statistics_cnt\(31),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4\,
      Q => \^status_err_statistics_cnt\(3),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7\,
      Q => \^status_err_statistics_cnt\(4),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6\,
      Q => \^status_err_statistics_cnt\(5),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5\,
      Q => \^status_err_statistics_cnt\(6),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4\,
      Q => \^status_err_statistics_cnt\(7),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7\,
      Q => \^status_err_statistics_cnt\(8),
      R => SR(0)
    );
\status_err_statistics_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \status_err_statistics_cnt[31]_i_2__2_n_0\,
      D => \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6\,
      Q => \^status_err_statistics_cnt\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0_jesd204_rx is
  port (
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    device_clk : in STD_LOGIC;
    device_reset : in STD_LOGIC;
    phy_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    phy_header : in STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_charisk : in STD_LOGIC_VECTOR ( 15 downto 0 );
    phy_notintable : in STD_LOGIC_VECTOR ( 15 downto 0 );
    phy_disperr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    phy_block_sync : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sysref : in STD_LOGIC;
    lmfc_edge : out STD_LOGIC;
    lmfc_clk : out STD_LOGIC;
    device_event_sysref_alignment_error : out STD_LOGIC;
    device_event_sysref_edge : out STD_LOGIC;
    event_frame_alignment_error : out STD_LOGIC;
    event_unexpected_lane_state_error : out STD_LOGIC;
    sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_en_char_align : out STD_LOGIC;
    rx_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rx_valid : out STD_LOGIC;
    rx_eof : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_sof : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_eomf : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_somf : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_lanes_disable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_links_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_disable_scrambler : in STD_LOGIC;
    cfg_disable_char_replacement : in STD_LOGIC;
    cfg_frame_align_err_threshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    device_cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 9 downto 0 );
    device_cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 7 downto 0 );
    device_cfg_beats_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    device_cfg_lmfc_offset : in STD_LOGIC_VECTOR ( 7 downto 0 );
    device_cfg_sysref_oneshot : in STD_LOGIC;
    device_cfg_sysref_disable : in STD_LOGIC;
    device_cfg_buffer_early_release : in STD_LOGIC;
    device_cfg_buffer_delay : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ctrl_err_statistics_reset : in STD_LOGIC;
    ctrl_err_statistics_mask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    status_err_statistics_cnt : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ilas_config_valid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ilas_config_addr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ilas_config_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    status_ctrl_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    status_lane_cgs_state : out STD_LOGIC_VECTOR ( 7 downto 0 );
    status_lane_ifs_ready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    status_lane_latency : out STD_LOGIC_VECTOR ( 55 downto 0 );
    status_lane_emb_state : out STD_LOGIC_VECTOR ( 11 downto 0 );
    status_lane_frame_align_err_cnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    status_synth_params0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    status_synth_params1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    status_synth_params2 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ALIGN_MUX_REGISTERED : integer;
  attribute ALIGN_MUX_REGISTERED of system_rx_0_jesd204_rx : entity is 1;
  attribute ASYNC_CLK : integer;
  attribute ASYNC_CLK of system_rx_0_jesd204_rx : entity is 0;
  attribute CHAR_INFO_REGISTERED : integer;
  attribute CHAR_INFO_REGISTERED of system_rx_0_jesd204_rx : entity is 0;
  attribute CW : integer;
  attribute CW of system_rx_0_jesd204_rx : entity is 16;
  attribute DATA_PATH_WIDTH : integer;
  attribute DATA_PATH_WIDTH of system_rx_0_jesd204_rx : entity is 4;
  attribute DPW_LOG2 : integer;
  attribute DPW_LOG2 of system_rx_0_jesd204_rx : entity is 2;
  attribute DW : integer;
  attribute DW of system_rx_0_jesd204_rx : entity is 128;
  attribute ELASTIC_BUFFER_SIZE : integer;
  attribute ELASTIC_BUFFER_SIZE of system_rx_0_jesd204_rx : entity is 256;
  attribute ENABLE_CHAR_REPLACE : integer;
  attribute ENABLE_CHAR_REPLACE of system_rx_0_jesd204_rx : entity is 0;
  attribute ENABLE_FRAME_ALIGN_CHECK : integer;
  attribute ENABLE_FRAME_ALIGN_CHECK of system_rx_0_jesd204_rx : entity is 1;
  attribute ENABLE_FRAME_ALIGN_ERR_RESET : integer;
  attribute ENABLE_FRAME_ALIGN_ERR_RESET of system_rx_0_jesd204_rx : entity is 0;
  attribute HW : integer;
  attribute HW of system_rx_0_jesd204_rx : entity is 8;
  attribute LINK_MODE : integer;
  attribute LINK_MODE of system_rx_0_jesd204_rx : entity is 1;
  attribute LMFC_COUNTER_WIDTH : integer;
  attribute LMFC_COUNTER_WIDTH of system_rx_0_jesd204_rx : entity is 8;
  attribute MAX_BEATS_PER_MULTIFRAME : integer;
  attribute MAX_BEATS_PER_MULTIFRAME of system_rx_0_jesd204_rx : entity is 256;
  attribute MAX_OCTETS_PER_FRAME : integer;
  attribute MAX_OCTETS_PER_FRAME of system_rx_0_jesd204_rx : entity is 32;
  attribute MAX_OCTETS_PER_MULTIFRAME : integer;
  attribute MAX_OCTETS_PER_MULTIFRAME of system_rx_0_jesd204_rx : entity is 1024;
  attribute NUM_INPUT_PIPELINE : integer;
  attribute NUM_INPUT_PIPELINE of system_rx_0_jesd204_rx : entity is 1;
  attribute NUM_LANES : integer;
  attribute NUM_LANES of system_rx_0_jesd204_rx : entity is 4;
  attribute NUM_LINKS : integer;
  attribute NUM_LINKS of system_rx_0_jesd204_rx : entity is 1;
  attribute NUM_OUTPUT_PIPELINE : integer;
  attribute NUM_OUTPUT_PIPELINE of system_rx_0_jesd204_rx : entity is 1;
  attribute ODW : integer;
  attribute ODW of system_rx_0_jesd204_rx : entity is 128;
  attribute SCRAMBLER_REGISTERED : integer;
  attribute SCRAMBLER_REGISTERED of system_rx_0_jesd204_rx : entity is 0;
  attribute TPL_DATA_PATH_WIDTH : integer;
  attribute TPL_DATA_PATH_WIDTH of system_rx_0_jesd204_rx : entity is 4;
end system_rx_0_jesd204_rx;

architecture STRUCTURE of system_rx_0_jesd204_rx is
  signal \<const0>\ : STD_LOGIC;
  signal buffer_ready_n : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buffer_release_d1 : STD_LOGIC;
  signal buffer_release_n : STD_LOGIC;
  signal buffer_release_opportunity : STD_LOGIC;
  signal buffer_release_opportunity0 : STD_LOGIC;
  signal cgs_beat_has_error : STD_LOGIC;
  signal cgs_beat_has_error_10 : STD_LOGIC;
  signal cgs_beat_has_error_11 : STD_LOGIC;
  signal cgs_beat_has_error_9 : STD_LOGIC;
  signal cgs_ready : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cgs_reset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal charisk28 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal charisk28_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal charisk28_3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal charisk28_6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal charisk28_aligned_s : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal charisk28_aligned_s_1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal charisk28_aligned_s_4 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal charisk28_aligned_s_7 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal data : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal data_12 : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal data_14 : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal data_16 : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal eof_reset : STD_LOGIC;
  signal eof_reset_d : STD_LOGIC;
  signal event_frame_alignment_error_per_lane : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal frame_align_err_thresh_met : STD_LOGIC;
  signal frame_align_err_thresh_met1_out : STD_LOGIC;
  signal frame_align_err_thresh_met3_out : STD_LOGIC;
  signal frame_align_err_thresh_met5_out : STD_LOGIC;
  signal \i_align_mux/charisk\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \i_align_mux/charisk_13\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \i_align_mux/charisk_15\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \i_align_mux/charisk_17\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal i_input_pipeline_stage_n_0 : STD_LOGIC;
  signal i_input_pipeline_stage_n_10 : STD_LOGIC;
  signal i_input_pipeline_stage_n_11 : STD_LOGIC;
  signal i_input_pipeline_stage_n_12 : STD_LOGIC;
  signal i_input_pipeline_stage_n_13 : STD_LOGIC;
  signal i_input_pipeline_stage_n_14 : STD_LOGIC;
  signal i_input_pipeline_stage_n_15 : STD_LOGIC;
  signal i_input_pipeline_stage_n_159 : STD_LOGIC;
  signal i_input_pipeline_stage_n_16 : STD_LOGIC;
  signal i_input_pipeline_stage_n_160 : STD_LOGIC;
  signal i_input_pipeline_stage_n_161 : STD_LOGIC;
  signal i_input_pipeline_stage_n_162 : STD_LOGIC;
  signal i_input_pipeline_stage_n_163 : STD_LOGIC;
  signal i_input_pipeline_stage_n_164 : STD_LOGIC;
  signal i_input_pipeline_stage_n_179 : STD_LOGIC;
  signal i_input_pipeline_stage_n_180 : STD_LOGIC;
  signal i_input_pipeline_stage_n_181 : STD_LOGIC;
  signal i_input_pipeline_stage_n_182 : STD_LOGIC;
  signal i_input_pipeline_stage_n_183 : STD_LOGIC;
  signal i_input_pipeline_stage_n_184 : STD_LOGIC;
  signal i_input_pipeline_stage_n_199 : STD_LOGIC;
  signal i_input_pipeline_stage_n_2 : STD_LOGIC;
  signal i_input_pipeline_stage_n_200 : STD_LOGIC;
  signal i_input_pipeline_stage_n_201 : STD_LOGIC;
  signal i_input_pipeline_stage_n_202 : STD_LOGIC;
  signal i_input_pipeline_stage_n_203 : STD_LOGIC;
  signal i_input_pipeline_stage_n_204 : STD_LOGIC;
  signal i_input_pipeline_stage_n_219 : STD_LOGIC;
  signal i_input_pipeline_stage_n_220 : STD_LOGIC;
  signal i_input_pipeline_stage_n_221 : STD_LOGIC;
  signal i_input_pipeline_stage_n_222 : STD_LOGIC;
  signal i_input_pipeline_stage_n_223 : STD_LOGIC;
  signal i_input_pipeline_stage_n_4 : STD_LOGIC;
  signal i_input_pipeline_stage_n_6 : STD_LOGIC;
  signal i_input_pipeline_stage_n_8 : STD_LOGIC;
  signal i_input_pipeline_stage_n_9 : STD_LOGIC;
  signal i_output_pipeline_stage_n_0 : STD_LOGIC;
  signal ifs_ready : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ifs_reset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \in\ : STD_LOGIC_VECTOR ( 35 downto 28 );
  signal in_2 : STD_LOGIC_VECTOR ( 35 downto 28 );
  signal in_5 : STD_LOGIC_VECTOR ( 35 downto 28 );
  signal in_8 : STD_LOGIC_VECTOR ( 35 downto 28 );
  signal latency_monitor_reset : STD_LOGIC;
  signal \^lmfc_edge\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[0]\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_101\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_102\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_103\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_104\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_105\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_106\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_107\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_108\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_109\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_110\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_111\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_112\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_113\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_114\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_115\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_116\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_117\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_118\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_119\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_120\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_121\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_122\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_123\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_124\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_125\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_126\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_127\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_128\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_129\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_130\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_131\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_132\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_16\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_26\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_27\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_28\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_29\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_30\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_34\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[0].i_lane_n_35\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_100\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_101\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_102\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_103\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_104\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_105\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_106\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_107\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_108\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_109\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_110\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_111\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_112\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_113\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_114\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_115\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_116\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_117\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_118\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_119\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_120\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_121\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_122\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_123\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_124\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_125\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_126\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_127\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_128\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_129\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_14\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_24\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_25\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_26\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_30\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_31\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_32\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_98\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[1].i_lane_n_99\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[2]\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_100\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_101\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_102\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_103\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_104\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_105\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_106\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_107\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_108\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_109\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_110\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_111\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_112\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_113\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_114\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_115\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_116\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_117\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_118\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_119\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_120\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_121\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_122\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_123\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_124\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_125\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_126\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_127\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_128\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_16\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_30\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_31\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_97\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_98\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[2].i_lane_n_99\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[3]\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_100\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_101\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_102\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_103\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_104\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_105\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_106\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_107\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_108\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_109\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_110\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_111\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_112\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_113\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_114\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_115\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_116\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_117\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_118\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_119\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_120\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_121\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_122\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_123\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_124\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_125\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_126\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_127\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_128\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_15\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_28\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_29\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_30\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_32\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_97\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_98\ : STD_LOGIC;
  signal \mode_8b10b.gen_lane[3].i_lane_n_99\ : STD_LOGIC;
  signal \mode_8b10b.ifs_ready_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mode_8b10b.unexpected_lane_state_error06_in\ : STD_LOGIC;
  signal \mode_8b10b.unexpected_lane_state_error_d\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal phy_data_r : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \^rx_eof\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rx_eomf\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^rx_sof\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_sof[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^rx_somf\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal status_err_statistics_cnt0 : STD_LOGIC;
  signal \^status_lane_cgs_state\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^status_lane_latency\ : STD_LOGIC_VECTOR ( 55 downto 0 );
begin
  lmfc_edge <= \^lmfc_edge\;
  rx_eof(3) <= \^rx_eof\(3);
  rx_eof(2) <= \^rx_sof\(3);
  rx_eof(1 downto 0) <= \^rx_eof\(1 downto 0);
  rx_eomf(3) <= \^rx_eomf\(3);
  rx_eomf(2) <= \<const0>\;
  rx_eomf(1) <= \<const0>\;
  rx_eomf(0) <= \<const0>\;
  rx_sof(3) <= \^rx_sof\(3);
  rx_sof(2 downto 1) <= \^rx_eof\(1 downto 0);
  rx_sof(0) <= \^rx_sof\(0);
  rx_somf(3) <= \<const0>\;
  rx_somf(2) <= \<const0>\;
  rx_somf(1) <= \<const0>\;
  rx_somf(0) <= \^rx_somf\(0);
  status_lane_cgs_state(7 downto 0) <= \^status_lane_cgs_state\(7 downto 0);
  status_lane_emb_state(11) <= \<const0>\;
  status_lane_emb_state(10) <= \<const0>\;
  status_lane_emb_state(9) <= \<const0>\;
  status_lane_emb_state(8) <= \<const0>\;
  status_lane_emb_state(7) <= \<const0>\;
  status_lane_emb_state(6) <= \<const0>\;
  status_lane_emb_state(5) <= \<const0>\;
  status_lane_emb_state(4) <= \<const0>\;
  status_lane_emb_state(3) <= \<const0>\;
  status_lane_emb_state(2) <= \<const0>\;
  status_lane_emb_state(1) <= \<const0>\;
  status_lane_emb_state(0) <= \<const0>\;
  status_lane_latency(55 downto 0) <= \^status_lane_latency\(55 downto 0);
  status_synth_params0(31) <= \<const0>\;
  status_synth_params0(30) <= \<const0>\;
  status_synth_params0(29) <= \<const0>\;
  status_synth_params0(28) <= \<const0>\;
  status_synth_params0(27) <= \<const0>\;
  status_synth_params0(26) <= \<const0>\;
  status_synth_params0(25) <= \<const0>\;
  status_synth_params0(24) <= \<const0>\;
  status_synth_params0(23) <= \<const0>\;
  status_synth_params0(22) <= \<const0>\;
  status_synth_params0(21) <= \<const0>\;
  status_synth_params0(20) <= \<const0>\;
  status_synth_params0(19) <= \<const0>\;
  status_synth_params0(18) <= \<const0>\;
  status_synth_params0(17) <= \<const0>\;
  status_synth_params0(16) <= \<const0>\;
  status_synth_params0(15) <= \<const0>\;
  status_synth_params0(14) <= \<const0>\;
  status_synth_params0(13) <= \<const0>\;
  status_synth_params0(12) <= \<const0>\;
  status_synth_params0(11) <= \<const0>\;
  status_synth_params0(10) <= \<const0>\;
  status_synth_params0(9) <= \<const0>\;
  status_synth_params0(8) <= \<const0>\;
  status_synth_params0(7) <= \<const0>\;
  status_synth_params0(6) <= \<const0>\;
  status_synth_params0(5) <= \<const0>\;
  status_synth_params0(4) <= \<const0>\;
  status_synth_params0(3) <= \<const0>\;
  status_synth_params0(2) <= \<const0>\;
  status_synth_params0(1) <= \<const0>\;
  status_synth_params0(0) <= \<const0>\;
  status_synth_params1(31) <= \<const0>\;
  status_synth_params1(30) <= \<const0>\;
  status_synth_params1(29) <= \<const0>\;
  status_synth_params1(28) <= \<const0>\;
  status_synth_params1(27) <= \<const0>\;
  status_synth_params1(26) <= \<const0>\;
  status_synth_params1(25) <= \<const0>\;
  status_synth_params1(24) <= \<const0>\;
  status_synth_params1(23) <= \<const0>\;
  status_synth_params1(22) <= \<const0>\;
  status_synth_params1(21) <= \<const0>\;
  status_synth_params1(20) <= \<const0>\;
  status_synth_params1(19) <= \<const0>\;
  status_synth_params1(18) <= \<const0>\;
  status_synth_params1(17) <= \<const0>\;
  status_synth_params1(16) <= \<const0>\;
  status_synth_params1(15) <= \<const0>\;
  status_synth_params1(14) <= \<const0>\;
  status_synth_params1(13) <= \<const0>\;
  status_synth_params1(12) <= \<const0>\;
  status_synth_params1(11) <= \<const0>\;
  status_synth_params1(10) <= \<const0>\;
  status_synth_params1(9) <= \<const0>\;
  status_synth_params1(8) <= \<const0>\;
  status_synth_params1(7) <= \<const0>\;
  status_synth_params1(6) <= \<const0>\;
  status_synth_params1(5) <= \<const0>\;
  status_synth_params1(4) <= \<const0>\;
  status_synth_params1(3) <= \<const0>\;
  status_synth_params1(2) <= \<const0>\;
  status_synth_params1(1) <= \<const0>\;
  status_synth_params1(0) <= \<const0>\;
  status_synth_params2(31) <= \<const0>\;
  status_synth_params2(30) <= \<const0>\;
  status_synth_params2(29) <= \<const0>\;
  status_synth_params2(28) <= \<const0>\;
  status_synth_params2(27) <= \<const0>\;
  status_synth_params2(26) <= \<const0>\;
  status_synth_params2(25) <= \<const0>\;
  status_synth_params2(24) <= \<const0>\;
  status_synth_params2(23) <= \<const0>\;
  status_synth_params2(22) <= \<const0>\;
  status_synth_params2(21) <= \<const0>\;
  status_synth_params2(20) <= \<const0>\;
  status_synth_params2(19) <= \<const0>\;
  status_synth_params2(18) <= \<const0>\;
  status_synth_params2(17) <= \<const0>\;
  status_synth_params2(16) <= \<const0>\;
  status_synth_params2(15) <= \<const0>\;
  status_synth_params2(14) <= \<const0>\;
  status_synth_params2(13) <= \<const0>\;
  status_synth_params2(12) <= \<const0>\;
  status_synth_params2(11) <= \<const0>\;
  status_synth_params2(10) <= \<const0>\;
  status_synth_params2(9) <= \<const0>\;
  status_synth_params2(8) <= \<const0>\;
  status_synth_params2(7) <= \<const0>\;
  status_synth_params2(6) <= \<const0>\;
  status_synth_params2(5) <= \<const0>\;
  status_synth_params2(4) <= \<const0>\;
  status_synth_params2(3) <= \<const0>\;
  status_synth_params2(2) <= \<const0>\;
  status_synth_params2(1) <= \<const0>\;
  status_synth_params2(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
buffer_release_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \mode_8b10b.gen_lane[3].i_lane_n_29\,
      Q => buffer_release_d1,
      R => '0'
    );
buffer_release_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => \mode_8b10b.gen_lane[3].i_lane_n_32\,
      Q => buffer_release_n,
      S => device_reset
    );
buffer_release_opportunity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => buffer_release_opportunity0,
      Q => buffer_release_opportunity,
      R => '0'
    );
eof_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => device_clk,
      CE => '1',
      D => buffer_release_n,
      Q => eof_reset,
      R => '0'
    );
event_frame_alignment_error_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => event_frame_alignment_error_per_lane(1),
      I1 => event_frame_alignment_error_per_lane(0),
      I2 => event_frame_alignment_error_per_lane(3),
      I3 => event_frame_alignment_error_per_lane(2),
      O => event_frame_alignment_error
    );
i_frame_mark: entity work.system_rx_0_jesd204_frame_mark
     port map (
      Q(0) => eof_reset_d,
      SR(0) => i_output_pipeline_stage_n_0,
      device_cfg_octets_per_frame(7 downto 0) => device_cfg_octets_per_frame(7 downto 0),
      device_cfg_octets_per_multiframe(7 downto 0) => device_cfg_octets_per_multiframe(9 downto 2),
      device_clk => device_clk,
      rx_eof(0) => \^rx_eof\(3),
      rx_eomf(0) => \^rx_eomf\(3),
      rx_sof(3) => \^rx_sof\(3),
      rx_sof(2 downto 1) => \^rx_eof\(1 downto 0),
      rx_sof(0) => \^rx_sof\(0),
      rx_sof_0_sp_1 => \rx_sof[3]_INST_0_i_1_n_0\,
      rx_somf(0) => \^rx_somf\(0)
    );
i_input_pipeline_stage: entity work.\system_rx_0_pipeline_stage__parameterized2\
     port map (
      D(3) => i_input_pipeline_stage_n_13,
      D(2) => i_input_pipeline_stage_n_14,
      D(1) => i_input_pipeline_stage_n_15,
      D(0) => i_input_pipeline_stage_n_16,
      \FSM_onehot_state[2]_i_2_0\ => \^status_lane_cgs_state\(1),
      \FSM_onehot_state[2]_i_2_1\ => \^status_lane_cgs_state\(0),
      \FSM_onehot_state[2]_i_2__0_0\ => \^status_lane_cgs_state\(3),
      \FSM_onehot_state[2]_i_2__0_1\ => \^status_lane_cgs_state\(2),
      \FSM_onehot_state[2]_i_2__1_0\ => \^status_lane_cgs_state\(5),
      \FSM_onehot_state[2]_i_2__1_1\ => \^status_lane_cgs_state\(4),
      \FSM_onehot_state[2]_i_2__2_0\ => \^status_lane_cgs_state\(7),
      \FSM_onehot_state[2]_i_2__2_1\ => \^status_lane_cgs_state\(6),
      \FSM_onehot_state_reg[0]\ => i_input_pipeline_stage_n_12,
      \FSM_onehot_state_reg[0]_0\ => i_input_pipeline_stage_n_160,
      \FSM_onehot_state_reg[0]_1\ => i_input_pipeline_stage_n_180,
      \FSM_onehot_state_reg[0]_10\ => \mode_8b10b.gen_lane[3].i_lane_n_15\,
      \FSM_onehot_state_reg[0]_2\ => i_input_pipeline_stage_n_200,
      \FSM_onehot_state_reg[0]_3\ => \mode_8b10b.gen_lane[0].i_lane_n_35\,
      \FSM_onehot_state_reg[0]_4\ => \mode_8b10b.gen_lane[0].i_lane_n_16\,
      \FSM_onehot_state_reg[0]_5\ => \mode_8b10b.gen_lane[1].i_lane_n_32\,
      \FSM_onehot_state_reg[0]_6\ => \mode_8b10b.gen_lane[1].i_lane_n_14\,
      \FSM_onehot_state_reg[0]_7\ => \mode_8b10b.gen_lane[2].i_lane_n_31\,
      \FSM_onehot_state_reg[0]_8\ => \mode_8b10b.gen_lane[2].i_lane_n_16\,
      \FSM_onehot_state_reg[0]_9\ => \mode_8b10b.gen_lane[3].i_lane_n_30\,
      Q(3 downto 0) => ifs_reset(3 downto 0),
      cgs_beat_has_error => cgs_beat_has_error_11,
      cgs_beat_has_error_0 => cgs_beat_has_error_10,
      cgs_beat_has_error_1 => cgs_beat_has_error_9,
      cgs_beat_has_error_2 => cgs_beat_has_error,
      clk => clk,
      ctrl_err_statistics_mask(2 downto 0) => ctrl_err_statistics_mask(2 downto 0),
      \frame_align_reg[0]\ => i_input_pipeline_stage_n_8,
      \frame_align_reg[0]_0\ => i_input_pipeline_stage_n_9,
      \frame_align_reg[0]_1\ => i_input_pipeline_stage_n_10,
      \frame_align_reg[0]_2\ => i_input_pipeline_stage_n_11,
      \frame_align_reg[0]_3\ => \^status_lane_latency\(0),
      \frame_align_reg[0]_4\ => \^status_lane_latency\(14),
      \frame_align_reg[0]_5\ => \^status_lane_latency\(28),
      \frame_align_reg[0]_6\ => \^status_lane_latency\(42),
      ifs_ready(3 downto 0) => ifs_ready(3 downto 0),
      ifs_ready_reg => i_input_pipeline_stage_n_0,
      ifs_ready_reg_0 => i_input_pipeline_stage_n_2,
      ifs_ready_reg_1 => i_input_pipeline_stage_n_4,
      ifs_ready_reg_2 => i_input_pipeline_stage_n_6,
      ifs_ready_reg_3 => i_input_pipeline_stage_n_220,
      ifs_ready_reg_4 => i_input_pipeline_stage_n_221,
      ifs_ready_reg_5 => i_input_pipeline_stage_n_222,
      ifs_ready_reg_6 => i_input_pipeline_stage_n_223,
      \in_dly_reg[107]_0\(9 downto 2) => in_5(35 downto 28),
      \in_dly_reg[107]_0\(1 downto 0) => charisk28_aligned_s_4(3 downto 2),
      \in_dly_reg[12]_0\ => i_input_pipeline_stage_n_199,
      \in_dly_reg[139]_0\(9 downto 2) => in_2(35 downto 28),
      \in_dly_reg[139]_0\(1 downto 0) => charisk28_aligned_s_1(3 downto 2),
      \in_dly_reg[16]_0\ => i_input_pipeline_stage_n_219,
      \in_dly_reg[171]_0\(9 downto 2) => \in\(35 downto 28),
      \in_dly_reg[171]_0\(1 downto 0) => charisk28_aligned_s(3 downto 2),
      \in_dly_reg[187]_0\(127 downto 0) => phy_data_r(127 downto 0),
      \in_dly_reg[187]_1\(175 downto 48) => phy_data(127 downto 0),
      \in_dly_reg[187]_1\(47 downto 32) => phy_charisk(15 downto 0),
      \in_dly_reg[187]_1\(31 downto 16) => phy_notintable(15 downto 0),
      \in_dly_reg[187]_1\(15 downto 0) => phy_disperr(15 downto 0),
      \in_dly_reg[23]_0\(3 downto 0) => charisk28_6(3 downto 0),
      \in_dly_reg[27]_0\(3) => i_input_pipeline_stage_n_161,
      \in_dly_reg[27]_0\(2) => i_input_pipeline_stage_n_162,
      \in_dly_reg[27]_0\(1) => i_input_pipeline_stage_n_163,
      \in_dly_reg[27]_0\(0) => i_input_pipeline_stage_n_164,
      \in_dly_reg[27]_1\(3 downto 0) => charisk28_3(3 downto 0),
      \in_dly_reg[2]\(1 downto 0) => \i_align_mux/charisk\(3 downto 2),
      \in_dly_reg[2]_0\(1 downto 0) => \i_align_mux/charisk_13\(3 downto 2),
      \in_dly_reg[2]_1\(1 downto 0) => \i_align_mux/charisk_15\(3 downto 2),
      \in_dly_reg[2]_2\(1 downto 0) => \i_align_mux/charisk_17\(3 downto 2),
      \in_dly_reg[31]_0\(3) => i_input_pipeline_stage_n_181,
      \in_dly_reg[31]_0\(2) => i_input_pipeline_stage_n_182,
      \in_dly_reg[31]_0\(1) => i_input_pipeline_stage_n_183,
      \in_dly_reg[31]_0\(0) => i_input_pipeline_stage_n_184,
      \in_dly_reg[31]_1\(3 downto 0) => charisk28_0(3 downto 0),
      \in_dly_reg[35]_0\(3) => i_input_pipeline_stage_n_201,
      \in_dly_reg[35]_0\(2) => i_input_pipeline_stage_n_202,
      \in_dly_reg[35]_0\(1) => i_input_pipeline_stage_n_203,
      \in_dly_reg[35]_0\(0) => i_input_pipeline_stage_n_204,
      \in_dly_reg[35]_1\(3 downto 0) => charisk28(3 downto 0),
      \in_dly_reg[35]_2\(7 downto 0) => data(31 downto 24),
      \in_dly_reg[35]_3\(7 downto 0) => data_12(31 downto 24),
      \in_dly_reg[35]_4\(7 downto 0) => data_14(31 downto 24),
      \in_dly_reg[35]_5\(7 downto 0) => data_16(31 downto 24),
      \in_dly_reg[3]\ => \^status_lane_latency\(1),
      \in_dly_reg[3]_0\ => \^status_lane_latency\(15),
      \in_dly_reg[3]_1\ => \^status_lane_latency\(29),
      \in_dly_reg[3]_2\ => \^status_lane_latency\(43),
      \in_dly_reg[4]_0\ => i_input_pipeline_stage_n_159,
      \in_dly_reg[75]_0\(9 downto 2) => in_8(35 downto 28),
      \in_dly_reg[75]_0\(1 downto 0) => charisk28_aligned_s_7(3 downto 2),
      \in_dly_reg[8]_0\ => i_input_pipeline_stage_n_179
    );
i_lmfc: entity work.system_rx_0_jesd204_lmfc
     port map (
      buffer_release_opportunity0 => buffer_release_opportunity0,
      device_cfg_buffer_delay(7 downto 0) => device_cfg_buffer_delay(7 downto 0),
      device_cfg_buffer_early_release => device_cfg_buffer_early_release,
      device_cfg_lmfc_offset(7 downto 0) => device_cfg_lmfc_offset(7 downto 0),
      device_cfg_octets_per_multiframe(7 downto 0) => device_cfg_octets_per_multiframe(9 downto 2),
      device_cfg_sysref_disable => device_cfg_sysref_disable,
      device_cfg_sysref_oneshot => device_cfg_sysref_oneshot,
      device_clk => device_clk,
      device_event_sysref_alignment_error => device_event_sysref_alignment_error,
      device_reset => device_reset,
      lmfc_clk => lmfc_clk,
      lmfc_edge_reg_0 => \^lmfc_edge\,
      sysref => sysref,
      sysref_edge_reg_0 => device_event_sysref_edge
    );
i_output_pipeline_stage: entity work.\system_rx_0_pipeline_stage__parameterized3\
     port map (
      D(129) => eof_reset,
      D(128) => \mode_8b10b.gen_lane[3].i_lane_n_97\,
      D(127) => \mode_8b10b.gen_lane[3].i_lane_n_98\,
      D(126) => \mode_8b10b.gen_lane[3].i_lane_n_99\,
      D(125) => \mode_8b10b.gen_lane[3].i_lane_n_100\,
      D(124) => \mode_8b10b.gen_lane[3].i_lane_n_101\,
      D(123) => \mode_8b10b.gen_lane[3].i_lane_n_102\,
      D(122) => \mode_8b10b.gen_lane[3].i_lane_n_103\,
      D(121) => \mode_8b10b.gen_lane[3].i_lane_n_104\,
      D(120) => \mode_8b10b.gen_lane[3].i_lane_n_105\,
      D(119) => \mode_8b10b.gen_lane[3].i_lane_n_106\,
      D(118) => \mode_8b10b.gen_lane[3].i_lane_n_107\,
      D(117) => \mode_8b10b.gen_lane[3].i_lane_n_108\,
      D(116) => \mode_8b10b.gen_lane[3].i_lane_n_109\,
      D(115) => \mode_8b10b.gen_lane[3].i_lane_n_110\,
      D(114) => \mode_8b10b.gen_lane[3].i_lane_n_111\,
      D(113) => \mode_8b10b.gen_lane[3].i_lane_n_112\,
      D(112) => \mode_8b10b.gen_lane[3].i_lane_n_113\,
      D(111) => \mode_8b10b.gen_lane[3].i_lane_n_114\,
      D(110) => \mode_8b10b.gen_lane[3].i_lane_n_115\,
      D(109) => \mode_8b10b.gen_lane[3].i_lane_n_116\,
      D(108) => \mode_8b10b.gen_lane[3].i_lane_n_117\,
      D(107) => \mode_8b10b.gen_lane[3].i_lane_n_118\,
      D(106) => \mode_8b10b.gen_lane[3].i_lane_n_119\,
      D(105) => \mode_8b10b.gen_lane[3].i_lane_n_120\,
      D(104) => \mode_8b10b.gen_lane[3].i_lane_n_121\,
      D(103) => \mode_8b10b.gen_lane[3].i_lane_n_122\,
      D(102) => \mode_8b10b.gen_lane[3].i_lane_n_123\,
      D(101) => \mode_8b10b.gen_lane[3].i_lane_n_124\,
      D(100) => \mode_8b10b.gen_lane[3].i_lane_n_125\,
      D(99) => \mode_8b10b.gen_lane[3].i_lane_n_126\,
      D(98) => \mode_8b10b.gen_lane[3].i_lane_n_127\,
      D(97) => \mode_8b10b.gen_lane[3].i_lane_n_128\,
      D(96) => \mode_8b10b.gen_lane[2].i_lane_n_97\,
      D(95) => \mode_8b10b.gen_lane[2].i_lane_n_98\,
      D(94) => \mode_8b10b.gen_lane[2].i_lane_n_99\,
      D(93) => \mode_8b10b.gen_lane[2].i_lane_n_100\,
      D(92) => \mode_8b10b.gen_lane[2].i_lane_n_101\,
      D(91) => \mode_8b10b.gen_lane[2].i_lane_n_102\,
      D(90) => \mode_8b10b.gen_lane[2].i_lane_n_103\,
      D(89) => \mode_8b10b.gen_lane[2].i_lane_n_104\,
      D(88) => \mode_8b10b.gen_lane[2].i_lane_n_105\,
      D(87) => \mode_8b10b.gen_lane[2].i_lane_n_106\,
      D(86) => \mode_8b10b.gen_lane[2].i_lane_n_107\,
      D(85) => \mode_8b10b.gen_lane[2].i_lane_n_108\,
      D(84) => \mode_8b10b.gen_lane[2].i_lane_n_109\,
      D(83) => \mode_8b10b.gen_lane[2].i_lane_n_110\,
      D(82) => \mode_8b10b.gen_lane[2].i_lane_n_111\,
      D(81) => \mode_8b10b.gen_lane[2].i_lane_n_112\,
      D(80) => \mode_8b10b.gen_lane[2].i_lane_n_113\,
      D(79) => \mode_8b10b.gen_lane[2].i_lane_n_114\,
      D(78) => \mode_8b10b.gen_lane[2].i_lane_n_115\,
      D(77) => \mode_8b10b.gen_lane[2].i_lane_n_116\,
      D(76) => \mode_8b10b.gen_lane[2].i_lane_n_117\,
      D(75) => \mode_8b10b.gen_lane[2].i_lane_n_118\,
      D(74) => \mode_8b10b.gen_lane[2].i_lane_n_119\,
      D(73) => \mode_8b10b.gen_lane[2].i_lane_n_120\,
      D(72) => \mode_8b10b.gen_lane[2].i_lane_n_121\,
      D(71) => \mode_8b10b.gen_lane[2].i_lane_n_122\,
      D(70) => \mode_8b10b.gen_lane[2].i_lane_n_123\,
      D(69) => \mode_8b10b.gen_lane[2].i_lane_n_124\,
      D(68) => \mode_8b10b.gen_lane[2].i_lane_n_125\,
      D(67) => \mode_8b10b.gen_lane[2].i_lane_n_126\,
      D(66) => \mode_8b10b.gen_lane[2].i_lane_n_127\,
      D(65) => \mode_8b10b.gen_lane[2].i_lane_n_128\,
      D(64) => \mode_8b10b.gen_lane[1].i_lane_n_98\,
      D(63) => \mode_8b10b.gen_lane[1].i_lane_n_99\,
      D(62) => \mode_8b10b.gen_lane[1].i_lane_n_100\,
      D(61) => \mode_8b10b.gen_lane[1].i_lane_n_101\,
      D(60) => \mode_8b10b.gen_lane[1].i_lane_n_102\,
      D(59) => \mode_8b10b.gen_lane[1].i_lane_n_103\,
      D(58) => \mode_8b10b.gen_lane[1].i_lane_n_104\,
      D(57) => \mode_8b10b.gen_lane[1].i_lane_n_105\,
      D(56) => \mode_8b10b.gen_lane[1].i_lane_n_106\,
      D(55) => \mode_8b10b.gen_lane[1].i_lane_n_107\,
      D(54) => \mode_8b10b.gen_lane[1].i_lane_n_108\,
      D(53) => \mode_8b10b.gen_lane[1].i_lane_n_109\,
      D(52) => \mode_8b10b.gen_lane[1].i_lane_n_110\,
      D(51) => \mode_8b10b.gen_lane[1].i_lane_n_111\,
      D(50) => \mode_8b10b.gen_lane[1].i_lane_n_112\,
      D(49) => \mode_8b10b.gen_lane[1].i_lane_n_113\,
      D(48) => \mode_8b10b.gen_lane[1].i_lane_n_114\,
      D(47) => \mode_8b10b.gen_lane[1].i_lane_n_115\,
      D(46) => \mode_8b10b.gen_lane[1].i_lane_n_116\,
      D(45) => \mode_8b10b.gen_lane[1].i_lane_n_117\,
      D(44) => \mode_8b10b.gen_lane[1].i_lane_n_118\,
      D(43) => \mode_8b10b.gen_lane[1].i_lane_n_119\,
      D(42) => \mode_8b10b.gen_lane[1].i_lane_n_120\,
      D(41) => \mode_8b10b.gen_lane[1].i_lane_n_121\,
      D(40) => \mode_8b10b.gen_lane[1].i_lane_n_122\,
      D(39) => \mode_8b10b.gen_lane[1].i_lane_n_123\,
      D(38) => \mode_8b10b.gen_lane[1].i_lane_n_124\,
      D(37) => \mode_8b10b.gen_lane[1].i_lane_n_125\,
      D(36) => \mode_8b10b.gen_lane[1].i_lane_n_126\,
      D(35) => \mode_8b10b.gen_lane[1].i_lane_n_127\,
      D(34) => \mode_8b10b.gen_lane[1].i_lane_n_128\,
      D(33) => \mode_8b10b.gen_lane[1].i_lane_n_129\,
      D(32) => \mode_8b10b.gen_lane[0].i_lane_n_101\,
      D(31) => \mode_8b10b.gen_lane[0].i_lane_n_102\,
      D(30) => \mode_8b10b.gen_lane[0].i_lane_n_103\,
      D(29) => \mode_8b10b.gen_lane[0].i_lane_n_104\,
      D(28) => \mode_8b10b.gen_lane[0].i_lane_n_105\,
      D(27) => \mode_8b10b.gen_lane[0].i_lane_n_106\,
      D(26) => \mode_8b10b.gen_lane[0].i_lane_n_107\,
      D(25) => \mode_8b10b.gen_lane[0].i_lane_n_108\,
      D(24) => \mode_8b10b.gen_lane[0].i_lane_n_109\,
      D(23) => \mode_8b10b.gen_lane[0].i_lane_n_110\,
      D(22) => \mode_8b10b.gen_lane[0].i_lane_n_111\,
      D(21) => \mode_8b10b.gen_lane[0].i_lane_n_112\,
      D(20) => \mode_8b10b.gen_lane[0].i_lane_n_113\,
      D(19) => \mode_8b10b.gen_lane[0].i_lane_n_114\,
      D(18) => \mode_8b10b.gen_lane[0].i_lane_n_115\,
      D(17) => \mode_8b10b.gen_lane[0].i_lane_n_116\,
      D(16) => \mode_8b10b.gen_lane[0].i_lane_n_117\,
      D(15) => \mode_8b10b.gen_lane[0].i_lane_n_118\,
      D(14) => \mode_8b10b.gen_lane[0].i_lane_n_119\,
      D(13) => \mode_8b10b.gen_lane[0].i_lane_n_120\,
      D(12) => \mode_8b10b.gen_lane[0].i_lane_n_121\,
      D(11) => \mode_8b10b.gen_lane[0].i_lane_n_122\,
      D(10) => \mode_8b10b.gen_lane[0].i_lane_n_123\,
      D(9) => \mode_8b10b.gen_lane[0].i_lane_n_124\,
      D(8) => \mode_8b10b.gen_lane[0].i_lane_n_125\,
      D(7) => \mode_8b10b.gen_lane[0].i_lane_n_126\,
      D(6) => \mode_8b10b.gen_lane[0].i_lane_n_127\,
      D(5) => \mode_8b10b.gen_lane[0].i_lane_n_128\,
      D(4) => \mode_8b10b.gen_lane[0].i_lane_n_129\,
      D(3) => \mode_8b10b.gen_lane[0].i_lane_n_130\,
      D(2) => \mode_8b10b.gen_lane[0].i_lane_n_131\,
      D(1) => \mode_8b10b.gen_lane[0].i_lane_n_132\,
      D(0) => buffer_release_d1,
      Q(129) => eof_reset_d,
      Q(128 downto 1) => rx_data(127 downto 0),
      Q(0) => rx_valid,
      SR(0) => i_output_pipeline_stage_n_0,
      device_clk => device_clk,
      rx_eomf(0) => \^rx_eomf\(3)
    );
\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mode_8b10b.gen_lane[0].i_lane_n_34\,
      Q => event_frame_alignment_error_per_lane(0),
      R => '0'
    );
\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => frame_align_err_thresh_met5_out,
      Q => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[0]\,
      R => reset
    );
\mode_8b10b.gen_lane[0].i_lane\: entity work.system_rx_0_jesd204_rx_lane
     port map (
      D(0) => ifs_ready(0),
      E(0) => \mode_8b10b.gen_lane[3].i_lane_n_29\,
      \FSM_onehot_state_reg[0]\ => \mode_8b10b.gen_lane[0].i_lane_n_35\,
      \FSM_onehot_state_reg[0]_0\ => i_input_pipeline_stage_n_12,
      \FSM_onehot_state_reg[0]_1\(0) => cgs_reset(0),
      \FSM_onehot_state_reg[1]\ => \^status_lane_cgs_state\(0),
      \FSM_onehot_state_reg[2]\ => \^status_lane_cgs_state\(1),
      Q(1 downto 0) => \i_align_mux/charisk\(3 downto 2),
      SR(0) => status_err_statistics_cnt0,
      \beat_error_count_reg[1]\ => \mode_8b10b.gen_lane[0].i_lane_n_16\,
      buffer_ready_n(0) => buffer_ready_n(0),
      cfg_disable_scrambler => cfg_disable_scrambler,
      cfg_frame_align_err_threshold(7 downto 0) => cfg_frame_align_err_threshold(7 downto 0),
      cfg_octets_per_frame(7 downto 0) => cfg_octets_per_frame(7 downto 0),
      cfg_octets_per_frame_0_sp_1 => \mode_8b10b.gen_lane[0].i_lane_n_29\,
      cfg_octets_per_frame_1_sp_1 => \mode_8b10b.gen_lane[0].i_lane_n_30\,
      cfg_octets_per_frame_2_sp_1 => \mode_8b10b.gen_lane[0].i_lane_n_26\,
      cfg_octets_per_frame_3_sp_1 => \mode_8b10b.gen_lane[0].i_lane_n_28\,
      cfg_octets_per_frame_4_sp_1 => \mode_8b10b.gen_lane[0].i_lane_n_27\,
      cfg_octets_per_multiframe(7 downto 0) => cfg_octets_per_multiframe(9 downto 2),
      cgs_beat_has_error => cgs_beat_has_error_11,
      cgs_ready(0) => cgs_ready(0),
      clk => clk,
      device_clk => device_clk,
      frame_align_err_thresh_met5_out => frame_align_err_thresh_met5_out,
      \frame_align_reg[0]_0\ => \^status_lane_latency\(0),
      \frame_align_reg[0]_1\ => i_input_pipeline_stage_n_8,
      \frame_align_reg[1]_0\ => \^status_lane_latency\(1),
      \frame_align_reg[1]_1\ => i_input_pipeline_stage_n_220,
      \gen_k_char[3].eof_err_reg[3]\ => \mode_8b10b.gen_lane[1].i_lane_n_25\,
      \gen_k_char[3].eof_err_reg[3]_0\ => \mode_8b10b.gen_lane[1].i_lane_n_26\,
      ifs_ready_reg_0 => i_input_pipeline_stage_n_0,
      ilas_config_addr(1 downto 0) => ilas_config_addr(1 downto 0),
      ilas_config_data(31 downto 0) => ilas_config_data(31 downto 0),
      ilas_config_valid_i_reg => ilas_config_valid(0),
      \in_charisk_d1_reg[3]\(3 downto 0) => charisk28_6(3 downto 0),
      \in_data_d1_reg[31]\(7 downto 0) => data(31 downto 24),
      \in_data_d1_reg[31]_0\(31 downto 0) => phy_data_r(31 downto 0),
      \in_dly_reg[1]\ => i_input_pipeline_stage_n_159,
      \in_dly_reg[35]\(9 downto 2) => in_8(35 downto 28),
      \in_dly_reg[35]\(1 downto 0) => charisk28_aligned_s_7(3 downto 2),
      \mem_rd_data_reg[31]\(31) => \mode_8b10b.gen_lane[0].i_lane_n_101\,
      \mem_rd_data_reg[31]\(30) => \mode_8b10b.gen_lane[0].i_lane_n_102\,
      \mem_rd_data_reg[31]\(29) => \mode_8b10b.gen_lane[0].i_lane_n_103\,
      \mem_rd_data_reg[31]\(28) => \mode_8b10b.gen_lane[0].i_lane_n_104\,
      \mem_rd_data_reg[31]\(27) => \mode_8b10b.gen_lane[0].i_lane_n_105\,
      \mem_rd_data_reg[31]\(26) => \mode_8b10b.gen_lane[0].i_lane_n_106\,
      \mem_rd_data_reg[31]\(25) => \mode_8b10b.gen_lane[0].i_lane_n_107\,
      \mem_rd_data_reg[31]\(24) => \mode_8b10b.gen_lane[0].i_lane_n_108\,
      \mem_rd_data_reg[31]\(23) => \mode_8b10b.gen_lane[0].i_lane_n_109\,
      \mem_rd_data_reg[31]\(22) => \mode_8b10b.gen_lane[0].i_lane_n_110\,
      \mem_rd_data_reg[31]\(21) => \mode_8b10b.gen_lane[0].i_lane_n_111\,
      \mem_rd_data_reg[31]\(20) => \mode_8b10b.gen_lane[0].i_lane_n_112\,
      \mem_rd_data_reg[31]\(19) => \mode_8b10b.gen_lane[0].i_lane_n_113\,
      \mem_rd_data_reg[31]\(18) => \mode_8b10b.gen_lane[0].i_lane_n_114\,
      \mem_rd_data_reg[31]\(17) => \mode_8b10b.gen_lane[0].i_lane_n_115\,
      \mem_rd_data_reg[31]\(16) => \mode_8b10b.gen_lane[0].i_lane_n_116\,
      \mem_rd_data_reg[31]\(15) => \mode_8b10b.gen_lane[0].i_lane_n_117\,
      \mem_rd_data_reg[31]\(14) => \mode_8b10b.gen_lane[0].i_lane_n_118\,
      \mem_rd_data_reg[31]\(13) => \mode_8b10b.gen_lane[0].i_lane_n_119\,
      \mem_rd_data_reg[31]\(12) => \mode_8b10b.gen_lane[0].i_lane_n_120\,
      \mem_rd_data_reg[31]\(11) => \mode_8b10b.gen_lane[0].i_lane_n_121\,
      \mem_rd_data_reg[31]\(10) => \mode_8b10b.gen_lane[0].i_lane_n_122\,
      \mem_rd_data_reg[31]\(9) => \mode_8b10b.gen_lane[0].i_lane_n_123\,
      \mem_rd_data_reg[31]\(8) => \mode_8b10b.gen_lane[0].i_lane_n_124\,
      \mem_rd_data_reg[31]\(7) => \mode_8b10b.gen_lane[0].i_lane_n_125\,
      \mem_rd_data_reg[31]\(6) => \mode_8b10b.gen_lane[0].i_lane_n_126\,
      \mem_rd_data_reg[31]\(5) => \mode_8b10b.gen_lane[0].i_lane_n_127\,
      \mem_rd_data_reg[31]\(4) => \mode_8b10b.gen_lane[0].i_lane_n_128\,
      \mem_rd_data_reg[31]\(3) => \mode_8b10b.gen_lane[0].i_lane_n_129\,
      \mem_rd_data_reg[31]\(2) => \mode_8b10b.gen_lane[0].i_lane_n_130\,
      \mem_rd_data_reg[31]\(1) => \mode_8b10b.gen_lane[0].i_lane_n_131\,
      \mem_rd_data_reg[31]\(0) => \mode_8b10b.gen_lane[0].i_lane_n_132\,
      \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0]\ => \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[0]\,
      \phy_char_err_reg[3]_0\(3) => i_input_pipeline_stage_n_13,
      \phy_char_err_reg[3]_0\(2) => i_input_pipeline_stage_n_14,
      \phy_char_err_reg[3]_0\(1) => i_input_pipeline_stage_n_15,
      \phy_char_err_reg[3]_0\(0) => i_input_pipeline_stage_n_16,
      \rd_addr_reg[7]\(0) => buffer_release_n,
      reset => reset,
      reset_0 => \mode_8b10b.gen_lane[0].i_lane_n_34\,
      status_err_statistics_cnt(31 downto 0) => status_err_statistics_cnt(31 downto 0),
      status_lane_frame_align_err_cnt(7 downto 0) => status_lane_frame_align_err_cnt(7 downto 0)
    );
\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mode_8b10b.gen_lane[1].i_lane_n_31\,
      Q => event_frame_alignment_error_per_lane(1),
      R => '0'
    );
\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => frame_align_err_thresh_met3_out,
      Q => p_0_in,
      R => reset
    );
\mode_8b10b.gen_lane[1].i_lane\: entity work.system_rx_0_jesd204_rx_lane_0
     port map (
      D(0) => ifs_ready(1),
      E(0) => \mode_8b10b.gen_lane[3].i_lane_n_29\,
      \FSM_onehot_state_reg[0]\ => \mode_8b10b.gen_lane[1].i_lane_n_32\,
      \FSM_onehot_state_reg[0]_0\ => i_input_pipeline_stage_n_160,
      \FSM_onehot_state_reg[0]_1\(0) => cgs_reset(1),
      \FSM_onehot_state_reg[1]\ => \^status_lane_cgs_state\(2),
      \FSM_onehot_state_reg[2]\ => \^status_lane_cgs_state\(3),
      Q(1 downto 0) => \i_align_mux/charisk_13\(3 downto 2),
      SR(0) => status_err_statistics_cnt0,
      \beat_error_count_reg[1]\ => \mode_8b10b.gen_lane[1].i_lane_n_14\,
      buffer_release_n_reg(0) => buffer_ready_n(0),
      cfg_disable_scrambler => cfg_disable_scrambler,
      cfg_frame_align_err_threshold(7 downto 0) => cfg_frame_align_err_threshold(7 downto 0),
      cfg_lanes_disable(1 downto 0) => cfg_lanes_disable(1 downto 0),
      cfg_lanes_disable_1_sp_1 => \mode_8b10b.gen_lane[1].i_lane_n_24\,
      cfg_octets_per_frame(4 downto 0) => cfg_octets_per_frame(4 downto 0),
      cfg_octets_per_frame_1_sp_1 => \mode_8b10b.gen_lane[1].i_lane_n_26\,
      cfg_octets_per_frame_2_sp_1 => \mode_8b10b.gen_lane[1].i_lane_n_25\,
      cfg_octets_per_multiframe(7 downto 0) => cfg_octets_per_multiframe(9 downto 2),
      cgs_beat_has_error => cgs_beat_has_error_10,
      clk => clk,
      device_clk => device_clk,
      event_unexpected_lane_state_error_INST_0_i_1(0) => cgs_ready(0),
      frame_align_err_thresh_met3_out => frame_align_err_thresh_met3_out,
      \frame_align_reg[0]_0\ => \^status_lane_latency\(14),
      \frame_align_reg[0]_1\ => i_input_pipeline_stage_n_9,
      \frame_align_reg[1]_0\ => \^status_lane_latency\(15),
      \frame_align_reg[1]_1\ => i_input_pipeline_stage_n_221,
      \gen_k_char[0].eof_err_reg[0]\ => \mode_8b10b.gen_lane[0].i_lane_n_26\,
      \gen_k_char[0].eof_err_reg[0]_0\ => \mode_8b10b.gen_lane[0].i_lane_n_28\,
      \gen_k_char[1].eof_err_reg[1]\ => \mode_8b10b.gen_lane[0].i_lane_n_29\,
      \gen_k_char[1].eof_err_reg[1]_0\ => \mode_8b10b.gen_lane[0].i_lane_n_30\,
      \gen_k_char[3].eof_err_reg[3]\ => \mode_8b10b.gen_lane[0].i_lane_n_27\,
      ifs_ready_reg_0 => i_input_pipeline_stage_n_2,
      ilas_config_addr(1 downto 0) => ilas_config_addr(3 downto 2),
      ilas_config_data(31 downto 0) => ilas_config_data(63 downto 32),
      ilas_config_valid_i_reg => ilas_config_valid(1),
      \in_charisk_d1_reg[3]\(3 downto 0) => charisk28_3(3 downto 0),
      \in_data_d1_reg[31]\(7 downto 0) => data_12(31 downto 24),
      \in_data_d1_reg[31]_0\(31 downto 0) => phy_data_r(63 downto 32),
      \in_dly_reg[1]\ => i_input_pipeline_stage_n_179,
      \in_dly_reg[35]\(9 downto 2) => in_5(35 downto 28),
      \in_dly_reg[35]\(1 downto 0) => charisk28_aligned_s_4(3 downto 2),
      \mem_rd_data_reg[31]\(31) => \mode_8b10b.gen_lane[1].i_lane_n_98\,
      \mem_rd_data_reg[31]\(30) => \mode_8b10b.gen_lane[1].i_lane_n_99\,
      \mem_rd_data_reg[31]\(29) => \mode_8b10b.gen_lane[1].i_lane_n_100\,
      \mem_rd_data_reg[31]\(28) => \mode_8b10b.gen_lane[1].i_lane_n_101\,
      \mem_rd_data_reg[31]\(27) => \mode_8b10b.gen_lane[1].i_lane_n_102\,
      \mem_rd_data_reg[31]\(26) => \mode_8b10b.gen_lane[1].i_lane_n_103\,
      \mem_rd_data_reg[31]\(25) => \mode_8b10b.gen_lane[1].i_lane_n_104\,
      \mem_rd_data_reg[31]\(24) => \mode_8b10b.gen_lane[1].i_lane_n_105\,
      \mem_rd_data_reg[31]\(23) => \mode_8b10b.gen_lane[1].i_lane_n_106\,
      \mem_rd_data_reg[31]\(22) => \mode_8b10b.gen_lane[1].i_lane_n_107\,
      \mem_rd_data_reg[31]\(21) => \mode_8b10b.gen_lane[1].i_lane_n_108\,
      \mem_rd_data_reg[31]\(20) => \mode_8b10b.gen_lane[1].i_lane_n_109\,
      \mem_rd_data_reg[31]\(19) => \mode_8b10b.gen_lane[1].i_lane_n_110\,
      \mem_rd_data_reg[31]\(18) => \mode_8b10b.gen_lane[1].i_lane_n_111\,
      \mem_rd_data_reg[31]\(17) => \mode_8b10b.gen_lane[1].i_lane_n_112\,
      \mem_rd_data_reg[31]\(16) => \mode_8b10b.gen_lane[1].i_lane_n_113\,
      \mem_rd_data_reg[31]\(15) => \mode_8b10b.gen_lane[1].i_lane_n_114\,
      \mem_rd_data_reg[31]\(14) => \mode_8b10b.gen_lane[1].i_lane_n_115\,
      \mem_rd_data_reg[31]\(13) => \mode_8b10b.gen_lane[1].i_lane_n_116\,
      \mem_rd_data_reg[31]\(12) => \mode_8b10b.gen_lane[1].i_lane_n_117\,
      \mem_rd_data_reg[31]\(11) => \mode_8b10b.gen_lane[1].i_lane_n_118\,
      \mem_rd_data_reg[31]\(10) => \mode_8b10b.gen_lane[1].i_lane_n_119\,
      \mem_rd_data_reg[31]\(9) => \mode_8b10b.gen_lane[1].i_lane_n_120\,
      \mem_rd_data_reg[31]\(8) => \mode_8b10b.gen_lane[1].i_lane_n_121\,
      \mem_rd_data_reg[31]\(7) => \mode_8b10b.gen_lane[1].i_lane_n_122\,
      \mem_rd_data_reg[31]\(6) => \mode_8b10b.gen_lane[1].i_lane_n_123\,
      \mem_rd_data_reg[31]\(5) => \mode_8b10b.gen_lane[1].i_lane_n_124\,
      \mem_rd_data_reg[31]\(4) => \mode_8b10b.gen_lane[1].i_lane_n_125\,
      \mem_rd_data_reg[31]\(3) => \mode_8b10b.gen_lane[1].i_lane_n_126\,
      \mem_rd_data_reg[31]\(2) => \mode_8b10b.gen_lane[1].i_lane_n_127\,
      \mem_rd_data_reg[31]\(1) => \mode_8b10b.gen_lane[1].i_lane_n_128\,
      \mem_rd_data_reg[31]\(0) => \mode_8b10b.gen_lane[1].i_lane_n_129\,
      \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1]\ => p_0_in,
      \phy_char_err_reg[3]_0\(3) => i_input_pipeline_stage_n_161,
      \phy_char_err_reg[3]_0\(2) => i_input_pipeline_stage_n_162,
      \phy_char_err_reg[3]_0\(1) => i_input_pipeline_stage_n_163,
      \phy_char_err_reg[3]_0\(0) => i_input_pipeline_stage_n_164,
      \rd_addr_reg[0]\(0) => buffer_release_n,
      rdy_reg => \mode_8b10b.gen_lane[1].i_lane_n_30\,
      reset => reset,
      reset_0 => \mode_8b10b.gen_lane[1].i_lane_n_31\,
      status_err_statistics_cnt(31 downto 0) => status_err_statistics_cnt(63 downto 32),
      status_lane_frame_align_err_cnt(7 downto 0) => status_lane_frame_align_err_cnt(15 downto 8)
    );
\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mode_8b10b.gen_lane[2].i_lane_n_30\,
      Q => event_frame_alignment_error_per_lane(2),
      R => '0'
    );
\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => frame_align_err_thresh_met1_out,
      Q => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[2]\,
      R => reset
    );
\mode_8b10b.gen_lane[2].i_lane\: entity work.system_rx_0_jesd204_rx_lane_1
     port map (
      D(0) => ifs_ready(2),
      E(0) => \mode_8b10b.gen_lane[3].i_lane_n_29\,
      \FSM_onehot_state_reg[0]\ => \mode_8b10b.gen_lane[2].i_lane_n_31\,
      \FSM_onehot_state_reg[0]_0\ => i_input_pipeline_stage_n_180,
      \FSM_onehot_state_reg[0]_1\(0) => cgs_reset(2),
      \FSM_onehot_state_reg[1]\ => \^status_lane_cgs_state\(4),
      \FSM_onehot_state_reg[2]\ => \^status_lane_cgs_state\(5),
      Q(1 downto 0) => \i_align_mux/charisk_15\(3 downto 2),
      SR(0) => status_err_statistics_cnt0,
      \beat_error_count_reg[1]\ => \mode_8b10b.gen_lane[2].i_lane_n_16\,
      buffer_ready_n(0) => buffer_ready_n(2),
      cfg_disable_scrambler => cfg_disable_scrambler,
      cfg_frame_align_err_threshold(7 downto 0) => cfg_frame_align_err_threshold(7 downto 0),
      cfg_lanes_disable(1 downto 0) => cfg_lanes_disable(3 downto 2),
      cfg_octets_per_frame(4 downto 0) => cfg_octets_per_frame(4 downto 0),
      cfg_octets_per_multiframe(7 downto 0) => cfg_octets_per_multiframe(9 downto 2),
      cgs_beat_has_error => cgs_beat_has_error_9,
      cgs_ready(0) => cgs_ready(2),
      clk => clk,
      device_clk => device_clk,
      event_unexpected_lane_state_error => \mode_8b10b.gen_lane[1].i_lane_n_30\,
      event_unexpected_lane_state_error_0(0) => cgs_ready(3),
      frame_align_err_thresh_met1_out => frame_align_err_thresh_met1_out,
      \frame_align_reg[0]_0\ => \^status_lane_latency\(28),
      \frame_align_reg[0]_1\ => i_input_pipeline_stage_n_10,
      \frame_align_reg[1]_0\ => \^status_lane_latency\(29),
      \frame_align_reg[1]_1\ => i_input_pipeline_stage_n_222,
      \gen_k_char[0].eof_err_reg[0]\ => \mode_8b10b.gen_lane[0].i_lane_n_26\,
      \gen_k_char[0].eof_err_reg[0]_0\ => \mode_8b10b.gen_lane[0].i_lane_n_28\,
      \gen_k_char[1].eof_err_reg[1]\ => \mode_8b10b.gen_lane[0].i_lane_n_29\,
      \gen_k_char[1].eof_err_reg[1]_0\ => \mode_8b10b.gen_lane[0].i_lane_n_30\,
      \gen_k_char[3].eof_err_reg[3]\ => \mode_8b10b.gen_lane[0].i_lane_n_27\,
      \gen_k_char[3].eof_err_reg[3]_0\ => \mode_8b10b.gen_lane[1].i_lane_n_25\,
      \gen_k_char[3].eof_err_reg[3]_1\ => \mode_8b10b.gen_lane[1].i_lane_n_26\,
      ifs_ready_reg_0 => i_input_pipeline_stage_n_4,
      ilas_config_addr(1 downto 0) => ilas_config_addr(5 downto 4),
      ilas_config_data(31 downto 0) => ilas_config_data(95 downto 64),
      ilas_config_valid_i_reg => ilas_config_valid(2),
      \in_charisk_d1_reg[3]\(3 downto 0) => charisk28_0(3 downto 0),
      \in_data_d1_reg[31]\(7 downto 0) => data_14(31 downto 24),
      \in_data_d1_reg[31]_0\(31 downto 0) => phy_data_r(95 downto 64),
      \in_dly_reg[1]\ => i_input_pipeline_stage_n_199,
      \in_dly_reg[35]\(9 downto 2) => in_2(35 downto 28),
      \in_dly_reg[35]\(1 downto 0) => charisk28_aligned_s_1(3 downto 2),
      \mem_rd_data_reg[31]\(31) => \mode_8b10b.gen_lane[2].i_lane_n_97\,
      \mem_rd_data_reg[31]\(30) => \mode_8b10b.gen_lane[2].i_lane_n_98\,
      \mem_rd_data_reg[31]\(29) => \mode_8b10b.gen_lane[2].i_lane_n_99\,
      \mem_rd_data_reg[31]\(28) => \mode_8b10b.gen_lane[2].i_lane_n_100\,
      \mem_rd_data_reg[31]\(27) => \mode_8b10b.gen_lane[2].i_lane_n_101\,
      \mem_rd_data_reg[31]\(26) => \mode_8b10b.gen_lane[2].i_lane_n_102\,
      \mem_rd_data_reg[31]\(25) => \mode_8b10b.gen_lane[2].i_lane_n_103\,
      \mem_rd_data_reg[31]\(24) => \mode_8b10b.gen_lane[2].i_lane_n_104\,
      \mem_rd_data_reg[31]\(23) => \mode_8b10b.gen_lane[2].i_lane_n_105\,
      \mem_rd_data_reg[31]\(22) => \mode_8b10b.gen_lane[2].i_lane_n_106\,
      \mem_rd_data_reg[31]\(21) => \mode_8b10b.gen_lane[2].i_lane_n_107\,
      \mem_rd_data_reg[31]\(20) => \mode_8b10b.gen_lane[2].i_lane_n_108\,
      \mem_rd_data_reg[31]\(19) => \mode_8b10b.gen_lane[2].i_lane_n_109\,
      \mem_rd_data_reg[31]\(18) => \mode_8b10b.gen_lane[2].i_lane_n_110\,
      \mem_rd_data_reg[31]\(17) => \mode_8b10b.gen_lane[2].i_lane_n_111\,
      \mem_rd_data_reg[31]\(16) => \mode_8b10b.gen_lane[2].i_lane_n_112\,
      \mem_rd_data_reg[31]\(15) => \mode_8b10b.gen_lane[2].i_lane_n_113\,
      \mem_rd_data_reg[31]\(14) => \mode_8b10b.gen_lane[2].i_lane_n_114\,
      \mem_rd_data_reg[31]\(13) => \mode_8b10b.gen_lane[2].i_lane_n_115\,
      \mem_rd_data_reg[31]\(12) => \mode_8b10b.gen_lane[2].i_lane_n_116\,
      \mem_rd_data_reg[31]\(11) => \mode_8b10b.gen_lane[2].i_lane_n_117\,
      \mem_rd_data_reg[31]\(10) => \mode_8b10b.gen_lane[2].i_lane_n_118\,
      \mem_rd_data_reg[31]\(9) => \mode_8b10b.gen_lane[2].i_lane_n_119\,
      \mem_rd_data_reg[31]\(8) => \mode_8b10b.gen_lane[2].i_lane_n_120\,
      \mem_rd_data_reg[31]\(7) => \mode_8b10b.gen_lane[2].i_lane_n_121\,
      \mem_rd_data_reg[31]\(6) => \mode_8b10b.gen_lane[2].i_lane_n_122\,
      \mem_rd_data_reg[31]\(5) => \mode_8b10b.gen_lane[2].i_lane_n_123\,
      \mem_rd_data_reg[31]\(4) => \mode_8b10b.gen_lane[2].i_lane_n_124\,
      \mem_rd_data_reg[31]\(3) => \mode_8b10b.gen_lane[2].i_lane_n_125\,
      \mem_rd_data_reg[31]\(2) => \mode_8b10b.gen_lane[2].i_lane_n_126\,
      \mem_rd_data_reg[31]\(1) => \mode_8b10b.gen_lane[2].i_lane_n_127\,
      \mem_rd_data_reg[31]\(0) => \mode_8b10b.gen_lane[2].i_lane_n_128\,
      \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2]\ => \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[2]\,
      \mode_8b10b.unexpected_lane_state_error06_in\ => \mode_8b10b.unexpected_lane_state_error06_in\,
      \phy_char_err_reg[3]_0\(3) => i_input_pipeline_stage_n_181,
      \phy_char_err_reg[3]_0\(2) => i_input_pipeline_stage_n_182,
      \phy_char_err_reg[3]_0\(1) => i_input_pipeline_stage_n_183,
      \phy_char_err_reg[3]_0\(0) => i_input_pipeline_stage_n_184,
      \rd_addr_reg[7]\(0) => buffer_release_n,
      reset => reset,
      reset_0 => \mode_8b10b.gen_lane[2].i_lane_n_30\,
      status_err_statistics_cnt(31 downto 0) => status_err_statistics_cnt(95 downto 64),
      status_lane_frame_align_err_cnt(7 downto 0) => status_lane_frame_align_err_cnt(23 downto 16)
    );
\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mode_8b10b.gen_lane[3].i_lane_n_28\,
      Q => event_frame_alignment_error_per_lane(3),
      R => '0'
    );
\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => frame_align_err_thresh_met,
      Q => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[3]\,
      R => reset
    );
\mode_8b10b.gen_lane[3].i_lane\: entity work.system_rx_0_jesd204_rx_lane_2
     port map (
      D(0) => ifs_ready(3),
      E(0) => \mode_8b10b.gen_lane[3].i_lane_n_29\,
      \FSM_onehot_state_reg[0]\ => \mode_8b10b.gen_lane[3].i_lane_n_30\,
      \FSM_onehot_state_reg[0]_0\ => i_input_pipeline_stage_n_200,
      \FSM_onehot_state_reg[0]_1\(0) => cgs_reset(3),
      \FSM_onehot_state_reg[1]\ => \^status_lane_cgs_state\(6),
      \FSM_onehot_state_reg[2]\ => \^status_lane_cgs_state\(7),
      Q(1 downto 0) => \i_align_mux/charisk_17\(3 downto 2),
      SR(0) => status_err_statistics_cnt0,
      \beat_error_count_reg[1]\ => \mode_8b10b.gen_lane[3].i_lane_n_15\,
      buffer_release_n_reg(0) => buffer_ready_n(2),
      buffer_release_n_reg_0 => \mode_8b10b.gen_lane[1].i_lane_n_24\,
      buffer_release_opportunity => buffer_release_opportunity,
      buffer_release_opportunity_reg => \mode_8b10b.gen_lane[3].i_lane_n_32\,
      cfg_disable_scrambler => cfg_disable_scrambler,
      cfg_frame_align_err_threshold(7 downto 0) => cfg_frame_align_err_threshold(7 downto 0),
      cfg_lanes_disable(1 downto 0) => cfg_lanes_disable(3 downto 2),
      cfg_octets_per_frame(4 downto 0) => cfg_octets_per_frame(4 downto 0),
      cfg_octets_per_multiframe(7 downto 0) => cfg_octets_per_multiframe(9 downto 2),
      cgs_beat_has_error => cgs_beat_has_error,
      clk => clk,
      device_clk => device_clk,
      frame_align_err_thresh_met => frame_align_err_thresh_met,
      \frame_align_reg[0]_0\ => \^status_lane_latency\(42),
      \frame_align_reg[0]_1\ => i_input_pipeline_stage_n_11,
      \frame_align_reg[1]_0\ => \^status_lane_latency\(43),
      \frame_align_reg[1]_1\ => i_input_pipeline_stage_n_223,
      \gen_k_char[0].eof_err_reg[0]\ => \mode_8b10b.gen_lane[0].i_lane_n_26\,
      \gen_k_char[0].eof_err_reg[0]_0\ => \mode_8b10b.gen_lane[0].i_lane_n_28\,
      \gen_k_char[1].eof_err_reg[1]\ => \mode_8b10b.gen_lane[0].i_lane_n_29\,
      \gen_k_char[1].eof_err_reg[1]_0\ => \mode_8b10b.gen_lane[0].i_lane_n_30\,
      \gen_k_char[3].eof_err_reg[3]\ => \mode_8b10b.gen_lane[0].i_lane_n_27\,
      \gen_k_char[3].eof_err_reg[3]_0\ => \mode_8b10b.gen_lane[1].i_lane_n_25\,
      \gen_k_char[3].eof_err_reg[3]_1\ => \mode_8b10b.gen_lane[1].i_lane_n_26\,
      ifs_ready_reg_0 => i_input_pipeline_stage_n_6,
      ilas_config_addr(1 downto 0) => ilas_config_addr(7 downto 6),
      ilas_config_data(31 downto 0) => ilas_config_data(127 downto 96),
      ilas_config_valid_i_reg => ilas_config_valid(3),
      \in_charisk_d1_reg[3]\(3 downto 0) => charisk28(3 downto 0),
      \in_data_d1_reg[31]\(7 downto 0) => data_16(31 downto 24),
      \in_data_d1_reg[31]_0\(31 downto 0) => phy_data_r(127 downto 96),
      \in_dly_reg[1]\ => i_input_pipeline_stage_n_219,
      \in_dly_reg[35]\(9 downto 2) => \in\(35 downto 28),
      \in_dly_reg[35]\(1 downto 0) => charisk28_aligned_s(3 downto 2),
      \mem_rd_data_reg[31]\(31) => \mode_8b10b.gen_lane[3].i_lane_n_97\,
      \mem_rd_data_reg[31]\(30) => \mode_8b10b.gen_lane[3].i_lane_n_98\,
      \mem_rd_data_reg[31]\(29) => \mode_8b10b.gen_lane[3].i_lane_n_99\,
      \mem_rd_data_reg[31]\(28) => \mode_8b10b.gen_lane[3].i_lane_n_100\,
      \mem_rd_data_reg[31]\(27) => \mode_8b10b.gen_lane[3].i_lane_n_101\,
      \mem_rd_data_reg[31]\(26) => \mode_8b10b.gen_lane[3].i_lane_n_102\,
      \mem_rd_data_reg[31]\(25) => \mode_8b10b.gen_lane[3].i_lane_n_103\,
      \mem_rd_data_reg[31]\(24) => \mode_8b10b.gen_lane[3].i_lane_n_104\,
      \mem_rd_data_reg[31]\(23) => \mode_8b10b.gen_lane[3].i_lane_n_105\,
      \mem_rd_data_reg[31]\(22) => \mode_8b10b.gen_lane[3].i_lane_n_106\,
      \mem_rd_data_reg[31]\(21) => \mode_8b10b.gen_lane[3].i_lane_n_107\,
      \mem_rd_data_reg[31]\(20) => \mode_8b10b.gen_lane[3].i_lane_n_108\,
      \mem_rd_data_reg[31]\(19) => \mode_8b10b.gen_lane[3].i_lane_n_109\,
      \mem_rd_data_reg[31]\(18) => \mode_8b10b.gen_lane[3].i_lane_n_110\,
      \mem_rd_data_reg[31]\(17) => \mode_8b10b.gen_lane[3].i_lane_n_111\,
      \mem_rd_data_reg[31]\(16) => \mode_8b10b.gen_lane[3].i_lane_n_112\,
      \mem_rd_data_reg[31]\(15) => \mode_8b10b.gen_lane[3].i_lane_n_113\,
      \mem_rd_data_reg[31]\(14) => \mode_8b10b.gen_lane[3].i_lane_n_114\,
      \mem_rd_data_reg[31]\(13) => \mode_8b10b.gen_lane[3].i_lane_n_115\,
      \mem_rd_data_reg[31]\(12) => \mode_8b10b.gen_lane[3].i_lane_n_116\,
      \mem_rd_data_reg[31]\(11) => \mode_8b10b.gen_lane[3].i_lane_n_117\,
      \mem_rd_data_reg[31]\(10) => \mode_8b10b.gen_lane[3].i_lane_n_118\,
      \mem_rd_data_reg[31]\(9) => \mode_8b10b.gen_lane[3].i_lane_n_119\,
      \mem_rd_data_reg[31]\(8) => \mode_8b10b.gen_lane[3].i_lane_n_120\,
      \mem_rd_data_reg[31]\(7) => \mode_8b10b.gen_lane[3].i_lane_n_121\,
      \mem_rd_data_reg[31]\(6) => \mode_8b10b.gen_lane[3].i_lane_n_122\,
      \mem_rd_data_reg[31]\(5) => \mode_8b10b.gen_lane[3].i_lane_n_123\,
      \mem_rd_data_reg[31]\(4) => \mode_8b10b.gen_lane[3].i_lane_n_124\,
      \mem_rd_data_reg[31]\(3) => \mode_8b10b.gen_lane[3].i_lane_n_125\,
      \mem_rd_data_reg[31]\(2) => \mode_8b10b.gen_lane[3].i_lane_n_126\,
      \mem_rd_data_reg[31]\(1) => \mode_8b10b.gen_lane[3].i_lane_n_127\,
      \mem_rd_data_reg[31]\(0) => \mode_8b10b.gen_lane[3].i_lane_n_128\,
      \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3]\ => \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[3]\,
      \phy_char_err_reg[3]_0\(3) => i_input_pipeline_stage_n_201,
      \phy_char_err_reg[3]_0\(2) => i_input_pipeline_stage_n_202,
      \phy_char_err_reg[3]_0\(1) => i_input_pipeline_stage_n_203,
      \phy_char_err_reg[3]_0\(0) => i_input_pipeline_stage_n_204,
      \rd_addr_reg[7]\(0) => buffer_release_n,
      rdy_reg(0) => cgs_ready(3),
      reset => reset,
      reset_0 => \mode_8b10b.gen_lane[3].i_lane_n_28\,
      status_err_statistics_cnt(31 downto 0) => status_err_statistics_cnt(127 downto 96),
      status_lane_frame_align_err_cnt(7 downto 0) => status_lane_frame_align_err_cnt(31 downto 24)
    );
\mode_8b10b.i_lane_latency_monitor\: entity work.system_rx_0_jesd204_lane_latency_monitor
     port map (
      Q(3 downto 0) => \mode_8b10b.ifs_ready_d1\(3 downto 0),
      clk => clk,
      latency_monitor_reset => latency_monitor_reset,
      status_lane_ifs_ready(3 downto 0) => status_lane_ifs_ready(3 downto 0),
      status_lane_latency(47 downto 36) => \^status_lane_latency\(55 downto 44),
      status_lane_latency(35 downto 24) => \^status_lane_latency\(41 downto 30),
      status_lane_latency(23 downto 12) => \^status_lane_latency\(27 downto 16),
      status_lane_latency(11 downto 0) => \^status_lane_latency\(13 downto 2)
    );
\mode_8b10b.i_rx_ctrl\: entity work.system_rx_0_jesd204_rx_ctrl
     port map (
      \FSM_onehot_state_reg[3]_0\ => \mode_8b10b.gen_lane[1].i_lane_n_30\,
      Q(3 downto 0) => cgs_reset(3 downto 0),
      SR(0) => status_err_statistics_cnt0,
      cfg_lanes_disable(3 downto 0) => cfg_lanes_disable(3 downto 0),
      cfg_links_disable(0) => cfg_links_disable(0),
      cgs_ready(1 downto 0) => cgs_ready(3 downto 2),
      clk => clk,
      ctrl_err_statistics_reset => ctrl_err_statistics_reset,
      event_unexpected_lane_state_error => event_unexpected_lane_state_error,
      \ifs_rst_reg[3]_0\(3 downto 0) => ifs_reset(3 downto 0),
      latency_monitor_reset => latency_monitor_reset,
      \mode_8b10b.unexpected_lane_state_error06_in\ => \mode_8b10b.unexpected_lane_state_error06_in\,
      \mode_8b10b.unexpected_lane_state_error_d\ => \mode_8b10b.unexpected_lane_state_error_d\,
      p_7_in => p_7_in,
      phy_en_char_align => phy_en_char_align,
      reset => reset,
      status_ctrl_state(1 downto 0) => status_ctrl_state(1 downto 0),
      sync(0) => sync(0),
      \sync_n_reg[0]_0\ => \^lmfc_edge\
    );
\mode_8b10b.ifs_ready_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ifs_ready(0),
      Q => \mode_8b10b.ifs_ready_d1\(0),
      R => '0'
    );
\mode_8b10b.ifs_ready_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ifs_ready(1),
      Q => \mode_8b10b.ifs_ready_d1\(1),
      R => '0'
    );
\mode_8b10b.ifs_ready_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ifs_ready(2),
      Q => \mode_8b10b.ifs_ready_d1\(2),
      R => '0'
    );
\mode_8b10b.ifs_ready_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ifs_ready(3),
      Q => \mode_8b10b.ifs_ready_d1\(3),
      R => '0'
    );
\mode_8b10b.unexpected_lane_state_error_d_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_7_in,
      Q => \mode_8b10b.unexpected_lane_state_error_d\,
      R => '0'
    );
\rx_sof[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => device_cfg_octets_per_frame(7),
      I1 => device_cfg_octets_per_frame(4),
      I2 => device_cfg_octets_per_frame(6),
      I3 => device_cfg_octets_per_frame(5),
      O => \rx_sof[3]_INST_0_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rx_0 is
  port (
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    device_clk : in STD_LOGIC;
    device_reset : in STD_LOGIC;
    phy_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    phy_header : in STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_charisk : in STD_LOGIC_VECTOR ( 15 downto 0 );
    phy_notintable : in STD_LOGIC_VECTOR ( 15 downto 0 );
    phy_disperr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    phy_block_sync : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sysref : in STD_LOGIC;
    lmfc_edge : out STD_LOGIC;
    lmfc_clk : out STD_LOGIC;
    device_event_sysref_alignment_error : out STD_LOGIC;
    device_event_sysref_edge : out STD_LOGIC;
    event_frame_alignment_error : out STD_LOGIC;
    event_unexpected_lane_state_error : out STD_LOGIC;
    sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_en_char_align : out STD_LOGIC;
    rx_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rx_valid : out STD_LOGIC;
    rx_eof : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_sof : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_eomf : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_somf : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_lanes_disable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_links_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_disable_scrambler : in STD_LOGIC;
    cfg_disable_char_replacement : in STD_LOGIC;
    cfg_frame_align_err_threshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    device_cfg_octets_per_multiframe : in STD_LOGIC_VECTOR ( 9 downto 0 );
    device_cfg_octets_per_frame : in STD_LOGIC_VECTOR ( 7 downto 0 );
    device_cfg_beats_per_multiframe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    device_cfg_lmfc_offset : in STD_LOGIC_VECTOR ( 7 downto 0 );
    device_cfg_sysref_oneshot : in STD_LOGIC;
    device_cfg_sysref_disable : in STD_LOGIC;
    device_cfg_buffer_early_release : in STD_LOGIC;
    device_cfg_buffer_delay : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ctrl_err_statistics_reset : in STD_LOGIC;
    ctrl_err_statistics_mask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    status_err_statistics_cnt : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ilas_config_valid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ilas_config_addr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ilas_config_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    status_ctrl_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    status_lane_cgs_state : out STD_LOGIC_VECTOR ( 7 downto 0 );
    status_lane_ifs_ready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    status_lane_latency : out STD_LOGIC_VECTOR ( 55 downto 0 );
    status_lane_emb_state : out STD_LOGIC_VECTOR ( 11 downto 0 );
    status_lane_frame_align_err_cnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    status_synth_params0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    status_synth_params1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    status_synth_params2 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_rx_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_rx_0 : entity is "system_rx_0,jesd204_rx,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_rx_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of system_rx_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_rx_0 : entity is "jesd204_rx,Vivado 2022.2";
end system_rx_0;

architecture STRUCTURE of system_rx_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^rx_eomf\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^rx_somf\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rx_eomf_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rx_somf_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_inst_status_lane_emb_state_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_status_synth_params0_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_status_synth_params1_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_status_synth_params2_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ALIGN_MUX_REGISTERED : integer;
  attribute ALIGN_MUX_REGISTERED of inst : label is 1;
  attribute ASYNC_CLK : integer;
  attribute ASYNC_CLK of inst : label is 0;
  attribute CHAR_INFO_REGISTERED : integer;
  attribute CHAR_INFO_REGISTERED of inst : label is 0;
  attribute CW : integer;
  attribute CW of inst : label is 16;
  attribute DATA_PATH_WIDTH : integer;
  attribute DATA_PATH_WIDTH of inst : label is 4;
  attribute DPW_LOG2 : integer;
  attribute DPW_LOG2 of inst : label is 2;
  attribute DW : integer;
  attribute DW of inst : label is 128;
  attribute ELASTIC_BUFFER_SIZE : integer;
  attribute ELASTIC_BUFFER_SIZE of inst : label is 256;
  attribute ENABLE_CHAR_REPLACE : integer;
  attribute ENABLE_CHAR_REPLACE of inst : label is 0;
  attribute ENABLE_FRAME_ALIGN_CHECK : integer;
  attribute ENABLE_FRAME_ALIGN_CHECK of inst : label is 1;
  attribute ENABLE_FRAME_ALIGN_ERR_RESET : integer;
  attribute ENABLE_FRAME_ALIGN_ERR_RESET of inst : label is 0;
  attribute HW : integer;
  attribute HW of inst : label is 8;
  attribute LINK_MODE : integer;
  attribute LINK_MODE of inst : label is 1;
  attribute LMFC_COUNTER_WIDTH : integer;
  attribute LMFC_COUNTER_WIDTH of inst : label is 8;
  attribute MAX_BEATS_PER_MULTIFRAME : integer;
  attribute MAX_BEATS_PER_MULTIFRAME of inst : label is 256;
  attribute MAX_OCTETS_PER_FRAME : integer;
  attribute MAX_OCTETS_PER_FRAME of inst : label is 32;
  attribute MAX_OCTETS_PER_MULTIFRAME : integer;
  attribute MAX_OCTETS_PER_MULTIFRAME of inst : label is 1024;
  attribute NUM_INPUT_PIPELINE : integer;
  attribute NUM_INPUT_PIPELINE of inst : label is 1;
  attribute NUM_LANES : integer;
  attribute NUM_LANES of inst : label is 4;
  attribute NUM_LINKS : integer;
  attribute NUM_LINKS of inst : label is 1;
  attribute NUM_OUTPUT_PIPELINE : integer;
  attribute NUM_OUTPUT_PIPELINE of inst : label is 1;
  attribute ODW : integer;
  attribute ODW of inst : label is 128;
  attribute SCRAMBLER_REGISTERED : integer;
  attribute SCRAMBLER_REGISTERED of inst : label is 0;
  attribute TPL_DATA_PATH_WIDTH : integer;
  attribute TPL_DATA_PATH_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of cfg_disable_char_replacement : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg disable_char_replacement";
  attribute X_INTERFACE_INFO of cfg_disable_scrambler : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg disable_scrambler";
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 rx_cfg_rx_ilas_config_rx_event_rx_status_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME rx_cfg_rx_ilas_config_rx_event_rx_status_signal_clock, ASSOCIATED_BUSIF rx_cfg:rx_ilas_config:rx_event:rx_status, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_util_daq2_xcvr_0_rx_out_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ctrl_err_statistics_reset : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg err_statistics_reset";
  attribute X_INTERFACE_INFO of device_cfg_buffer_early_release : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_buffer_early_release";
  attribute X_INTERFACE_INFO of device_cfg_sysref_disable : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_sysref_disable";
  attribute X_INTERFACE_INFO of device_cfg_sysref_oneshot : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_sysref_oneshot";
  attribute X_INTERFACE_INFO of device_clk : signal is "xilinx.com:signal:clock:1.0 rx_data_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of device_clk : signal is "XIL_INTERFACENAME rx_data_signal_clock, ASSOCIATED_BUSIF rx_data, ASSOCIATED_RESET device_reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_util_daq2_xcvr_0_rx_out_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of device_event_sysref_alignment_error : signal is "analog.com:interface:jesd204_rx_event:1.0 rx_event sysref_alignment_error";
  attribute X_INTERFACE_INFO of device_event_sysref_edge : signal is "analog.com:interface:jesd204_rx_event:1.0 rx_event sysref_edge";
  attribute X_INTERFACE_INFO of device_reset : signal is "xilinx.com:signal:reset:1.0 rx_data_signal_reset RST";
  attribute X_INTERFACE_PARAMETER of device_reset : signal is "XIL_INTERFACENAME rx_data_signal_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of event_frame_alignment_error : signal is "analog.com:interface:jesd204_rx_event:1.0 rx_event frame_alignment_error";
  attribute X_INTERFACE_INFO of event_unexpected_lane_state_error : signal is "analog.com:interface:jesd204_rx_event:1.0 rx_event unexpected_lane_state_error";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 rx_cfg_rx_ilas_config_rx_event_rx_status_signal_reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME rx_cfg_rx_ilas_config_rx_event_rx_status_signal_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of cfg_frame_align_err_threshold : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg frame_align_err_threshold";
  attribute X_INTERFACE_INFO of cfg_lanes_disable : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg lanes_disable";
  attribute X_INTERFACE_INFO of cfg_links_disable : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg links_disable";
  attribute X_INTERFACE_INFO of cfg_octets_per_frame : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg octets_per_frame";
  attribute X_INTERFACE_INFO of cfg_octets_per_multiframe : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg octets_per_multiframe";
  attribute X_INTERFACE_INFO of ctrl_err_statistics_mask : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg err_statistics_mask";
  attribute X_INTERFACE_INFO of device_cfg_beats_per_multiframe : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_beats_per_multiframe";
  attribute X_INTERFACE_INFO of device_cfg_buffer_delay : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_buffer_delay";
  attribute X_INTERFACE_INFO of device_cfg_lmfc_offset : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_lmfc_offset";
  attribute X_INTERFACE_INFO of device_cfg_octets_per_frame : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_octets_per_frame";
  attribute X_INTERFACE_INFO of device_cfg_octets_per_multiframe : signal is "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_octets_per_multiframe";
  attribute X_INTERFACE_INFO of ilas_config_addr : signal is "analog.com:interface:jesd204_rx_ilas_config:1.0 rx_ilas_config addr";
  attribute X_INTERFACE_INFO of ilas_config_data : signal is "analog.com:interface:jesd204_rx_ilas_config:1.0 rx_ilas_config data";
  attribute X_INTERFACE_INFO of ilas_config_valid : signal is "analog.com:interface:jesd204_rx_ilas_config:1.0 rx_ilas_config valid";
  attribute X_INTERFACE_INFO of phy_block_sync : signal is "xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy0 rxblock_sync [0:0] [0:0], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy1 rxblock_sync [0:0] [1:1], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy2 rxblock_sync [0:0] [2:2], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy3 rxblock_sync [0:0] [3:3]";
  attribute X_INTERFACE_INFO of phy_charisk : signal is "xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy0 rxcharisk [3:0] [3:0], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy1 rxcharisk [3:0] [7:4], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy2 rxcharisk [3:0] [11:8], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy3 rxcharisk [3:0] [15:12]";
  attribute X_INTERFACE_INFO of phy_data : signal is "xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy0 rxdata [31:0] [31:0], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy1 rxdata [31:0] [63:32], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy2 rxdata [31:0] [95:64], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy3 rxdata [31:0] [127:96]";
  attribute X_INTERFACE_INFO of phy_disperr : signal is "xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy0 rxdisperr [3:0] [3:0], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy1 rxdisperr [3:0] [7:4], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy2 rxdisperr [3:0] [11:8], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy3 rxdisperr [3:0] [15:12]";
  attribute X_INTERFACE_INFO of phy_header : signal is "xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy0 rxheader [1:0] [1:0], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy1 rxheader [1:0] [3:2], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy2 rxheader [1:0] [5:4], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy3 rxheader [1:0] [7:6]";
  attribute X_INTERFACE_INFO of phy_notintable : signal is "xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy0 rxnotintable [3:0] [3:0], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy1 rxnotintable [3:0] [7:4], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy2 rxnotintable [3:0] [11:8], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy3 rxnotintable [3:0] [15:12]";
  attribute X_INTERFACE_INFO of status_ctrl_state : signal is "analog.com:interface:jesd204_rx_status:1.0 rx_status ctrl_state";
  attribute X_INTERFACE_INFO of status_err_statistics_cnt : signal is "analog.com:interface:jesd204_rx_status:1.0 rx_status err_statistics_cnt";
  attribute X_INTERFACE_INFO of status_lane_cgs_state : signal is "analog.com:interface:jesd204_rx_status:1.0 rx_status lane_cgs_state";
  attribute X_INTERFACE_INFO of status_lane_emb_state : signal is "analog.com:interface:jesd204_rx_status:1.0 rx_status lane_emb_state";
  attribute X_INTERFACE_INFO of status_lane_frame_align_err_cnt : signal is "analog.com:interface:jesd204_rx_status:1.0 rx_status lane_frame_align_err_cnt";
  attribute X_INTERFACE_INFO of status_lane_ifs_ready : signal is "analog.com:interface:jesd204_rx_status:1.0 rx_status lane_ifs_ready";
  attribute X_INTERFACE_INFO of status_lane_latency : signal is "analog.com:interface:jesd204_rx_status:1.0 rx_status lane_latency";
  attribute X_INTERFACE_INFO of status_synth_params0 : signal is "analog.com:interface:jesd204_rx_status:1.0 rx_status synth_params0";
  attribute X_INTERFACE_INFO of status_synth_params1 : signal is "analog.com:interface:jesd204_rx_status:1.0 rx_status synth_params1";
  attribute X_INTERFACE_INFO of status_synth_params2 : signal is "analog.com:interface:jesd204_rx_status:1.0 rx_status synth_params2";
begin
  rx_eomf(3) <= \^rx_eomf\(3);
  rx_eomf(2) <= \<const0>\;
  rx_eomf(1) <= \<const0>\;
  rx_eomf(0) <= \<const0>\;
  rx_somf(3) <= \<const0>\;
  rx_somf(2) <= \<const0>\;
  rx_somf(1) <= \<const0>\;
  rx_somf(0) <= \^rx_somf\(0);
  status_lane_emb_state(11) <= \<const0>\;
  status_lane_emb_state(10) <= \<const0>\;
  status_lane_emb_state(9) <= \<const0>\;
  status_lane_emb_state(8) <= \<const0>\;
  status_lane_emb_state(7) <= \<const0>\;
  status_lane_emb_state(6) <= \<const0>\;
  status_lane_emb_state(5) <= \<const0>\;
  status_lane_emb_state(4) <= \<const0>\;
  status_lane_emb_state(3) <= \<const0>\;
  status_lane_emb_state(2) <= \<const0>\;
  status_lane_emb_state(1) <= \<const0>\;
  status_lane_emb_state(0) <= \<const0>\;
  status_synth_params0(31) <= \<const0>\;
  status_synth_params0(30) <= \<const0>\;
  status_synth_params0(29) <= \<const0>\;
  status_synth_params0(28) <= \<const0>\;
  status_synth_params0(27) <= \<const0>\;
  status_synth_params0(26) <= \<const0>\;
  status_synth_params0(25) <= \<const0>\;
  status_synth_params0(24) <= \<const0>\;
  status_synth_params0(23) <= \<const0>\;
  status_synth_params0(22) <= \<const0>\;
  status_synth_params0(21) <= \<const0>\;
  status_synth_params0(20) <= \<const0>\;
  status_synth_params0(19) <= \<const0>\;
  status_synth_params0(18) <= \<const0>\;
  status_synth_params0(17) <= \<const0>\;
  status_synth_params0(16) <= \<const0>\;
  status_synth_params0(15) <= \<const0>\;
  status_synth_params0(14) <= \<const0>\;
  status_synth_params0(13) <= \<const0>\;
  status_synth_params0(12) <= \<const0>\;
  status_synth_params0(11) <= \<const0>\;
  status_synth_params0(10) <= \<const0>\;
  status_synth_params0(9) <= \<const0>\;
  status_synth_params0(8) <= \<const0>\;
  status_synth_params0(7) <= \<const0>\;
  status_synth_params0(6) <= \<const0>\;
  status_synth_params0(5) <= \<const0>\;
  status_synth_params0(4) <= \<const0>\;
  status_synth_params0(3) <= \<const0>\;
  status_synth_params0(2) <= \<const1>\;
  status_synth_params0(1) <= \<const0>\;
  status_synth_params0(0) <= \<const0>\;
  status_synth_params1(31) <= \<const0>\;
  status_synth_params1(30) <= \<const0>\;
  status_synth_params1(29) <= \<const0>\;
  status_synth_params1(28) <= \<const0>\;
  status_synth_params1(27) <= \<const0>\;
  status_synth_params1(26) <= \<const0>\;
  status_synth_params1(25) <= \<const0>\;
  status_synth_params1(24) <= \<const0>\;
  status_synth_params1(23) <= \<const0>\;
  status_synth_params1(22) <= \<const0>\;
  status_synth_params1(21) <= \<const0>\;
  status_synth_params1(20) <= \<const0>\;
  status_synth_params1(19) <= \<const0>\;
  status_synth_params1(18) <= \<const0>\;
  status_synth_params1(17) <= \<const0>\;
  status_synth_params1(16) <= \<const0>\;
  status_synth_params1(15) <= \<const0>\;
  status_synth_params1(14) <= \<const0>\;
  status_synth_params1(13) <= \<const0>\;
  status_synth_params1(12) <= \<const0>\;
  status_synth_params1(11) <= \<const0>\;
  status_synth_params1(10) <= \<const1>\;
  status_synth_params1(9) <= \<const0>\;
  status_synth_params1(8) <= \<const0>\;
  status_synth_params1(7) <= \<const0>\;
  status_synth_params1(6) <= \<const0>\;
  status_synth_params1(5) <= \<const0>\;
  status_synth_params1(4) <= \<const0>\;
  status_synth_params1(3) <= \<const0>\;
  status_synth_params1(2) <= \<const0>\;
  status_synth_params1(1) <= \<const1>\;
  status_synth_params1(0) <= \<const0>\;
  status_synth_params2(31) <= \<const0>\;
  status_synth_params2(30) <= \<const0>\;
  status_synth_params2(29) <= \<const0>\;
  status_synth_params2(28) <= \<const0>\;
  status_synth_params2(27) <= \<const0>\;
  status_synth_params2(26) <= \<const0>\;
  status_synth_params2(25) <= \<const0>\;
  status_synth_params2(24) <= \<const0>\;
  status_synth_params2(23) <= \<const0>\;
  status_synth_params2(22) <= \<const0>\;
  status_synth_params2(21) <= \<const0>\;
  status_synth_params2(20) <= \<const0>\;
  status_synth_params2(19) <= \<const0>\;
  status_synth_params2(18) <= \<const0>\;
  status_synth_params2(17) <= \<const0>\;
  status_synth_params2(16) <= \<const1>\;
  status_synth_params2(15) <= \<const0>\;
  status_synth_params2(14) <= \<const0>\;
  status_synth_params2(13) <= \<const0>\;
  status_synth_params2(12) <= \<const0>\;
  status_synth_params2(11) <= \<const0>\;
  status_synth_params2(10) <= \<const0>\;
  status_synth_params2(9) <= \<const0>\;
  status_synth_params2(8) <= \<const1>\;
  status_synth_params2(7) <= \<const0>\;
  status_synth_params2(6) <= \<const0>\;
  status_synth_params2(5) <= \<const0>\;
  status_synth_params2(4) <= \<const0>\;
  status_synth_params2(3) <= \<const0>\;
  status_synth_params2(2) <= \<const0>\;
  status_synth_params2(1) <= \<const0>\;
  status_synth_params2(0) <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.system_rx_0_jesd204_rx
     port map (
      cfg_disable_char_replacement => '0',
      cfg_disable_scrambler => cfg_disable_scrambler,
      cfg_frame_align_err_threshold(7 downto 0) => cfg_frame_align_err_threshold(7 downto 0),
      cfg_lanes_disable(3 downto 0) => cfg_lanes_disable(3 downto 0),
      cfg_links_disable(0) => cfg_links_disable(0),
      cfg_octets_per_frame(7 downto 0) => cfg_octets_per_frame(7 downto 0),
      cfg_octets_per_multiframe(9 downto 2) => cfg_octets_per_multiframe(9 downto 2),
      cfg_octets_per_multiframe(1 downto 0) => B"00",
      clk => clk,
      ctrl_err_statistics_mask(6 downto 3) => B"0000",
      ctrl_err_statistics_mask(2 downto 0) => ctrl_err_statistics_mask(2 downto 0),
      ctrl_err_statistics_reset => ctrl_err_statistics_reset,
      device_cfg_beats_per_multiframe(7 downto 0) => B"00000000",
      device_cfg_buffer_delay(7 downto 0) => device_cfg_buffer_delay(7 downto 0),
      device_cfg_buffer_early_release => device_cfg_buffer_early_release,
      device_cfg_lmfc_offset(7 downto 0) => device_cfg_lmfc_offset(7 downto 0),
      device_cfg_octets_per_frame(7 downto 0) => device_cfg_octets_per_frame(7 downto 0),
      device_cfg_octets_per_multiframe(9 downto 2) => device_cfg_octets_per_multiframe(9 downto 2),
      device_cfg_octets_per_multiframe(1 downto 0) => B"00",
      device_cfg_sysref_disable => device_cfg_sysref_disable,
      device_cfg_sysref_oneshot => device_cfg_sysref_oneshot,
      device_clk => device_clk,
      device_event_sysref_alignment_error => device_event_sysref_alignment_error,
      device_event_sysref_edge => device_event_sysref_edge,
      device_reset => device_reset,
      event_frame_alignment_error => event_frame_alignment_error,
      event_unexpected_lane_state_error => event_unexpected_lane_state_error,
      ilas_config_addr(7 downto 0) => ilas_config_addr(7 downto 0),
      ilas_config_data(127 downto 0) => ilas_config_data(127 downto 0),
      ilas_config_valid(3 downto 0) => ilas_config_valid(3 downto 0),
      lmfc_clk => lmfc_clk,
      lmfc_edge => lmfc_edge,
      phy_block_sync(3 downto 0) => B"0000",
      phy_charisk(15 downto 0) => phy_charisk(15 downto 0),
      phy_data(127 downto 0) => phy_data(127 downto 0),
      phy_disperr(15 downto 0) => phy_disperr(15 downto 0),
      phy_en_char_align => phy_en_char_align,
      phy_header(7 downto 0) => B"00000000",
      phy_notintable(15 downto 0) => phy_notintable(15 downto 0),
      reset => reset,
      rx_data(127 downto 0) => rx_data(127 downto 0),
      rx_eof(3 downto 0) => rx_eof(3 downto 0),
      rx_eomf(3) => \^rx_eomf\(3),
      rx_eomf(2 downto 0) => NLW_inst_rx_eomf_UNCONNECTED(2 downto 0),
      rx_sof(3 downto 0) => rx_sof(3 downto 0),
      rx_somf(3 downto 1) => NLW_inst_rx_somf_UNCONNECTED(3 downto 1),
      rx_somf(0) => \^rx_somf\(0),
      rx_valid => rx_valid,
      status_ctrl_state(1 downto 0) => status_ctrl_state(1 downto 0),
      status_err_statistics_cnt(127 downto 0) => status_err_statistics_cnt(127 downto 0),
      status_lane_cgs_state(7 downto 0) => status_lane_cgs_state(7 downto 0),
      status_lane_emb_state(11 downto 0) => NLW_inst_status_lane_emb_state_UNCONNECTED(11 downto 0),
      status_lane_frame_align_err_cnt(31 downto 0) => status_lane_frame_align_err_cnt(31 downto 0),
      status_lane_ifs_ready(3 downto 0) => status_lane_ifs_ready(3 downto 0),
      status_lane_latency(55 downto 0) => status_lane_latency(55 downto 0),
      status_synth_params0(31 downto 0) => NLW_inst_status_synth_params0_UNCONNECTED(31 downto 0),
      status_synth_params1(31 downto 0) => NLW_inst_status_synth_params1_UNCONNECTED(31 downto 0),
      status_synth_params2(31 downto 0) => NLW_inst_status_synth_params2_UNCONNECTED(31 downto 0),
      sync(0) => sync(0),
      sysref => sysref
    );
end STRUCTURE;
