#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri May 16 19:38:58 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {tx} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {tx} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {clk} LOC=R3 VCCIO=1.5 IOSTANDARD=LVCMOS15 PULLUP=TRUE
Executing : def_port {clk} LOC=R3 VCCIO=1.5 IOSTANDARD=LVCMOS15 PULLUP=TRUE successfully
Executing : def_port {rstn} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/device_map/uart.pcf(line number: 5)] | Port rstn has been placed at location G25, whose type is share pin.
Executing : def_port {rstn} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rx} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/device_map/uart.pcf(line number: 6)] | Port rx has been placed at location L25, whose type is share pin.
Executing : def_port {rx} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
W: ConstraintEditor-4019: Port Bus 'led' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_312.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.33 sec
Worst slack after clock region global placement is 18374
Wirelength after clock region global placement is 2253 and checksum is C9C33E60AE104899.
1st GP placement takes 2.03 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_215_576.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_312 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_215_579.
Clock placement takes 0.08 sec.

Wirelength after Pre Global Placement is 2253 and checksum is C9C33E60AE104899.
Pre global placement takes 2.55 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_364_450.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_636.
Placed fixed group with base inst rx_ibuf/opit_1 on IOLHR_16_498.
Placed fixed group with base inst tx/opit_1 on IOLHR_16_504.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_215_576.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_215_579.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_312.
Placed fixed instance BKCL_auto_0 on BKCL_1_646.
Placed fixed instance BKCL_auto_1 on BKCL_1_340.
Placed fixed instance BKCL_auto_2 on BKCL_373_340.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 14499.
	4 iterations finished.
	Final slack 16407.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 18345
2nd GP placement takes 0.31 sec.

Wirelength after global placement is 1932 and checksum is D56D983689BF6253.
Global placement takes 0.34 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 123 LUT6 in collection, pack success:6
Packing LUT6D takes 0.03 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 2148 and checksum is DB5D96F0E4B7B965.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 14499.
	4 iterations finished.
	Final slack 16466.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 18311
3rd GP placement takes 0.16 sec.

Wirelength after post global placement is 1929 and checksum is 3530104A695104BA.
Packing LUT6D started.
I: LUT6D pack result: There are 111 LUT6 in collection, pack success:0
Packing LUT6D takes 0.02 sec.
Post global placement takes 0.20 sec.

Phase 4 Legalization started.
The average distance in LP is 0.553451.
Wirelength after legalization is 2533 and checksum is 8BCB525FFB0C8043.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 18182.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 2533 and checksum is 8BCB525FFB0C8043.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 18182, TNS before detailed placement is 0. 
Worst slack after detailed placement is 18182, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 2533 and checksum is 8BCB525FFB0C8043.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 18182, TNS after placement is 0.
Placement done.
Total placement takes 3.30 sec.
Finished placement.

Routing started.
Building routing graph takes 2.88 sec.
Worst slack is 18182, TNS before global route is 0.
Processing design graph takes 0.75 sec.
Total memory for routing:
	216.218104 M.
Total nets for routing : 619.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 87 nets, it takes 0.02 sec.
Unrouted nets 191 at the end of iteration 0.
Unrouted nets 141 at the end of iteration 1.
Unrouted nets 89 at the end of iteration 2.
Unrouted nets 66 at the end of iteration 3.
Unrouted nets 26 at the end of iteration 4.
Unrouted nets 19 at the end of iteration 5.
Unrouted nets 11 at the end of iteration 6.
Unrouted nets 8 at the end of iteration 7.
Unrouted nets 6 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 0 at the end of iteration 13.
Global Routing step 2 processed 316 nets, it takes 0.47 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 8 nets, it takes 0.00 sec.
Global routing takes 0.55 sec.
Total 627 subnets.
    forward max bucket size 15589 , backward 97.
        Unrouted nets 247 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.109375 sec.
    forward max bucket size 34861 , backward 24.
        Unrouted nets 195 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.359375 sec.
    forward max bucket size 139 , backward 101.
        Unrouted nets 147 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 136 , backward 97.
        Unrouted nets 102 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 147 , backward 97.
        Unrouted nets 56 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 33.
        Unrouted nets 25 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 14.
        Unrouted nets 14 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 15.
        Unrouted nets 6 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 12.
        Unrouted nets 4 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 12.
        Unrouted nets 0 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
Detailed routing takes 9 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK1 to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPTUREDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv:CLK is routed by SRB.
I: Design net ntclkbufg_1 is routed by general path.
C: Route-2036: The clock path from clkbufg_4/gopclkbufg:CLKOUT to u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L6QL5Q:CLK is routed by SRB.
Detailed routing takes 0.55 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.17 sec, total_step_forward 9636.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.31 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used SRB routing arc is 4539.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 5.91 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKR5 is incompatible.

Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 3        | 6             | 50                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 100      | 11675         | 1                  
|   FF                        | 330      | 93400         | 1                  
|   LUT                       | 216      | 46700         | 1                  
|   LUT-FF pairs              | 147      | 46700         | 1                  
| Use of CLMS                 | 27       | 4975          | 1                  
|   FF                        | 53       | 39800         | 1                  
|   LUT                       | 39       | 19900         | 1                  
|   LUT-FF pairs              | 25       | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0.5      | 155           | 1                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 47       | 10550         | 1                  
| Use of HCKB                 | 2        | 96            | 3                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 12       | 300           | 4                  
|   IOBD                      | 6        | 144           | 5                  
|   IOBS                      | 6        | 156           | 4                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 12       | 300           | 4                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 2        | 32            | 7                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'uart' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:32s
Action pnr: CPU time elapsed is 0h:0m:21s
Action pnr: Process CPU time elapsed is 0h:0m:21s
Current time: Fri May 16 19:39:28 2025
Action pnr: Peak memory pool usage is 1,165 MB
