tst r0, r1 
addeq r2, r3, #11 
lsl r0, r2, r2 
mvn r2, r1 
eor r3, r2, r0 
lsr r3, r2, r3 
mov r0, r3 
