Analysis & Elaboration report for fpu_sp_top
Sat Jan 04 21:50:59 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: fpu_sp_add:u_sp_add
  5. Parameter Settings for User Entity Instance: fpu_sp_sub:u_sp_sub
  6. Parameter Settings for User Entity Instance: fpu_sp_mul:u_sp_mul
  7. Parameter Settings for User Entity Instance: fpu_sp_div:u_sp_div
  8. Analysis & Elaboration Settings
  9. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sat Jan 04 21:50:59 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; fpu_sp_top                                  ;
; Top-level Entity Name              ; fpu_sp_top                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpu_sp_add:u_sp_add ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WAIT_REQ       ; 0000  ; Unsigned Binary                         ;
; UNPACK         ; 0001  ; Unsigned Binary                         ;
; SPECIAL_CASES  ; 0010  ; Unsigned Binary                         ;
; ALIGN          ; 0011  ; Unsigned Binary                         ;
; ADD_0          ; 0100  ; Unsigned Binary                         ;
; ADD_1          ; 0101  ; Unsigned Binary                         ;
; NORMALISE_1    ; 0110  ; Unsigned Binary                         ;
; NORMALISE_2    ; 0111  ; Unsigned Binary                         ;
; ROUND          ; 1000  ; Unsigned Binary                         ;
; PACK           ; 1001  ; Unsigned Binary                         ;
; OUT_RDY        ; 1010  ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpu_sp_sub:u_sp_sub ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WAIT_REQ       ; 0000  ; Unsigned Binary                         ;
; UNPACK         ; 0001  ; Unsigned Binary                         ;
; SPECIAL_CASES  ; 0010  ; Unsigned Binary                         ;
; ALIGN          ; 0011  ; Unsigned Binary                         ;
; ADD_0          ; 0100  ; Unsigned Binary                         ;
; ADD_1          ; 0101  ; Unsigned Binary                         ;
; NORMALISE_1    ; 0110  ; Unsigned Binary                         ;
; NORMALISE_2    ; 0111  ; Unsigned Binary                         ;
; ROUND          ; 1000  ; Unsigned Binary                         ;
; PACK           ; 1001  ; Unsigned Binary                         ;
; OUT_RDY        ; 1010  ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpu_sp_mul:u_sp_mul ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WAIT_REQ       ; 0000  ; Unsigned Binary                         ;
; UNPACK         ; 0001  ; Unsigned Binary                         ;
; SPECIAL_CASES  ; 0010  ; Unsigned Binary                         ;
; NORMALISE_A    ; 0011  ; Unsigned Binary                         ;
; NORMALISE_B    ; 0100  ; Unsigned Binary                         ;
; MULTIPLY_0     ; 0101  ; Unsigned Binary                         ;
; MULTIPLY_1     ; 0110  ; Unsigned Binary                         ;
; NORMALISE_1    ; 0111  ; Unsigned Binary                         ;
; NORMALISE_2    ; 1000  ; Unsigned Binary                         ;
; ROUND          ; 1001  ; Unsigned Binary                         ;
; PACK           ; 1010  ; Unsigned Binary                         ;
; OUT_RDY        ; 1011  ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpu_sp_div:u_sp_div ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WAIT_REQ       ; 0000  ; Unsigned Binary                         ;
; UNPACK         ; 0001  ; Unsigned Binary                         ;
; SPECIAL_CASES  ; 0010  ; Unsigned Binary                         ;
; NORMALISE_A    ; 0011  ; Unsigned Binary                         ;
; NORMALISE_B    ; 0100  ; Unsigned Binary                         ;
; DIVIDE_0       ; 0101  ; Unsigned Binary                         ;
; DIVIDE_1       ; 0110  ; Unsigned Binary                         ;
; DIVIDE_2       ; 0111  ; Unsigned Binary                         ;
; DIVIDE_3       ; 1000  ; Unsigned Binary                         ;
; NORMALISE_1    ; 1001  ; Unsigned Binary                         ;
; NORMALISE_2    ; 1010  ; Unsigned Binary                         ;
; ROUND          ; 1011  ; Unsigned Binary                         ;
; PACK           ; 1100  ; Unsigned Binary                         ;
; OUT_RDY        ; 1101  ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; fpu_sp_top         ; fpu_sp_top         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Jan 04 21:50:52 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpu_sp_top -c fpu_sp_top --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fpu_sp_top_tb.v
    Info (12023): Found entity 1: fpu_sp_top_tb File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_top_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fpu_sp_top.v
    Info (12023): Found entity 1: fpu_sp_top File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fpu_sp_sub_tb.v
    Info (12023): Found entity 1: fpu_sp_sub_tb File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fpu_sp_sub.v
    Info (12023): Found entity 1: fpu_sp_sub File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fpu_sp_mul_tb.v
    Info (12023): Found entity 1: fpu_sp_mul_tb File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fpu_sp_mul.v
    Info (12023): Found entity 1: fpu_sp_mul File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fpu_sp_div_tb.v
    Info (12023): Found entity 1: fpu_sp_div_tb File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fpu_sp_div.v
    Info (12023): Found entity 1: fpu_sp_div File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fpu_sp_add_tb.v
    Info (12023): Found entity 1: fpu_sp_add_tb File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fpu_sp_add.v
    Info (12023): Found entity 1: fpu_sp_add File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file new/tb_top_module.sv
    Info (12023): Found entity 1: tb_top_module File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/tb_top_module.sv Line: 3
Info (12127): Elaborating entity "fpu_sp_top" for the top level hierarchy
Info (12128): Elaborating entity "fpu_sp_add" for hierarchy "fpu_sp_add:u_sp_add" File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_top.v Line: 79
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(62): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 62
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(63): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 63
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(100): truncated value with size 32 to match size of target (8) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 100
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(101): truncated value with size 24 to match size of target (23) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 101
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(106): truncated value with size 32 to match size of target (8) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 106
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(107): truncated value with size 24 to match size of target (23) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 107
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(112): truncated value with size 32 to match size of target (8) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 112
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(113): truncated value with size 24 to match size of target (23) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 113
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(117): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 117
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(118): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 118
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(126): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 126
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(130): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 130
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(161): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 161
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(174): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 174
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(186): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 186
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(198): truncated value with size 32 to match size of target (24) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 198
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(199): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 199
Warning (10230): Verilog HDL assignment warning at fpu_sp_add.v(206): truncated value with size 32 to match size of target (8) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v Line: 206
Info (12128): Elaborating entity "fpu_sp_sub" for hierarchy "fpu_sp_sub:u_sp_sub" File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_top.v Line: 90
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(62): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 62
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(63): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 63
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(100): truncated value with size 32 to match size of target (8) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 100
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(101): truncated value with size 24 to match size of target (23) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 101
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(106): truncated value with size 32 to match size of target (8) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 106
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(107): truncated value with size 24 to match size of target (23) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 107
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(112): truncated value with size 32 to match size of target (8) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 112
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(113): truncated value with size 24 to match size of target (23) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 113
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(117): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 117
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(118): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 118
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(126): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 126
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(130): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 130
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(161): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 161
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(174): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 174
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(186): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 186
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(198): truncated value with size 32 to match size of target (24) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 198
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(199): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 199
Warning (10230): Verilog HDL assignment warning at fpu_sp_sub.v(206): truncated value with size 32 to match size of target (8) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v Line: 206
Info (12128): Elaborating entity "fpu_sp_mul" for hierarchy "fpu_sp_mul:u_sp_mul" File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_top.v Line: 101
Warning (10230): Verilog HDL assignment warning at fpu_sp_mul.v(57): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v Line: 57
Warning (10230): Verilog HDL assignment warning at fpu_sp_mul.v(58): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v Line: 58
Warning (10230): Verilog HDL assignment warning at fpu_sp_mul.v(115): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v Line: 115
Warning (10230): Verilog HDL assignment warning at fpu_sp_mul.v(120): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v Line: 120
Warning (10230): Verilog HDL assignment warning at fpu_sp_mul.v(134): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v Line: 134
Warning (10230): Verilog HDL assignment warning at fpu_sp_mul.v(144): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v Line: 144
Warning (10230): Verilog HDL assignment warning at fpu_sp_mul.v(151): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v Line: 151
Warning (10230): Verilog HDL assignment warning at fpu_sp_mul.v(168): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v Line: 168
Warning (10230): Verilog HDL assignment warning at fpu_sp_mul.v(181): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v Line: 181
Warning (10230): Verilog HDL assignment warning at fpu_sp_mul.v(194): truncated value with size 32 to match size of target (24) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v Line: 194
Warning (10230): Verilog HDL assignment warning at fpu_sp_mul.v(196): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v Line: 196
Warning (10230): Verilog HDL assignment warning at fpu_sp_mul.v(205): truncated value with size 32 to match size of target (8) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v Line: 205
Info (12128): Elaborating entity "fpu_sp_div" for hierarchy "fpu_sp_div:u_sp_div" File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_top.v Line: 112
Warning (10230): Verilog HDL assignment warning at fpu_sp_div.v(60): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v Line: 60
Warning (10230): Verilog HDL assignment warning at fpu_sp_div.v(61): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v Line: 61
Warning (10230): Verilog HDL assignment warning at fpu_sp_div.v(116): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v Line: 116
Warning (10230): Verilog HDL assignment warning at fpu_sp_div.v(119): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v Line: 119
Warning (10230): Verilog HDL assignment warning at fpu_sp_div.v(131): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v Line: 131
Warning (10230): Verilog HDL assignment warning at fpu_sp_div.v(140): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v Line: 140
Warning (10230): Verilog HDL assignment warning at fpu_sp_div.v(173): truncated value with size 32 to match size of target (6) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v Line: 173
Warning (10230): Verilog HDL assignment warning at fpu_sp_div.v(190): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v Line: 190
Warning (10230): Verilog HDL assignment warning at fpu_sp_div.v(201): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v Line: 201
Warning (10230): Verilog HDL assignment warning at fpu_sp_div.v(212): truncated value with size 32 to match size of target (24) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v Line: 212
Warning (10230): Verilog HDL assignment warning at fpu_sp_div.v(213): truncated value with size 32 to match size of target (10) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v Line: 213
Warning (10230): Verilog HDL assignment warning at fpu_sp_div.v(221): truncated value with size 32 to match size of target (8) File: C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v Line: 221
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 4718 megabytes
    Info: Processing ended: Sat Jan 04 21:50:59 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:02


