C:\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\DL-labosi\lab2\lab2pravi\impl1   -part LFE5U_12F  -package BG381C  -grade -6    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile C:\DL-labosi\lab2\lab2pravi\impl1\synlog\report\AnteaLab2_impl1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  lab2  -flow mapping  -multisrs  -oedif  C:\DL-labosi\lab2\lab2pravi\impl1\AnteaLab2_impl1.edi   -freq 200.000   C:\DL-labosi\lab2\lab2pravi\impl1\synwork\AnteaLab2_impl1_prem.srd  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\ecp5u.v  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\DL-labosi\lab2\lab2pravi\impl1\syntmp\AnteaLab2_impl1.plg  -osyn  C:\DL-labosi\lab2\lab2pravi\impl1\AnteaLab2_impl1.srm  -prjdir  C:\DL-labosi\lab2\lab2pravi\impl1\  -prjname  proj_1  -log  C:\DL-labosi\lab2\lab2pravi\impl1\synlog\AnteaLab2_impl1_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LFE5U_12F -package BG381C -grade -6 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile ..\synlog\report\AnteaLab2_impl1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module lab2 -flow mapping -multisrs -oedif ..\AnteaLab2_impl1.edi -freq 200.000 ..\synwork\AnteaLab2_impl1_prem.srd -devicelib ..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\ecp5u.v -devicelib ..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v -ologparam AnteaLab2_impl1.plg -osyn ..\AnteaLab2_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\AnteaLab2_impl1_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:..\AnteaLab2_impl1.edi|io:o|time:1699626246|size:110155|exec:0|csum:
file:..\synwork\AnteaLab2_impl1_prem.srd|io:i|time:1699626244|size:8222|exec:0|csum:64F169BDC2FB735CEAF828E1B431F251
file:..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\ecp5u.v|io:i|time:1554106088|size:89974|exec:0|csum:85BD439A14EE708460D98A7CDD285D98
file:..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1554106088|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:AnteaLab2_impl1.plg|io:o|time:1699626246|size:537|exec:0|csum:
file:..\AnteaLab2_impl1.srm|io:o|time:1699626246|size:6926|exec:0|csum:
file:..\synlog\AnteaLab2_impl1_fpga_mapper.srr|io:o|time:1699626246|size:21004|exec:0|csum:
file:..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1554282584|size:31323136|exec:1|csum:08097D0E6BC0EF6D7ADDF60173F7DE28
