#  Simulation Model Generator
#  Xilinx EDK 14.2 EDK_P.28xd
#  Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
#
#  File     pll_module_0_list.do (Mon Feb 17 14:50:54 2014)
#
#  Module   system_pll_module_0_wrapper
#  Instance pll_module_0
#  Because EDK did not create the testbench, the user
#  specifies the path to the device under test, $tbpath.
#
set binopt {-bin}
set hexopt {-hex}
if { [info exists PathSeparator] } { set ps $PathSeparator } else { set ps "/" }
if { ![info exists tbpath] } { set tbpath "/system" }

# eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKFBDCM
  eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKFBOUT
  eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKOUT0
  eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKOUT1
  eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKOUT2
# eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKOUT3
# eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKOUT4
# eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKOUT5
# eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKOUTDCM0
# eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKOUTDCM1
# eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKOUTDCM2
# eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKOUTDCM3
# eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKOUTDCM4
# eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKOUTDCM5
  eval add list $binopt $tbpath${ps}pll_module_0${ps}LOCKED
  eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKFBIN
  eval add list $binopt $tbpath${ps}pll_module_0${ps}CLKIN1
  eval add list $binopt $tbpath${ps}pll_module_0${ps}RST

