################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: r2921a01
#     Report Created on: Fri Oct 20 20:08:01 2023
#     Working Directory: /home/raid7_2/user12/r2921a01/hw/hw3/1121_hw3/01_RTL
#     Report Location  : ./spyglass-1/core/lint/lint_rtl/spyglass_reports/SpyGlass/elab_summary.rpt
#     SpyGlass Version : SpyGlass_vT-2022.06
#     Policy Name      : SpyGlass(SpyGlass_vT-2022.06)
#     Comment          : This report contains RTL and Elaborated names along with parameter values
#
################################################################################

================================================================================
Elaborated Name: 'memoryManagementUnit'
    (RTL Design Unit name: 'memoryManagementUnit', ./memoryManagementUnit.v:1)
     Parameters (Total: 14)
         SRAM_WEN_READ              = 1 (default: 1)
         SRAM_WEN_WRITE             = 0 (default: 0)
         SRAM_CEN_STANDBY           = 1 (default: 1)
         SRAM_CEN_ENABLE            = 0 (default: 0)
         STATE_START                = 0 (default: 5'd0)
         STATE_PREPARE_BANK_0_UP    = 1 (default: 5'd1)
         STATE_PREPARE_BANK_0_DOWN  = 2 (default: 5'd2)
         STATE_PREPARE_BANK_0_LEFT  = 3 (default: 5'd3)
         STATE_PREPARE_BANK_0_RIGHT = 4 (default: 5'd4)
         STATE_PREPARE_BANK_1_UP    = 5 (default: 5'd5)
         STATE_PREPARE_BANK_1_DOWN  = 6 (default: 5'd6)
         STATE_PREPARE_BANK_1_LEFT  = 7 (default: 5'd7)
         STATE_PREPARE_BANK_1_RIGHT = 8 (default: 5'd8)
         STATE_OPERATE              = 9 (default: 5'd9)
     Instances (Total: 1): core.mmu0 

================================================================================

Elaborated Name: 'indexConverter'
    (RTL Design Unit name: 'indexConverter', ./indexConverter.v:1)
     Parameters (Total: 0)
     Instances (Total: 1): core.mmu0.iConv0 

================================================================================

Elaborated Name: 'convolutionEngine'
    (RTL Design Unit name: 'convolutionEngine', ./convolutionEngine.v:1)
     Parameters (Total: 8)
         CHANNEL_WINDOW_32         = 2 (default: 2'd2)
         CHANNEL_WINDOW_16         = 1 (default: 2'd1)
         CHANNEL_WINDOW_8          = 0 (default: 2'd0)
         STATE_START               = 0 (default: 5'd0)
         STATE_WAIT                = 1 (default: 5'd1)
         STATE_COMPUTE             = 2 (default: 5'd2)
         STATE_COMPUTE_SECOND_BANK = 3 (default: 5'd3)
         STATE_FINISH              = 4 (default: 5'd4)
     Instances (Total: 1): core.convEngin0 

================================================================================

Elaborated Name: 'core'
    (RTL Design Unit name: 'core', ./core.v:1)
     Parameters (Total: 20)
         OUTPUT_MODE_DIRECT              = 0 (default: 1'b0)
         OUTPUT_MODE_DELAYED             = 1 (default: 1'b1)
         STATE_START                     = 0 (default: 5'd0)
         STATE_WAIT_MMU                  = 1 (default: 5'd1)
         STATE_READY                     = 2 (default: 5'd2)
         STATE_WAIT_OP                   = 3 (default: 5'd3)
         STATE_READ_AND_SAVE_TO_SRAM     = 4 (default: 5'd4)
         STATE_ORIGIN_RIGHT_SHIFT        = 5 (default: 5'd5)
         STATE_ORIGIN_LEFT_SHIFT         = 6 (default: 5'd6)
         STATE_ORIGIN_UP_SHIFT           = 7 (default: 5'd7)
         STATE_ORIGIN_DOWN_SHIFT         = 8 (default: 5'd8)
         STATE_SCALE_DOWN_CHANNEL_WINDOW = 9 (default: 5'd9)
         STATE_SCALE_UP_CHANNEL_WINDOW   = 10 (default: 5'd10)
         STATE_DISPLAY                   = 11 (default: 5'd11)
         STATE_CONVOLUTION               = 12 (default: 5'd12)
         STATE_FINISH_ROUND              = 28 (default: 5'd28)
         STATE_OUTPUT_SRAM               = 29 (default: 5'd29)
         CHANNEL_WINDOW_32               = 2 (default: 2'd2)
         CHANNEL_WINDOW_16               = 1 (default: 2'd1)
         CHANNEL_WINDOW_8                = 0 (default: 2'd0)
================================================================================
