08:14:14 INFO  : Registering command handlers for SDK TCF services
08:14:16 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
08:14:20 INFO  : XSCT server has started successfully.
08:14:20 INFO  : Successfully done setting XSCT server connection channel  
08:14:21 INFO  : Successfully done setting SDK workspace  
08:14:21 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
08:46:17 ERROR : (XSDB Server)couldn't change working directory to "/opt/Xilinx/2019.1": no such file or directory

09:41:22 ERROR : (XSDB Server)invalid command name "vtpg_example.tcl"

09:41:48 ERROR : (XSDB Server)invalid command name "vtpg_example.tcl"

09:42:29 ERROR : (XSDB Server)can't create directory "vtpg_example.sdk": permission denied

09:56:44 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
09:56:47 INFO  : XSCT server has started successfully.
09:56:49 INFO  : Successfully done setting XSCT server connection channel  
09:56:49 INFO  : Successfully done setting SDK workspace  
09:56:50 INFO  : Registering command handlers for SDK TCF services
09:56:52 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
09:56:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:59:40 ERROR : (XSDB Server)couldn't change working directory to "/Xilinx/SDK/2019.1": no such file or directory

10:33:41 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
10:33:44 INFO  : XSCT server has started successfully.
10:33:47 INFO  : Successfully done setting XSCT server connection channel  
10:33:47 INFO  : Successfully done setting SDK workspace  
10:33:48 INFO  : Registering command handlers for SDK TCF services
10:33:50 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
10:33:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:40:46 ERROR : (XSDB Server)child process exited abnormally

10:42:39 ERROR : (XSDB Server)child process exited abnormally

10:43:47 ERROR : (XSDB Server)child process exited abnormally

10:44:18 ERROR : (XSDB Server)child process exited abnormally

10:46:40 ERROR : (XSDB Server)can't create directory "vtpg_example.sdk": permission denied

11:39:39 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
11:39:42 INFO  : XSCT server has started successfully.
11:39:45 INFO  : Successfully done setting XSCT server connection channel  
11:39:45 INFO  : Successfully done setting SDK workspace  
11:39:45 INFO  : Registering command handlers for SDK TCF services
11:39:47 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
11:39:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:58:09 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
11:58:13 INFO  : XSCT server has started successfully.
11:58:15 INFO  : Successfully done setting XSCT server connection channel  
11:58:15 INFO  : Successfully done setting SDK workspace  
11:58:16 INFO  : Registering command handlers for SDK TCF services
11:58:18 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
11:58:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:59:26 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
12:16:30 INFO  : Registering command handlers for SDK TCF services
12:16:30 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
12:16:34 INFO  : XSCT server has started successfully.
12:16:35 INFO  : Successfully done setting XSCT server connection channel  
12:16:35 INFO  : Successfully done setting SDK workspace  
12:16:35 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
12:16:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:17:29 INFO  : Registering command handlers for SDK TCF services
12:17:30 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
12:17:36 INFO  : XSCT server has started successfully.
12:17:36 INFO  : Successfully done setting XSCT server connection channel  
12:17:36 INFO  : Successfully done setting SDK workspace  
12:17:36 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
12:17:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:19:55 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
13:40:30 INFO  : Registering command handlers for SDK TCF services
13:40:30 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
13:40:37 INFO  : XSCT server has started successfully.
13:40:37 INFO  : Successfully done setting XSCT server connection channel  
13:40:37 INFO  : Successfully done setting SDK workspace  
13:40:37 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
13:40:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:54:03 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
10:54:03 INFO  : Registering command handlers for SDK TCF services
10:54:07 INFO  : XSCT server has started successfully.
10:54:07 INFO  : Successfully done setting XSCT server connection channel  
10:54:08 INFO  : Successfully done setting SDK workspace  
10:54:08 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
10:54:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:54:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617817834000,  Project:1617567291000
10:54:10 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
10:54:10 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:54:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:54:15 INFO  : 
10:54:18 INFO  : Updating hardware inferred compiler options for display_subsystem_vtpg_test.
10:54:30 INFO  : Clearing existing target manager status.
11:27:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:27:33 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
11:30:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:30:37 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
11:37:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:37:46 INFO  : 'fpga -state' command is executed.
11:37:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:46 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
11:37:46 INFO  : 'jtag frequency' command is executed.
11:37:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:37:46 INFO  : Context for processor 'microblaze_0' is selected.
11:37:46 INFO  : Processor reset is completed for 'microblaze_0'.
11:37:46 INFO  : Context for processor 'microblaze_0' is selected.
11:37:46 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsystem_vtpg_test/Debug/display_subsystem_vtpg_test.elf' is downloaded to processor 'microblaze_0'.
11:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsystem_vtpg_test/Debug/display_subsystem_vtpg_test.elf
----------------End of Script----------------

11:37:46 INFO  : Memory regions updated for context MicroBlaze #0
11:37:46 INFO  : Memory regions updated for context MicroBlaze #0
11:37:46 INFO  : Context for processor 'microblaze_0' is selected.
11:37:46 INFO  : 'con' command is executed.
11:37:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

11:37:46 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsystem_vtpg_test.elf_on_local.tcl'
11:40:35 INFO  : Disconnected from the channel tcfchan#1.
11:41:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:41:25 INFO  : 'fpga -state' command is executed.
11:41:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:26 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
11:41:26 INFO  : 'jtag frequency' command is executed.
11:41:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:41:26 INFO  : Context for processor 'microblaze_0' is selected.
11:41:26 INFO  : Processor reset is completed for 'microblaze_0'.
11:41:26 INFO  : Context for processor 'microblaze_0' is selected.
11:41:26 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsystem_vtpg_test/Debug/display_subsystem_vtpg_test.elf' is downloaded to processor 'microblaze_0'.
11:41:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsystem_vtpg_test/Debug/display_subsystem_vtpg_test.elf
----------------End of Script----------------

11:41:26 INFO  : Memory regions updated for context MicroBlaze #0
11:41:26 INFO  : Memory regions updated for context MicroBlaze #0
11:41:26 INFO  : Context for processor 'microblaze_0' is selected.
11:41:26 INFO  : 'con' command is executed.
11:41:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

11:41:26 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsystem_vtpg_test.elf_on_local.tcl'
11:42:36 INFO  : Disconnected from the channel tcfchan#2.
11:42:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:42:37 INFO  : 'fpga -state' command is executed.
11:42:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:38 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
11:42:38 INFO  : 'jtag frequency' command is executed.
11:42:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:42:38 INFO  : Context for processor 'microblaze_0' is selected.
11:42:38 INFO  : Processor reset is completed for 'microblaze_0'.
11:42:38 INFO  : Context for processor 'microblaze_0' is selected.
11:42:38 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsystem_vtpg_test/Debug/display_subsystem_vtpg_test.elf' is downloaded to processor 'microblaze_0'.
11:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsystem_vtpg_test/Debug/display_subsystem_vtpg_test.elf
----------------End of Script----------------

11:42:38 INFO  : Memory regions updated for context MicroBlaze #0
11:42:38 INFO  : Memory regions updated for context MicroBlaze #0
11:42:38 INFO  : Context for processor 'microblaze_0' is selected.
11:42:38 INFO  : 'con' command is executed.
11:42:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

11:42:38 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsystem_vtpg_test.elf_on_local.tcl'
11:57:42 INFO  : Disconnected from the channel tcfchan#3.
11:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:58:01 INFO  : 'fpga -state' command is executed.
11:58:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:01 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
11:58:01 INFO  : 'jtag frequency' command is executed.
11:58:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:58:04 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"". available targets:
  1* xc7a35t
11:58:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
----------------End of Script----------------

11:59:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:59:07 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
12:00:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:00:17 INFO  : 'fpga -state' command is executed.
12:00:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:17 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
12:00:17 INFO  : 'jtag frequency' command is executed.
12:00:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:00:17 INFO  : Context for processor 'microblaze_0' is selected.
12:00:17 INFO  : Processor reset is completed for 'microblaze_0'.
12:00:17 INFO  : Context for processor 'microblaze_0' is selected.
12:00:17 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsystem_vtpg_test/Debug/display_subsystem_vtpg_test.elf' is downloaded to processor 'microblaze_0'.
12:00:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsystem_vtpg_test/Debug/display_subsystem_vtpg_test.elf
----------------End of Script----------------

12:00:17 INFO  : Memory regions updated for context MicroBlaze #0
12:00:17 INFO  : Memory regions updated for context MicroBlaze #0
12:00:17 INFO  : Context for processor 'microblaze_0' is selected.
12:00:17 INFO  : 'con' command is executed.
12:00:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

12:00:17 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsystem_vtpg_test.elf_on_local.tcl'
12:55:25 INFO  : Disconnected from the channel tcfchan#4.
14:51:56 INFO  : Registering command handlers for SDK TCF services
14:51:56 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
14:52:01 INFO  : XSCT server has started successfully.
14:52:01 INFO  : Successfully done setting XSCT server connection channel  
14:52:01 INFO  : Successfully done setting SDK workspace  
14:52:01 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
14:52:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:13:51 INFO  : Registering command handlers for SDK TCF services
15:13:51 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
15:13:56 INFO  : XSCT server has started successfully.
15:13:56 INFO  : Successfully done setting XSCT server connection channel  
15:13:56 INFO  : Successfully done setting SDK workspace  
15:13:56 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
15:13:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:13:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617833519000,  Project:1617817834000
15:13:58 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
15:13:59 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:13:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:13:59 INFO  : Clearing existing target manager status.
15:13:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:13:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:21:26 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
15:24:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:24:07 INFO  : 'fpga -state' command is executed.
15:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:07 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
15:24:07 INFO  : 'jtag frequency' command is executed.
15:24:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:24:07 INFO  : Context for processor 'microblaze_0' is selected.
15:24:07 INFO  : Processor reset is completed for 'microblaze_0'.
15:24:07 INFO  : Context for processor 'microblaze_0' is selected.
15:24:07 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
15:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

15:24:08 INFO  : Memory regions updated for context MicroBlaze #0
15:24:08 INFO  : Memory regions updated for context MicroBlaze #0
15:24:08 INFO  : Context for processor 'microblaze_0' is selected.
15:24:08 INFO  : 'con' command is executed.
15:24:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

15:24:08 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
15:39:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:39:10 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
15:39:29 INFO  : Disconnected from the channel tcfchan#1.
15:39:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:39:30 INFO  : 'fpga -state' command is executed.
15:39:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:30 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
15:39:30 INFO  : 'jtag frequency' command is executed.
15:39:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:30 INFO  : Context for processor 'microblaze_0' is selected.
15:39:30 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:30 INFO  : Context for processor 'microblaze_0' is selected.
15:39:30 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
15:39:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

15:39:30 INFO  : Memory regions updated for context MicroBlaze #0
15:39:30 INFO  : Memory regions updated for context MicroBlaze #0
15:39:30 INFO  : Context for processor 'microblaze_0' is selected.
15:39:30 INFO  : 'con' command is executed.
15:39:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

15:39:30 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
16:19:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617836532000,  Project:1617833519000
16:19:14 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:19:29 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:19:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:19:30 INFO  : 
16:19:31 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
16:19:31 INFO  : Clearing existing target manager status.
16:19:31 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
16:19:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:19:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:20:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
16:20:16 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
16:20:28 INFO  : Disconnected from the channel tcfchan#2.
16:20:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
16:20:29 INFO  : 'fpga -state' command is executed.
16:20:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:30 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
16:20:30 INFO  : 'jtag frequency' command is executed.
16:20:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:20:30 INFO  : Context for processor 'microblaze_0' is selected.
16:20:30 INFO  : Processor reset is completed for 'microblaze_0'.
16:20:30 INFO  : Context for processor 'microblaze_0' is selected.
16:20:30 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
16:20:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

16:20:30 INFO  : Memory regions updated for context MicroBlaze #0
16:20:30 INFO  : Memory regions updated for context MicroBlaze #0
16:20:30 INFO  : Context for processor 'microblaze_0' is selected.
16:20:30 INFO  : 'con' command is executed.
16:20:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

16:20:30 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
17:45:07 INFO  : Disconnected from the channel tcfchan#3.
17:53:02 INFO  : Registering command handlers for SDK TCF services
17:53:02 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
17:53:06 INFO  : XSCT server has started successfully.
17:53:06 INFO  : Successfully done setting XSCT server connection channel  
17:53:06 INFO  : Successfully done setting SDK workspace  
17:53:06 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
17:53:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:53:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617843082000,  Project:1617836532000
17:53:09 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
17:53:09 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:53:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:53:10 INFO  : 
17:53:11 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
17:53:12 INFO  : Clearing existing target manager status.
17:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
17:53:32 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
17:54:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
17:54:26 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
17:55:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
17:55:47 INFO  : 'fpga -state' command is executed.
17:55:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:47 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
17:55:47 INFO  : 'jtag frequency' command is executed.
17:55:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:55:47 INFO  : Context for processor 'microblaze_0' is selected.
17:55:47 INFO  : Processor reset is completed for 'microblaze_0'.
17:55:47 INFO  : Context for processor 'microblaze_0' is selected.
17:55:47 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
17:55:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

17:55:47 INFO  : Memory regions updated for context MicroBlaze #0
17:55:47 INFO  : Memory regions updated for context MicroBlaze #0
17:55:47 INFO  : Context for processor 'microblaze_0' is selected.
17:55:47 INFO  : 'con' command is executed.
17:55:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

17:55:47 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
18:21:34 INFO  : Disconnected from the channel tcfchan#1.
18:35:28 INFO  : Registering command handlers for SDK TCF services
18:35:28 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
18:35:32 INFO  : XSCT server has started successfully.
18:35:32 INFO  : Successfully done setting XSCT server connection channel  
18:35:32 INFO  : Successfully done setting SDK workspace  
18:35:32 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
18:35:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:35:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617845456000,  Project:1617843082000
18:35:35 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
18:35:35 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:35:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:35:40 INFO  : 
18:35:42 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
18:35:42 INFO  : Clearing existing target manager status.
18:36:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
18:36:51 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
18:37:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
18:37:02 INFO  : 'fpga -state' command is executed.
18:37:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:02 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
18:37:02 INFO  : 'jtag frequency' command is executed.
18:37:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:37:02 INFO  : Context for processor 'microblaze_0' is selected.
18:37:02 INFO  : Processor reset is completed for 'microblaze_0'.
18:37:02 INFO  : Context for processor 'microblaze_0' is selected.
18:37:02 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
18:37:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

18:37:02 INFO  : Memory regions updated for context MicroBlaze #0
18:37:02 INFO  : Memory regions updated for context MicroBlaze #0
18:37:02 INFO  : Context for processor 'microblaze_0' is selected.
18:37:02 INFO  : 'con' command is executed.
18:37:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

18:37:02 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
18:37:35 INFO  : Disconnected from the channel tcfchan#1.
13:46:57 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
13:46:57 INFO  : Registering command handlers for SDK TCF services
13:47:01 INFO  : XSCT server has started successfully.
13:47:01 INFO  : Successfully done setting XSCT server connection channel  
13:47:02 INFO  : Successfully done setting SDK workspace  
13:47:02 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
13:47:02 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:47:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617914655000,  Project:1617845456000
13:47:04 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
13:47:04 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
13:47:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:47:09 INFO  : 
13:47:11 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
13:47:11 INFO  : Clearing existing target manager status.
13:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
13:48:13 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
13:48:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
13:48:49 INFO  : 'fpga -state' command is executed.
13:48:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:49 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
13:48:49 INFO  : 'jtag frequency' command is executed.
13:48:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:48:49 INFO  : Context for processor 'microblaze_0' is selected.
13:48:49 INFO  : Processor reset is completed for 'microblaze_0'.
13:48:49 INFO  : Context for processor 'microblaze_0' is selected.
13:48:49 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
13:48:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

13:48:50 INFO  : Memory regions updated for context MicroBlaze #0
13:48:50 INFO  : Memory regions updated for context MicroBlaze #0
13:48:50 INFO  : Context for processor 'microblaze_0' is selected.
13:48:50 INFO  : 'con' command is executed.
13:48:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

13:48:50 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
13:49:00 INFO  : Disconnected from the channel tcfchan#1.
13:49:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
13:49:02 INFO  : 'fpga -state' command is executed.
13:49:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:02 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
13:49:02 INFO  : 'jtag frequency' command is executed.
13:49:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:49:02 INFO  : Context for processor 'microblaze_0' is selected.
13:49:02 INFO  : Processor reset is completed for 'microblaze_0'.
13:49:02 INFO  : Context for processor 'microblaze_0' is selected.
13:49:02 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
13:49:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

13:49:02 INFO  : Memory regions updated for context MicroBlaze #0
13:49:02 INFO  : Memory regions updated for context MicroBlaze #0
13:49:02 INFO  : Context for processor 'microblaze_0' is selected.
13:49:02 INFO  : 'con' command is executed.
13:49:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

13:49:02 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
14:11:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617916217000,  Project:1617914655000
14:11:14 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:11:32 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:11:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:11:33 INFO  : 
14:11:34 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
14:11:34 INFO  : Clearing existing target manager status.
14:11:34 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
14:11:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:11:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:12:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
14:12:10 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
14:12:53 INFO  : Disconnected from the channel tcfchan#2.
14:12:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
14:12:54 INFO  : 'fpga -state' command is executed.
14:12:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:55 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
14:12:55 INFO  : 'jtag frequency' command is executed.
14:12:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:12:55 INFO  : Context for processor 'microblaze_0' is selected.
14:12:55 INFO  : Processor reset is completed for 'microblaze_0'.
14:12:55 INFO  : Context for processor 'microblaze_0' is selected.
14:12:55 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
14:12:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

14:12:55 INFO  : Memory regions updated for context MicroBlaze #0
14:12:55 INFO  : Memory regions updated for context MicroBlaze #0
14:12:55 INFO  : Context for processor 'microblaze_0' is selected.
14:12:55 INFO  : 'con' command is executed.
14:12:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

14:12:55 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
14:13:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
14:13:23 INFO  : 'fpga -state' command is executed.
14:13:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:23 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
14:13:23 INFO  : 'jtag frequency' command is executed.
14:13:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:13:23 INFO  : Context for processor 'microblaze_0' is selected.
14:13:23 INFO  : Processor reset is completed for 'microblaze_0'.
14:13:24 INFO  : Context for processor 'microblaze_0' is selected.
14:13:24 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
14:13:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

14:13:24 INFO  : Context for processor 'microblaze_0' is selected.
14:13:24 INFO  : 'con' command is executed.
14:13:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

14:13:24 INFO  : Disconnected from the channel tcfchan#3.
14:14:11 WARN  : channel "tcfchan#3" closed
15:24:15 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
15:24:18 INFO  : XSCT server has started successfully.
15:24:18 INFO  : Successfully done setting XSCT server connection channel  
15:24:18 INFO  : Successfully done setting SDK workspace  
15:24:22 INFO  : Registering command handlers for SDK TCF services
15:24:22 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
15:24:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:24:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617920524000,  Project:1617916217000
15:24:24 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
15:24:24 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:24:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:24:25 INFO  : 
15:24:27 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
15:24:27 INFO  : Clearing existing target manager status.
15:24:27 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
15:24:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:24:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:24:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:25:00 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
15:25:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:25:12 INFO  : 'fpga -state' command is executed.
15:25:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:12 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
15:25:12 INFO  : 'jtag frequency' command is executed.
15:25:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:25:12 INFO  : Context for processor 'microblaze_0' is selected.
15:25:12 INFO  : Processor reset is completed for 'microblaze_0'.
15:25:12 INFO  : Context for processor 'microblaze_0' is selected.
15:25:12 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
15:25:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

15:25:12 INFO  : Memory regions updated for context MicroBlaze #0
15:25:12 INFO  : Memory regions updated for context MicroBlaze #0
15:25:12 INFO  : Context for processor 'microblaze_0' is selected.
15:25:12 INFO  : 'con' command is executed.
15:25:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

15:25:12 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
16:03:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617922882000,  Project:1617920524000
16:03:09 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:03:12 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:03:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:03:13 INFO  : 
16:03:14 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
16:03:15 INFO  : Clearing existing target manager status.
16:03:15 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
16:03:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:03:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:04:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
16:04:11 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
16:04:28 INFO  : Disconnected from the channel tcfchan#1.
16:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
16:04:29 INFO  : 'fpga -state' command is executed.
16:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:30 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
16:04:30 INFO  : 'jtag frequency' command is executed.
16:04:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:04:30 INFO  : Context for processor 'microblaze_0' is selected.
16:04:30 INFO  : Processor reset is completed for 'microblaze_0'.
16:04:30 INFO  : Context for processor 'microblaze_0' is selected.
16:04:30 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
16:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

16:04:30 INFO  : Memory regions updated for context MicroBlaze #0
16:04:30 INFO  : Memory regions updated for context MicroBlaze #0
16:04:30 INFO  : Context for processor 'microblaze_0' is selected.
16:04:30 INFO  : 'con' command is executed.
16:04:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

16:04:30 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
18:03:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617930201000,  Project:1617922882000
18:03:49 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:03:51 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:03:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:03:53 INFO  : 
18:03:53 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
18:03:54 INFO  : Clearing existing target manager status.
18:03:54 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
18:03:54 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:03:56 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:04:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
18:04:24 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
18:04:38 INFO  : Disconnected from the channel tcfchan#2.
18:04:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
18:04:39 INFO  : 'fpga -state' command is executed.
18:04:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:39 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
18:04:39 INFO  : 'jtag frequency' command is executed.
18:04:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:04:39 INFO  : Context for processor 'microblaze_0' is selected.
18:04:39 INFO  : Processor reset is completed for 'microblaze_0'.
18:04:39 INFO  : Context for processor 'microblaze_0' is selected.
18:04:39 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
18:04:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

18:04:39 INFO  : Memory regions updated for context MicroBlaze #0
18:04:39 INFO  : Memory regions updated for context MicroBlaze #0
18:04:39 INFO  : Context for processor 'microblaze_0' is selected.
18:04:39 INFO  : 'con' command is executed.
18:04:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

18:04:39 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
18:17:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617930966000,  Project:1617930201000
18:17:02 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:17:04 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:17:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:17:05 INFO  : 
18:17:06 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
18:17:07 INFO  : Clearing existing target manager status.
18:17:07 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
18:17:07 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:17:09 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:17:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
18:17:37 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
18:17:50 INFO  : Disconnected from the channel tcfchan#3.
18:17:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
18:17:52 INFO  : 'fpga -state' command is executed.
18:17:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:52 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
18:17:52 INFO  : 'jtag frequency' command is executed.
18:17:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:17:52 INFO  : Context for processor 'microblaze_0' is selected.
18:17:52 INFO  : Processor reset is completed for 'microblaze_0'.
18:17:52 INFO  : Context for processor 'microblaze_0' is selected.
18:17:52 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
18:17:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

18:17:52 INFO  : Memory regions updated for context MicroBlaze #0
18:17:52 INFO  : Memory regions updated for context MicroBlaze #0
18:17:52 INFO  : Context for processor 'microblaze_0' is selected.
18:17:52 INFO  : 'con' command is executed.
18:17:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

18:17:52 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
18:26:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617931463000,  Project:1617930966000
18:26:54 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:27:57 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:27:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:27:58 INFO  : 
18:27:59 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
18:27:59 INFO  : Clearing existing target manager status.
18:27:59 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
18:28:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:28:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
18:28:36 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
18:28:55 INFO  : Disconnected from the channel tcfchan#4.
18:28:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
18:28:57 INFO  : 'fpga -state' command is executed.
18:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:57 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
18:28:57 INFO  : 'jtag frequency' command is executed.
18:28:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:28:57 INFO  : Context for processor 'microblaze_0' is selected.
18:28:57 INFO  : Processor reset is completed for 'microblaze_0'.
18:28:57 INFO  : Context for processor 'microblaze_0' is selected.
18:28:57 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
18:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

18:28:57 INFO  : Memory regions updated for context MicroBlaze #0
18:28:57 INFO  : Memory regions updated for context MicroBlaze #0
18:28:57 INFO  : Context for processor 'microblaze_0' is selected.
18:28:57 INFO  : 'con' command is executed.
18:28:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

18:28:57 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
18:33:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617932004000,  Project:1617931463000
18:33:39 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:33:41 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:33:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:33:42 INFO  : 
18:33:43 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
18:33:43 INFO  : Clearing existing target manager status.
18:33:43 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
18:33:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:33:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:34:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
18:34:28 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
18:34:42 INFO  : Disconnected from the channel tcfchan#5.
18:34:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
18:34:43 INFO  : 'fpga -state' command is executed.
18:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:43 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
18:34:43 INFO  : 'jtag frequency' command is executed.
18:34:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:34:43 INFO  : Context for processor 'microblaze_0' is selected.
18:34:43 INFO  : Processor reset is completed for 'microblaze_0'.
18:34:43 INFO  : Context for processor 'microblaze_0' is selected.
18:34:44 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
18:34:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

18:34:44 INFO  : Memory regions updated for context MicroBlaze #0
18:34:44 INFO  : Memory regions updated for context MicroBlaze #0
18:34:44 INFO  : Context for processor 'microblaze_0' is selected.
18:34:44 INFO  : 'con' command is executed.
18:34:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

18:34:44 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
19:53:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
19:53:27 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
19:53:54 INFO  : Disconnected from the channel tcfchan#6.
19:53:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
19:53:55 INFO  : 'fpga -state' command is executed.
19:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:55 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
19:53:55 INFO  : 'jtag frequency' command is executed.
19:53:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:53:56 INFO  : Context for processor 'microblaze_0' is selected.
19:53:56 INFO  : Processor reset is completed for 'microblaze_0'.
19:53:56 INFO  : Context for processor 'microblaze_0' is selected.
19:53:56 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
19:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

19:53:56 INFO  : Memory regions updated for context MicroBlaze #0
19:53:56 INFO  : Memory regions updated for context MicroBlaze #0
19:53:56 INFO  : Context for processor 'microblaze_0' is selected.
19:53:56 INFO  : 'con' command is executed.
19:53:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

19:53:56 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
19:57:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617937024000,  Project:1617932004000
19:57:42 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:57:44 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:57:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:57:46 INFO  : 
19:57:46 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
19:57:47 INFO  : Clearing existing target manager status.
19:57:47 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
19:57:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:57:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:58:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
19:58:20 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
19:58:33 INFO  : Disconnected from the channel tcfchan#7.
19:58:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
19:58:34 INFO  : 'fpga -state' command is executed.
19:58:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:34 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
19:58:34 INFO  : 'jtag frequency' command is executed.
19:58:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:58:34 INFO  : Context for processor 'microblaze_0' is selected.
19:58:34 INFO  : Processor reset is completed for 'microblaze_0'.
19:58:34 INFO  : Context for processor 'microblaze_0' is selected.
19:58:34 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
19:58:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

19:58:34 INFO  : Memory regions updated for context MicroBlaze #0
19:58:34 INFO  : Memory regions updated for context MicroBlaze #0
19:58:34 INFO  : Context for processor 'microblaze_0' is selected.
19:58:34 INFO  : 'con' command is executed.
19:58:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

19:58:34 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
21:48:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617939388000,  Project:1617937024000
21:48:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:48:44 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
21:48:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:48:45 INFO  : 
21:48:46 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
21:48:46 INFO  : Clearing existing target manager status.
21:48:46 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
21:48:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:48:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
21:49:15 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
21:49:26 INFO  : Disconnected from the channel tcfchan#8.
21:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
21:49:28 INFO  : 'fpga -state' command is executed.
21:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:28 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
21:49:28 INFO  : 'jtag frequency' command is executed.
21:49:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:49:28 INFO  : Context for processor 'microblaze_0' is selected.
21:49:28 INFO  : Processor reset is completed for 'microblaze_0'.
21:49:28 INFO  : Context for processor 'microblaze_0' is selected.
21:49:28 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
21:49:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

21:49:28 INFO  : Memory regions updated for context MicroBlaze #0
21:49:28 INFO  : Memory regions updated for context MicroBlaze #0
21:49:28 INFO  : Context for processor 'microblaze_0' is selected.
21:49:28 INFO  : 'con' command is executed.
21:49:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

21:49:28 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
06:47:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617944121000,  Project:1617939388000
06:47:03 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:47:07 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
06:47:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:47:09 INFO  : 
06:47:10 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
06:47:10 INFO  : Clearing existing target manager status.
06:47:10 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
06:47:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:47:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
06:47:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:47:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
06:47:47 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
06:47:54 INFO  : Disconnected from the channel tcfchan#9.
06:47:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
06:47:55 INFO  : 'fpga -state' command is executed.
06:47:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:47:55 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
06:47:55 INFO  : 'jtag frequency' command is executed.
06:47:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:47:55 INFO  : Context for processor 'microblaze_0' is selected.
06:47:55 INFO  : Processor reset is completed for 'microblaze_0'.
06:47:55 INFO  : Context for processor 'microblaze_0' is selected.
06:47:55 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
06:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

06:47:55 INFO  : Memory regions updated for context MicroBlaze #0
06:47:55 INFO  : Memory regions updated for context MicroBlaze #0
06:47:55 INFO  : Context for processor 'microblaze_0' is selected.
06:47:55 INFO  : 'con' command is executed.
06:47:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

06:47:55 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
07:13:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617977355000,  Project:1617944121000
07:13:05 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:13:07 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
07:13:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:13:09 INFO  : 
07:13:10 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
07:13:10 INFO  : Clearing existing target manager status.
07:13:10 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
07:13:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:13:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:13:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:13:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
07:13:41 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
07:13:48 INFO  : Disconnected from the channel tcfchan#10.
07:13:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
07:13:49 INFO  : 'fpga -state' command is executed.
07:13:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:13:49 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
07:13:49 INFO  : 'jtag frequency' command is executed.
07:13:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:13:49 INFO  : Context for processor 'microblaze_0' is selected.
07:13:49 INFO  : Processor reset is completed for 'microblaze_0'.
07:13:49 INFO  : Context for processor 'microblaze_0' is selected.
07:13:49 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
07:13:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

07:13:49 INFO  : Memory regions updated for context MicroBlaze #0
07:13:49 INFO  : Memory regions updated for context MicroBlaze #0
07:13:49 INFO  : Context for processor 'microblaze_0' is selected.
07:13:49 INFO  : 'con' command is executed.
07:13:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

07:13:49 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
07:14:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
07:14:34 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
07:14:45 INFO  : Disconnected from the channel tcfchan#11.
07:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
07:14:46 INFO  : 'fpga -state' command is executed.
07:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:14:46 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
07:14:46 INFO  : 'jtag frequency' command is executed.
07:14:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:14:46 INFO  : Context for processor 'microblaze_0' is selected.
07:14:46 INFO  : Processor reset is completed for 'microblaze_0'.
07:14:46 INFO  : Context for processor 'microblaze_0' is selected.
07:14:46 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
07:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

07:14:46 INFO  : Memory regions updated for context MicroBlaze #0
07:14:46 INFO  : Memory regions updated for context MicroBlaze #0
07:14:46 INFO  : Context for processor 'microblaze_0' is selected.
07:14:46 INFO  : 'con' command is executed.
07:14:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

07:14:46 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
07:23:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617978152000,  Project:1617977355000
07:23:21 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:23:23 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
07:23:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:23:25 INFO  : 
07:23:25 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
07:23:26 INFO  : Clearing existing target manager status.
07:23:26 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
07:23:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:23:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:23:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:23:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
07:23:52 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
07:23:59 INFO  : Disconnected from the channel tcfchan#12.
07:24:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
07:24:00 INFO  : 'fpga -state' command is executed.
07:24:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:24:00 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
07:24:00 INFO  : 'jtag frequency' command is executed.
07:24:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:24:00 INFO  : Context for processor 'microblaze_0' is selected.
07:24:00 INFO  : Processor reset is completed for 'microblaze_0'.
07:24:00 INFO  : Context for processor 'microblaze_0' is selected.
07:24:00 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
07:24:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

07:24:00 INFO  : Memory regions updated for context MicroBlaze #0
07:24:00 INFO  : Memory regions updated for context MicroBlaze #0
07:24:00 INFO  : Context for processor 'microblaze_0' is selected.
07:24:00 INFO  : 'con' command is executed.
07:24:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

07:24:00 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
11:54:10 INFO  : Disconnected from the channel tcfchan#13.
13:46:24 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
13:46:27 INFO  : XSCT server has started successfully.
13:46:27 INFO  : Successfully done setting XSCT server connection channel  
13:46:28 INFO  : Successfully done setting SDK workspace  
13:46:31 INFO  : Registering command handlers for SDK TCF services
13:46:31 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
13:46:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:46:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618087531000,  Project:1617978152000
13:46:33 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
13:46:33 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
13:46:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:46:34 INFO  : 
13:46:36 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
13:46:36 INFO  : Clearing existing target manager status.
13:46:36 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
13:46:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:46:39 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:47:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
13:47:09 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
13:47:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
13:47:18 INFO  : 'fpga -state' command is executed.
13:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:18 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
13:47:18 INFO  : 'jtag frequency' command is executed.
13:47:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:47:18 INFO  : Context for processor 'microblaze_0' is selected.
13:47:18 INFO  : Processor reset is completed for 'microblaze_0'.
13:47:18 INFO  : Context for processor 'microblaze_0' is selected.
13:47:18 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
13:47:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

13:47:18 INFO  : Memory regions updated for context MicroBlaze #0
13:47:18 INFO  : Memory regions updated for context MicroBlaze #0
13:47:18 INFO  : Context for processor 'microblaze_0' is selected.
13:47:18 INFO  : 'con' command is executed.
13:47:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

13:47:18 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
13:47:32 INFO  : Disconnected from the channel tcfchan#1.
13:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
13:48:21 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
13:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
13:48:34 INFO  : 'fpga -state' command is executed.
13:48:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:34 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
13:48:34 INFO  : 'jtag frequency' command is executed.
13:48:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:48:34 INFO  : Context for processor 'microblaze_0' is selected.
13:48:34 INFO  : Processor reset is completed for 'microblaze_0'.
13:48:34 INFO  : Context for processor 'microblaze_0' is selected.
13:48:35 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
13:48:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

13:48:35 INFO  : Memory regions updated for context MicroBlaze #0
13:48:35 INFO  : Memory regions updated for context MicroBlaze #0
13:48:35 INFO  : Context for processor 'microblaze_0' is selected.
13:48:35 INFO  : 'con' command is executed.
13:48:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

13:48:35 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
14:33:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618090408000,  Project:1618087531000
14:33:50 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:33:58 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:33:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:34:00 INFO  : 
14:34:00 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
14:34:01 INFO  : Clearing existing target manager status.
14:34:01 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
14:34:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:34:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:36:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
14:36:21 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
14:36:35 INFO  : Disconnected from the channel tcfchan#2.
14:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
14:36:36 INFO  : 'fpga -state' command is executed.
14:36:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:36 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
14:36:36 INFO  : 'jtag frequency' command is executed.
14:36:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:36:36 INFO  : Context for processor 'microblaze_0' is selected.
14:36:36 INFO  : Processor reset is completed for 'microblaze_0'.
14:36:36 INFO  : Context for processor 'microblaze_0' is selected.
14:36:36 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
14:36:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

14:36:36 INFO  : Memory regions updated for context MicroBlaze #0
14:36:36 INFO  : Memory regions updated for context MicroBlaze #0
14:36:36 INFO  : Context for processor 'microblaze_0' is selected.
14:36:36 INFO  : 'con' command is executed.
14:36:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

14:36:36 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
14:34:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618176846000,  Project:1618090408000
14:34:31 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:34:33 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:34:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:34:35 INFO  : 
14:34:36 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
14:34:36 INFO  : Clearing existing target manager status.
14:34:36 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
14:34:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:34:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
14:35:15 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
14:35:30 INFO  : Disconnected from the channel tcfchan#3.
14:35:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
14:35:31 INFO  : 'fpga -state' command is executed.
14:35:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:32 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
14:35:32 INFO  : 'jtag frequency' command is executed.
14:35:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:35:32 INFO  : Context for processor 'microblaze_0' is selected.
14:35:32 INFO  : Processor reset is completed for 'microblaze_0'.
14:35:32 INFO  : Context for processor 'microblaze_0' is selected.
14:35:32 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
14:35:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

14:35:32 INFO  : Memory regions updated for context MicroBlaze #0
14:35:32 INFO  : Memory regions updated for context MicroBlaze #0
14:35:32 INFO  : Context for processor 'microblaze_0' is selected.
14:35:32 INFO  : 'con' command is executed.
14:35:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

14:35:32 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
14:59:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618178322000,  Project:1618176846000
14:59:17 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:59:18 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:59:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:59:20 INFO  : 
14:59:21 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
14:59:21 INFO  : Clearing existing target manager status.
14:59:21 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
14:59:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:59:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
14:59:49 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
15:00:05 INFO  : Disconnected from the channel tcfchan#4.
15:00:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:00:06 INFO  : 'fpga -state' command is executed.
15:00:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:06 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
15:00:06 INFO  : 'jtag frequency' command is executed.
15:00:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:00:06 INFO  : Context for processor 'microblaze_0' is selected.
15:00:07 INFO  : Processor reset is completed for 'microblaze_0'.
15:00:07 INFO  : Context for processor 'microblaze_0' is selected.
15:00:07 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
15:00:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

15:00:07 INFO  : Memory regions updated for context MicroBlaze #0
15:00:07 INFO  : Memory regions updated for context MicroBlaze #0
15:00:07 INFO  : Context for processor 'microblaze_0' is selected.
15:00:07 INFO  : 'con' command is executed.
15:00:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

15:00:07 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
07:07:28 INFO  : Disconnected from the channel tcfchan#5.
09:42:38 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
09:42:41 INFO  : XSCT server has started successfully.
09:42:41 INFO  : Successfully done setting XSCT server connection channel  
09:42:42 INFO  : Successfully done setting SDK workspace  
09:42:46 INFO  : Registering command handlers for SDK TCF services
09:42:46 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
09:42:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:42:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618245683000,  Project:1618178322000
09:42:47 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
09:42:47 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
09:42:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:42:49 INFO  : 
09:42:50 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
09:42:50 INFO  : Clearing existing target manager status.
09:42:50 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
09:42:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:42:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:43:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:43:28 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
09:43:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:43:38 INFO  : 'fpga -state' command is executed.
09:43:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:38 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
09:43:38 INFO  : 'jtag frequency' command is executed.
09:43:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:43:38 INFO  : Context for processor 'microblaze_0' is selected.
09:43:38 INFO  : Processor reset is completed for 'microblaze_0'.
09:43:38 INFO  : Context for processor 'microblaze_0' is selected.
09:43:38 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
09:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

09:43:38 INFO  : Memory regions updated for context MicroBlaze #0
09:43:38 INFO  : Memory regions updated for context MicroBlaze #0
09:43:38 INFO  : Context for processor 'microblaze_0' is selected.
09:43:38 INFO  : 'con' command is executed.
09:43:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

09:43:38 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
09:44:07 INFO  : Disconnected from the channel tcfchan#1.
09:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:44:08 INFO  : 'fpga -state' command is executed.
09:44:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:08 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
09:44:08 INFO  : 'jtag frequency' command is executed.
09:44:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:44:08 INFO  : Context for processor 'microblaze_0' is selected.
09:44:08 INFO  : Processor reset is completed for 'microblaze_0'.
09:44:08 INFO  : Context for processor 'microblaze_0' is selected.
09:44:08 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
09:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

09:44:08 INFO  : Memory regions updated for context MicroBlaze #0
09:44:08 INFO  : Memory regions updated for context MicroBlaze #0
09:44:08 INFO  : Context for processor 'microblaze_0' is selected.
09:44:08 INFO  : 'con' command is executed.
09:44:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

09:44:08 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
09:50:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618246213000,  Project:1618245683000
09:50:31 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:50:33 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
09:50:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:50:35 INFO  : 
09:50:36 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
09:50:36 INFO  : Clearing existing target manager status.
09:50:36 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
09:50:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:50:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:51:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:51:09 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
09:51:24 INFO  : Disconnected from the channel tcfchan#2.
09:51:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:51:25 INFO  : 'fpga -state' command is executed.
09:51:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:25 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
09:51:25 INFO  : 'jtag frequency' command is executed.
09:51:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:51:25 INFO  : Context for processor 'microblaze_0' is selected.
09:51:25 INFO  : Processor reset is completed for 'microblaze_0'.
09:51:25 INFO  : Context for processor 'microblaze_0' is selected.
09:51:25 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
09:51:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

09:51:25 INFO  : Memory regions updated for context MicroBlaze #0
09:51:25 INFO  : Memory regions updated for context MicroBlaze #0
09:51:25 INFO  : Context for processor 'microblaze_0' is selected.
09:51:25 INFO  : 'con' command is executed.
09:51:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

09:51:25 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
10:02:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618246884000,  Project:1618246213000
10:02:08 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:02:10 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:02:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:02:12 INFO  : 
10:02:13 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
10:02:13 INFO  : Clearing existing target manager status.
10:02:13 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
10:02:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:02:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:02:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:02:40 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
10:02:55 INFO  : Disconnected from the channel tcfchan#3.
10:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:02:56 INFO  : 'fpga -state' command is executed.
10:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:56 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
10:02:56 INFO  : 'jtag frequency' command is executed.
10:02:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:02:56 INFO  : Context for processor 'microblaze_0' is selected.
10:02:56 INFO  : Processor reset is completed for 'microblaze_0'.
10:02:56 INFO  : Context for processor 'microblaze_0' is selected.
10:02:56 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
10:02:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

10:02:56 INFO  : Memory regions updated for context MicroBlaze #0
10:02:56 INFO  : Memory regions updated for context MicroBlaze #0
10:02:56 INFO  : Context for processor 'microblaze_0' is selected.
10:02:56 INFO  : 'con' command is executed.
10:02:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

10:02:56 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
10:10:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618247410000,  Project:1618246884000
10:10:28 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:10:29 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:10:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:10:31 INFO  : 
10:10:32 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
10:10:32 INFO  : Clearing existing target manager status.
10:10:32 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
10:10:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:10:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:10:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:10:59 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
10:11:16 INFO  : Disconnected from the channel tcfchan#4.
10:11:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:11:17 INFO  : 'fpga -state' command is executed.
10:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:17 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
10:11:17 INFO  : 'jtag frequency' command is executed.
10:11:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:11:17 INFO  : Context for processor 'microblaze_0' is selected.
10:11:17 INFO  : Processor reset is completed for 'microblaze_0'.
10:11:17 INFO  : Context for processor 'microblaze_0' is selected.
10:11:17 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
10:11:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

10:11:17 INFO  : Memory regions updated for context MicroBlaze #0
10:11:17 INFO  : Memory regions updated for context MicroBlaze #0
10:11:17 INFO  : Context for processor 'microblaze_0' is selected.
10:11:17 INFO  : 'con' command is executed.
10:11:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

10:11:17 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
10:12:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:12:36 INFO  : 'fpga -state' command is executed.
10:12:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:36 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
10:12:36 INFO  : 'jtag frequency' command is executed.
10:12:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:12:36 INFO  : Context for processor 'microblaze_0' is selected.
10:12:37 INFO  : Processor reset is completed for 'microblaze_0'.
10:12:37 INFO  : Context for processor 'microblaze_0' is selected.
10:12:37 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
10:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

10:12:37 INFO  : Context for processor 'microblaze_0' is selected.
10:12:37 INFO  : 'con' command is executed.
10:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

10:12:37 INFO  : Disconnected from the channel tcfchan#5.
10:40:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618248755000,  Project:1618247410000
10:40:59 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:41:01 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:41:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:41:02 INFO  : 
10:41:03 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
10:41:03 INFO  : Clearing existing target manager status.
10:41:03 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
10:41:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:41:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:41:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:41:39 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
10:41:50 WARN  : channel "tcfchan#5" closed
10:41:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:41:52 INFO  : 'fpga -state' command is executed.
10:41:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:52 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
10:41:52 INFO  : 'jtag frequency' command is executed.
10:41:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:41:52 INFO  : Context for processor 'microblaze_0' is selected.
10:41:52 INFO  : Processor reset is completed for 'microblaze_0'.
10:41:52 INFO  : Context for processor 'microblaze_0' is selected.
10:41:52 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
10:41:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

10:41:52 INFO  : Memory regions updated for context MicroBlaze #0
10:41:52 INFO  : Memory regions updated for context MicroBlaze #0
10:41:52 INFO  : Context for processor 'microblaze_0' is selected.
10:41:52 INFO  : 'con' command is executed.
10:41:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

10:41:52 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
10:51:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618249878000,  Project:1618248755000
10:51:34 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:51:36 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:51:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:51:38 INFO  : 
10:51:39 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
10:51:39 INFO  : Clearing existing target manager status.
10:51:39 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
10:51:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:51:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:52:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:52:09 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
10:52:23 INFO  : Disconnected from the channel tcfchan#6.
10:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:52:25 INFO  : 'fpga -state' command is executed.
10:52:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:25 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
10:52:25 INFO  : 'jtag frequency' command is executed.
10:52:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:52:25 INFO  : Context for processor 'microblaze_0' is selected.
10:52:25 INFO  : Processor reset is completed for 'microblaze_0'.
10:52:25 INFO  : Context for processor 'microblaze_0' is selected.
10:52:25 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
10:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

10:52:25 INFO  : Memory regions updated for context MicroBlaze #0
10:52:25 INFO  : Memory regions updated for context MicroBlaze #0
10:52:25 INFO  : Context for processor 'microblaze_0' is selected.
10:52:25 INFO  : 'con' command is executed.
10:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

10:52:25 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
10:53:44 INFO  : Disconnected from the channel tcfchan#7.
12:09:26 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
12:09:29 INFO  : XSCT server has started successfully.
12:09:29 INFO  : Successfully done setting XSCT server connection channel  
12:09:29 INFO  : Successfully done setting SDK workspace  
12:09:34 INFO  : Registering command handlers for SDK TCF services
12:09:34 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
12:09:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:09:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618254490000,  Project:1618249878000
12:09:35 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
12:09:35 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:09:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:09:36 INFO  : 
12:09:38 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
12:09:38 INFO  : Clearing existing target manager status.
12:09:38 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
12:09:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:09:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:10:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:10:17 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
12:10:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:10:26 INFO  : 'fpga -state' command is executed.
12:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:26 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
12:10:26 INFO  : 'jtag frequency' command is executed.
12:10:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:10:26 INFO  : Context for processor 'microblaze_0' is selected.
12:10:26 INFO  : Processor reset is completed for 'microblaze_0'.
12:10:26 INFO  : Context for processor 'microblaze_0' is selected.
12:10:26 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
12:10:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

12:10:26 INFO  : Memory regions updated for context MicroBlaze #0
12:10:26 INFO  : Memory regions updated for context MicroBlaze #0
12:10:27 INFO  : Context for processor 'microblaze_0' is selected.
12:10:27 INFO  : 'con' command is executed.
12:10:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

12:10:27 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
12:34:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618256026000,  Project:1618254490000
12:34:12 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:34:14 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:34:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:34:16 INFO  : 
12:34:17 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
12:34:17 INFO  : Clearing existing target manager status.
12:34:17 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
12:34:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:34:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:34:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:34:51 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
12:35:06 INFO  : Disconnected from the channel tcfchan#1.
12:35:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:35:07 INFO  : 'fpga -state' command is executed.
12:35:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:07 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
12:35:07 INFO  : 'jtag frequency' command is executed.
12:35:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:35:07 INFO  : Context for processor 'microblaze_0' is selected.
12:35:07 INFO  : Processor reset is completed for 'microblaze_0'.
12:35:07 INFO  : Context for processor 'microblaze_0' is selected.
12:35:07 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
12:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

12:35:07 INFO  : Memory regions updated for context MicroBlaze #0
12:35:07 INFO  : Memory regions updated for context MicroBlaze #0
12:35:07 INFO  : Context for processor 'microblaze_0' is selected.
12:35:07 INFO  : 'con' command is executed.
12:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

12:35:07 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
12:49:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618256824000,  Project:1618256026000
12:49:34 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:49:36 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:49:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:49:38 INFO  : 
12:49:39 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
12:49:39 INFO  : Clearing existing target manager status.
12:49:39 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
12:49:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:49:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:50:06 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
12:50:17 INFO  : Disconnected from the channel tcfchan#2.
12:50:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:50:18 INFO  : 'fpga -state' command is executed.
12:50:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:18 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
12:50:18 INFO  : 'jtag frequency' command is executed.
12:50:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:50:18 INFO  : Context for processor 'microblaze_0' is selected.
12:50:18 INFO  : Processor reset is completed for 'microblaze_0'.
12:50:18 INFO  : Context for processor 'microblaze_0' is selected.
12:50:18 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
12:50:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

12:50:18 INFO  : Memory regions updated for context MicroBlaze #0
12:50:18 INFO  : Memory regions updated for context MicroBlaze #0
12:50:19 INFO  : Context for processor 'microblaze_0' is selected.
12:50:19 INFO  : 'con' command is executed.
12:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

12:50:19 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
12:54:23 INFO  : Disconnected from the channel tcfchan#3.
14:46:20 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
14:46:23 INFO  : XSCT server has started successfully.
14:46:23 INFO  : Successfully done setting XSCT server connection channel  
14:46:23 INFO  : Successfully done setting SDK workspace  
14:46:27 INFO  : Registering command handlers for SDK TCF services
14:46:27 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
14:46:29 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:46:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618263929000,  Project:1618256824000
14:46:29 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
14:46:29 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:46:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:46:30 INFO  : 
14:46:32 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
14:46:32 INFO  : Clearing existing target manager status.
14:46:32 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
14:46:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:46:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
14:47:00 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
14:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
14:47:10 INFO  : 'fpga -state' command is executed.
14:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:10 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
14:47:10 INFO  : 'jtag frequency' command is executed.
14:47:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:47:10 INFO  : Context for processor 'microblaze_0' is selected.
14:47:10 INFO  : Processor reset is completed for 'microblaze_0'.
14:47:10 INFO  : Context for processor 'microblaze_0' is selected.
14:47:10 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
14:47:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

14:47:10 INFO  : Memory regions updated for context MicroBlaze #0
14:47:10 INFO  : Memory regions updated for context MicroBlaze #0
14:47:10 INFO  : Context for processor 'microblaze_0' is selected.
14:47:10 INFO  : 'con' command is executed.
14:47:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

14:47:10 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
14:48:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
14:48:14 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
14:48:26 INFO  : Disconnected from the channel tcfchan#1.
14:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
14:48:41 INFO  : 'fpga -state' command is executed.
14:48:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:41 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
14:48:41 INFO  : 'jtag frequency' command is executed.
14:48:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:48:41 INFO  : Context for processor 'microblaze_0' is selected.
14:48:41 INFO  : Processor reset is completed for 'microblaze_0'.
14:48:41 INFO  : Context for processor 'microblaze_0' is selected.
14:48:41 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
14:48:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

14:48:41 INFO  : Memory regions updated for context MicroBlaze #0
14:48:41 INFO  : Memory regions updated for context MicroBlaze #0
14:48:41 INFO  : Context for processor 'microblaze_0' is selected.
14:48:41 INFO  : 'con' command is executed.
14:48:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

14:48:41 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
14:55:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618264514000,  Project:1618263929000
14:55:29 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:55:34 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:55:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:55:36 INFO  : 
14:55:37 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
14:55:37 INFO  : Clearing existing target manager status.
14:55:37 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
14:55:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:55:39 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:56:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
14:56:07 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
14:56:19 INFO  : Disconnected from the channel tcfchan#2.
14:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
14:56:20 INFO  : 'fpga -state' command is executed.
14:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:20 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
14:56:20 INFO  : 'jtag frequency' command is executed.
14:56:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:56:20 INFO  : Context for processor 'microblaze_0' is selected.
14:56:20 INFO  : Processor reset is completed for 'microblaze_0'.
14:56:20 INFO  : Context for processor 'microblaze_0' is selected.
14:56:20 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
14:56:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

14:56:20 INFO  : Memory regions updated for context MicroBlaze #0
14:56:20 INFO  : Memory regions updated for context MicroBlaze #0
14:56:20 INFO  : Context for processor 'microblaze_0' is selected.
14:56:20 INFO  : 'con' command is executed.
14:56:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

14:56:20 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
15:07:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618265212000,  Project:1618264514000
15:07:14 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:07:16 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:07:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:07:18 INFO  : 
15:07:19 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
15:07:19 INFO  : Clearing existing target manager status.
15:07:19 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
15:07:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:07:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:07:47 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
15:08:09 INFO  : Disconnected from the channel tcfchan#3.
15:08:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:08:31 INFO  : 'fpga -state' command is executed.
15:08:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:31 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
15:08:31 INFO  : 'jtag frequency' command is executed.
15:08:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:08:31 INFO  : Context for processor 'microblaze_0' is selected.
15:08:31 INFO  : Processor reset is completed for 'microblaze_0'.
15:08:31 INFO  : Context for processor 'microblaze_0' is selected.
15:08:32 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
15:08:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

15:08:32 INFO  : Memory regions updated for context MicroBlaze #0
15:08:32 INFO  : Memory regions updated for context MicroBlaze #0
15:08:32 INFO  : Context for processor 'microblaze_0' is selected.
15:08:32 INFO  : 'con' command is executed.
15:08:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

15:08:32 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
15:40:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618265806000,  Project:1618265212000
15:40:53 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:40:54 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:40:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:40:56 INFO  : 
15:40:57 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
15:40:57 INFO  : Clearing existing target manager status.
15:40:57 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
15:40:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:40:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:41:41 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
15:41:50 INFO  : Disconnected from the channel tcfchan#4.
15:41:54 ERROR : no targets found with "jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0". available targets:
  1* xc7a35t
     2  MicroBlaze Debug Module at USER2
        3  MicroBlaze #0 (Running)
15:42:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:42:02 INFO  : 'fpga -state' command is executed.
15:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:02 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
15:42:02 INFO  : 'jtag frequency' command is executed.
15:42:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:42:03 INFO  : Context for processor 'microblaze_0' is selected.
15:42:03 INFO  : Processor reset is completed for 'microblaze_0'.
15:42:03 INFO  : Context for processor 'microblaze_0' is selected.
15:42:03 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
15:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

15:42:03 INFO  : Memory regions updated for context MicroBlaze #0
15:42:03 INFO  : Memory regions updated for context MicroBlaze #0
15:42:03 INFO  : Context for processor 'microblaze_0' is selected.
15:42:03 INFO  : 'con' command is executed.
15:42:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

15:42:03 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
15:42:23 INFO  : Disconnected from the channel tcfchan#5.
15:42:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:42:40 INFO  : 'fpga -state' command is executed.
15:42:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:40 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
15:42:40 INFO  : 'jtag frequency' command is executed.
15:42:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:42:40 INFO  : Context for processor 'microblaze_0' is selected.
15:42:40 INFO  : Processor reset is completed for 'microblaze_0'.
15:42:41 INFO  : Context for processor 'microblaze_0' is selected.
15:42:41 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
15:42:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

15:42:41 INFO  : Memory regions updated for context MicroBlaze #0
15:42:41 INFO  : Memory regions updated for context MicroBlaze #0
15:42:41 INFO  : Context for processor 'microblaze_0' is selected.
15:42:41 INFO  : 'con' command is executed.
15:42:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

15:42:41 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
15:53:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618267958000,  Project:1618265806000
15:53:43 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:53:45 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:53:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:53:46 INFO  : 
15:53:47 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
15:53:47 INFO  : Clearing existing target manager status.
15:53:47 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
15:53:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:53:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:54:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:54:15 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
15:54:29 INFO  : Disconnected from the channel tcfchan#6.
15:54:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:54:47 INFO  : 'fpga -state' command is executed.
15:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:47 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
15:54:47 INFO  : 'jtag frequency' command is executed.
15:54:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:54:47 INFO  : Context for processor 'microblaze_0' is selected.
15:54:47 INFO  : Processor reset is completed for 'microblaze_0'.
15:54:47 INFO  : Context for processor 'microblaze_0' is selected.
15:54:47 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
15:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

15:54:47 INFO  : Memory regions updated for context MicroBlaze #0
15:54:47 INFO  : Memory regions updated for context MicroBlaze #0
15:54:47 INFO  : Context for processor 'microblaze_0' is selected.
15:54:47 INFO  : 'con' command is executed.
15:54:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

15:54:47 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
15:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:55:17 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
15:55:30 INFO  : Disconnected from the channel tcfchan#7.
15:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:55:56 INFO  : 'fpga -state' command is executed.
15:55:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:56 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
15:55:56 INFO  : 'jtag frequency' command is executed.
15:55:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:55:56 INFO  : Context for processor 'microblaze_0' is selected.
15:55:56 INFO  : Processor reset is completed for 'microblaze_0'.
15:55:56 INFO  : Context for processor 'microblaze_0' is selected.
15:55:56 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
15:55:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

15:55:56 INFO  : Memory regions updated for context MicroBlaze #0
15:55:56 INFO  : Memory regions updated for context MicroBlaze #0
15:55:56 INFO  : Context for processor 'microblaze_0' is selected.
15:55:57 INFO  : 'con' command is executed.
15:55:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

15:55:57 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/performance_analysis/performance_analysis_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
15:55:57 INFO  : Apm configuration has been updated and stored to '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/apmconfigs/apm_default.json' for the project 'design_1_wrapper_hw_platform_0'
15:55:57 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
15:55:57 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
15:55:57 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
15:56:27 INFO  : Disconnected from the channel tcfchan#8.
15:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
15:56:57 INFO  : 'fpga -state' command is executed.
15:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:58 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
15:56:58 INFO  : 'jtag frequency' command is executed.
15:56:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:56:58 INFO  : Context for processor 'microblaze_0' is selected.
15:56:58 INFO  : Processor reset is completed for 'microblaze_0'.
15:56:58 INFO  : Context for processor 'microblaze_0' is selected.
15:56:58 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
15:56:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

15:56:58 INFO  : Memory regions updated for context MicroBlaze #0
15:56:58 INFO  : Memory regions updated for context MicroBlaze #0
15:56:58 INFO  : Context for processor 'microblaze_0' is selected.
15:56:58 INFO  : 'con' command is executed.
15:56:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

15:56:58 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
15:57:00 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
16:11:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618268998000,  Project:1618267958000
16:11:57 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:12:00 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:12:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:12:01 INFO  : 
16:12:02 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
16:12:02 INFO  : Clearing existing target manager status.
16:12:02 INFO  : Closing and re-opening the MSS file of ther project display_subsytem_arty_test_bsp
16:12:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:12:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:13:19 INFO  : Disconnected from the channel tcfchan#9.
16:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
16:13:47 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
16:14:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
16:14:05 INFO  : 'fpga -state' command is executed.
16:14:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:05 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
16:14:05 INFO  : 'jtag frequency' command is executed.
16:14:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:14:05 INFO  : Context for processor 'microblaze_0' is selected.
16:14:05 INFO  : Processor reset is completed for 'microblaze_0'.
16:14:05 INFO  : Context for processor 'microblaze_0' is selected.
16:14:05 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
16:14:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

16:14:05 INFO  : Memory regions updated for context MicroBlaze #0
16:14:05 INFO  : Memory regions updated for context MicroBlaze #0
16:14:05 INFO  : Context for processor 'microblaze_0' is selected.
16:14:05 INFO  : 'con' command is executed.
16:14:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

16:14:05 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
16:14:07 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
16:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
16:14:39 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
16:14:55 INFO  : Disconnected from the channel tcfchan#10.
16:15:37 INFO  : Registering command handlers for SDK TCF services
16:15:39 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
16:15:42 INFO  : XSCT server has started successfully.
16:15:42 INFO  : Successfully done setting XSCT server connection channel  
16:15:42 INFO  : Successfully done setting SDK workspace  
16:15:42 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
16:15:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:16:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
16:16:23 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
16:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
16:16:49 INFO  : 'fpga -state' command is executed.
16:16:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:49 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
16:16:49 INFO  : 'jtag frequency' command is executed.
16:16:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:16:49 INFO  : Context for processor 'microblaze_0' is selected.
16:16:49 INFO  : Processor reset is completed for 'microblaze_0'.
16:16:49 INFO  : Context for processor 'microblaze_0' is selected.
16:16:49 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
16:16:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

16:16:49 INFO  : Memory regions updated for context MicroBlaze #0
16:16:49 INFO  : Memory regions updated for context MicroBlaze #0
16:16:49 INFO  : Context for processor 'microblaze_0' is selected.
16:16:49 INFO  : 'con' command is executed.
16:16:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

16:16:49 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
08:06:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618326273000,  Project:1618268998000
08:06:46 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:06:51 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
08:06:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:06:52 INFO  : 
08:06:53 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
08:06:53 INFO  : Clearing existing target manager status.
08:08:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
08:08:40 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
08:08:55 INFO  : Disconnected from the channel tcfchan#1.
08:09:26 INFO  : Registering command handlers for SDK TCF services
08:09:28 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
08:09:32 INFO  : XSCT server has started successfully.
08:09:32 INFO  : Successfully done setting XSCT server connection channel  
08:09:32 INFO  : Successfully done setting SDK workspace  
08:09:32 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
08:09:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:09:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
08:09:48 INFO  : 'fpga -state' command is executed.
08:09:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:09:49 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
08:09:49 INFO  : 'jtag frequency' command is executed.
08:09:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
08:09:49 INFO  : Context for processor 'microblaze_0' is selected.
08:09:49 INFO  : Processor reset is completed for 'microblaze_0'.
08:09:49 INFO  : Context for processor 'microblaze_0' is selected.
08:09:49 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
08:09:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

08:09:49 INFO  : Memory regions updated for context MicroBlaze #0
08:09:49 INFO  : Memory regions updated for context MicroBlaze #0
08:09:49 INFO  : Context for processor 'microblaze_0' is selected.
08:09:49 INFO  : 'con' command is executed.
08:09:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

08:09:49 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
08:10:22 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
08:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
08:11:06 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
08:11:14 INFO  : Disconnected from the channel tcfchan#1.
08:11:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
08:11:31 INFO  : 'fpga -state' command is executed.
08:11:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:11:31 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
08:11:31 INFO  : 'jtag frequency' command is executed.
08:11:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
08:11:31 INFO  : Context for processor 'microblaze_0' is selected.
08:11:31 INFO  : Processor reset is completed for 'microblaze_0'.
08:11:31 INFO  : Context for processor 'microblaze_0' is selected.
08:11:31 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
08:11:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

08:11:31 INFO  : Memory regions updated for context MicroBlaze #0
08:11:31 INFO  : Memory regions updated for context MicroBlaze #0
08:11:31 INFO  : Context for processor 'microblaze_0' is selected.
08:11:31 INFO  : 'con' command is executed.
08:11:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

08:11:31 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
08:19:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618327145000,  Project:1618326273000
08:19:42 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:19:43 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
08:19:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:19:45 INFO  : 
08:19:46 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
08:19:46 INFO  : Clearing existing target manager status.
08:25:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:25:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
08:25:08 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
08:25:51 INFO  : Disconnected from the channel tcfchan#2.
08:26:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
08:26:09 INFO  : 'fpga -state' command is executed.
08:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:26:09 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
08:26:09 INFO  : 'jtag frequency' command is executed.
08:26:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
08:26:09 INFO  : Context for processor 'microblaze_0' is selected.
08:26:09 INFO  : Processor reset is completed for 'microblaze_0'.
08:26:09 INFO  : Context for processor 'microblaze_0' is selected.
08:26:09 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
08:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

08:26:09 INFO  : Memory regions updated for context MicroBlaze #0
08:26:09 INFO  : Memory regions updated for context MicroBlaze #0
08:26:09 INFO  : Context for processor 'microblaze_0' is selected.
08:26:09 INFO  : 'con' command is executed.
08:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

08:26:09 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
09:21:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618330844000,  Project:1618327145000
09:21:00 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:21:02 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
09:21:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:21:04 INFO  : 
09:21:05 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
09:21:05 INFO  : Clearing existing target manager status.
09:21:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:21:37 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
09:21:43 INFO  : Disconnected from the channel tcfchan#3.
09:21:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:21:58 INFO  : 'fpga -state' command is executed.
09:21:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:58 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
09:21:58 INFO  : 'jtag frequency' command is executed.
09:21:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:21:58 INFO  : Context for processor 'microblaze_0' is selected.
09:21:58 INFO  : Processor reset is completed for 'microblaze_0'.
09:21:58 INFO  : Context for processor 'microblaze_0' is selected.
09:21:59 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
09:21:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

09:21:59 INFO  : Memory regions updated for context MicroBlaze #0
09:21:59 INFO  : Memory regions updated for context MicroBlaze #0
09:21:59 INFO  : Context for processor 'microblaze_0' is selected.
09:21:59 INFO  : 'con' command is executed.
09:21:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

09:21:59 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
09:35:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618331677000,  Project:1618330844000
09:35:26 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:35:28 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
09:35:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:35:30 INFO  : 
09:35:31 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
09:35:31 INFO  : Clearing existing target manager status.
09:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:35:52 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
09:36:01 INFO  : Disconnected from the channel tcfchan#4.
09:36:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:36:16 INFO  : 'fpga -state' command is executed.
09:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:17 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
09:36:17 INFO  : 'jtag frequency' command is executed.
09:36:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:36:17 INFO  : Context for processor 'microblaze_0' is selected.
09:36:17 INFO  : Processor reset is completed for 'microblaze_0'.
09:36:17 INFO  : Context for processor 'microblaze_0' is selected.
09:36:17 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
09:36:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

09:36:17 INFO  : Memory regions updated for context MicroBlaze #0
09:36:17 INFO  : Memory regions updated for context MicroBlaze #0
09:36:17 INFO  : Context for processor 'microblaze_0' is selected.
09:36:17 INFO  : 'con' command is executed.
09:36:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

09:36:17 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
09:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:37:09 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
09:37:30 INFO  : Disconnected from the channel tcfchan#5.
09:37:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:37:32 INFO  : 'fpga -state' command is executed.
09:37:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:32 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
09:37:32 INFO  : 'jtag frequency' command is executed.
09:37:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:37:32 INFO  : Context for processor 'microblaze_0' is selected.
09:37:32 INFO  : Processor reset is completed for 'microblaze_0'.
09:37:32 INFO  : Context for processor 'microblaze_0' is selected.
09:37:32 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
09:37:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

09:37:32 INFO  : Memory regions updated for context MicroBlaze #0
09:37:32 INFO  : Memory regions updated for context MicroBlaze #0
09:37:32 INFO  : Context for processor 'microblaze_0' is selected.
09:37:32 INFO  : 'con' command is executed.
09:37:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

09:37:32 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
09:51:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618332692000,  Project:1618331677000
09:51:53 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:51:56 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
09:51:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:51:58 INFO  : 
09:51:59 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
09:51:59 INFO  : Clearing existing target manager status.
09:52:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:52:29 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
09:52:39 INFO  : Disconnected from the channel tcfchan#6.
09:52:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:52:54 INFO  : 'fpga -state' command is executed.
09:52:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:55 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
09:52:55 INFO  : 'jtag frequency' command is executed.
09:52:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:52:55 INFO  : Context for processor 'microblaze_0' is selected.
09:52:55 INFO  : Processor reset is completed for 'microblaze_0'.
09:52:55 INFO  : Context for processor 'microblaze_0' is selected.
09:52:55 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
09:52:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

09:52:55 INFO  : Memory regions updated for context MicroBlaze #0
09:52:55 INFO  : Memory regions updated for context MicroBlaze #0
09:52:55 INFO  : Context for processor 'microblaze_0' is selected.
09:52:55 INFO  : 'con' command is executed.
09:52:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

09:52:55 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
10:07:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618333553000,  Project:1618332692000
10:07:02 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:07:04 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:07:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:07:05 INFO  : 
10:07:06 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
10:07:06 INFO  : Clearing existing target manager status.
10:07:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:07:28 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
10:07:36 INFO  : Disconnected from the channel tcfchan#7.
10:07:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:07:51 INFO  : 'fpga -state' command is executed.
10:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:51 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
10:07:51 INFO  : 'jtag frequency' command is executed.
10:07:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:07:51 INFO  : Context for processor 'microblaze_0' is selected.
10:07:51 INFO  : Processor reset is completed for 'microblaze_0'.
10:07:52 INFO  : Context for processor 'microblaze_0' is selected.
10:07:52 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
10:07:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

10:07:52 INFO  : Memory regions updated for context MicroBlaze #0
10:07:52 INFO  : Memory regions updated for context MicroBlaze #0
10:07:52 INFO  : Context for processor 'microblaze_0' is selected.
10:07:52 INFO  : 'con' command is executed.
10:07:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

10:07:52 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
10:18:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618334283000,  Project:1618333553000
10:18:27 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:18:30 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:18:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:18:32 INFO  : 
10:18:33 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
10:18:33 INFO  : Clearing existing target manager status.
10:18:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:18:51 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
10:19:05 INFO  : Disconnected from the channel tcfchan#8.
10:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:19:21 INFO  : 'fpga -state' command is executed.
10:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:21 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
10:19:21 INFO  : 'jtag frequency' command is executed.
10:19:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:19:21 INFO  : Context for processor 'microblaze_0' is selected.
10:19:21 INFO  : Processor reset is completed for 'microblaze_0'.
10:19:21 INFO  : Context for processor 'microblaze_0' is selected.
10:19:21 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
10:19:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

10:19:21 INFO  : Memory regions updated for context MicroBlaze #0
10:19:21 INFO  : Memory regions updated for context MicroBlaze #0
10:19:21 INFO  : Context for processor 'microblaze_0' is selected.
10:19:21 INFO  : 'con' command is executed.
10:19:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

10:19:21 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
10:26:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618334786000,  Project:1618334283000
10:26:58 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:27:00 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:27:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:27:01 INFO  : 
10:27:02 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
10:27:02 INFO  : Clearing existing target manager status.
10:27:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:27:22 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
10:27:30 INFO  : Disconnected from the channel tcfchan#9.
10:27:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:27:45 INFO  : 'fpga -state' command is executed.
10:27:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:45 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
10:27:45 INFO  : 'jtag frequency' command is executed.
10:27:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:27:45 INFO  : Context for processor 'microblaze_0' is selected.
10:27:45 INFO  : Processor reset is completed for 'microblaze_0'.
10:27:45 INFO  : Context for processor 'microblaze_0' is selected.
10:27:45 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
10:27:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

10:27:45 INFO  : Memory regions updated for context MicroBlaze #0
10:27:45 INFO  : Memory regions updated for context MicroBlaze #0
10:27:45 INFO  : Context for processor 'microblaze_0' is selected.
10:27:45 INFO  : 'con' command is executed.
10:27:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

10:27:45 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
10:58:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618335172000,  Project:1618334786000
10:58:48 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:58:51 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:58:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:58:52 INFO  : 
10:58:53 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
10:58:53 INFO  : Clearing existing target manager status.
10:59:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:59:19 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
10:59:28 INFO  : Disconnected from the channel tcfchan#10.
10:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:59:43 INFO  : 'fpga -state' command is executed.
10:59:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:43 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
10:59:43 INFO  : 'jtag frequency' command is executed.
10:59:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:59:43 INFO  : Context for processor 'microblaze_0' is selected.
10:59:43 INFO  : Processor reset is completed for 'microblaze_0'.
10:59:43 INFO  : Context for processor 'microblaze_0' is selected.
10:59:43 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
10:59:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

10:59:43 INFO  : Memory regions updated for context MicroBlaze #0
10:59:43 INFO  : Memory regions updated for context MicroBlaze #0
10:59:43 INFO  : Context for processor 'microblaze_0' is selected.
10:59:43 INFO  : 'con' command is executed.
10:59:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

10:59:43 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
11:00:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:00:15 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
11:00:25 INFO  : Disconnected from the channel tcfchan#11.
11:00:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:00:26 INFO  : 'fpga -state' command is executed.
11:00:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:26 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
11:00:26 INFO  : 'jtag frequency' command is executed.
11:00:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:00:26 INFO  : Context for processor 'microblaze_0' is selected.
11:00:26 INFO  : Processor reset is completed for 'microblaze_0'.
11:00:26 INFO  : Context for processor 'microblaze_0' is selected.
11:00:26 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
11:00:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

11:00:26 INFO  : Memory regions updated for context MicroBlaze #0
11:00:26 INFO  : Memory regions updated for context MicroBlaze #0
11:00:26 INFO  : Context for processor 'microblaze_0' is selected.
11:00:26 INFO  : 'con' command is executed.
11:00:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

11:00:26 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
11:09:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618337181000,  Project:1618335172000
11:09:29 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:09:37 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
11:09:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:09:39 INFO  : 
11:09:40 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
11:09:40 INFO  : Clearing existing target manager status.
11:10:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:10:20 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
11:10:29 INFO  : Disconnected from the channel tcfchan#12.
11:10:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:10:44 INFO  : 'fpga -state' command is executed.
11:10:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:44 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
11:10:44 INFO  : 'jtag frequency' command is executed.
11:10:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:10:44 INFO  : Context for processor 'microblaze_0' is selected.
11:10:44 INFO  : Processor reset is completed for 'microblaze_0'.
11:10:44 INFO  : Context for processor 'microblaze_0' is selected.
11:10:45 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
11:10:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

11:10:45 INFO  : Memory regions updated for context MicroBlaze #0
11:10:45 INFO  : Memory regions updated for context MicroBlaze #0
11:10:45 INFO  : Context for processor 'microblaze_0' is selected.
11:10:45 INFO  : 'con' command is executed.
11:10:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

11:10:45 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
11:21:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618338004000,  Project:1618337181000
11:21:31 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:21:33 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
11:21:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:21:35 INFO  : 
11:21:36 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
11:21:36 INFO  : Clearing existing target manager status.
11:22:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:22:04 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
11:22:09 INFO  : Disconnected from the channel tcfchan#13.
11:22:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:22:24 INFO  : 'fpga -state' command is executed.
11:22:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:24 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
11:22:24 INFO  : 'jtag frequency' command is executed.
11:22:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:22:24 INFO  : Context for processor 'microblaze_0' is selected.
11:22:24 INFO  : Processor reset is completed for 'microblaze_0'.
11:22:24 INFO  : Context for processor 'microblaze_0' is selected.
11:22:25 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
11:22:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

11:22:25 INFO  : Memory regions updated for context MicroBlaze #0
11:22:25 INFO  : Memory regions updated for context MicroBlaze #0
11:22:25 INFO  : Context for processor 'microblaze_0' is selected.
11:22:25 INFO  : 'con' command is executed.
11:22:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

11:22:25 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
11:33:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618338799000,  Project:1618338004000
11:33:33 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:33:58 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
11:33:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:33:59 INFO  : 
11:34:00 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
11:34:01 INFO  : Clearing existing target manager status.
11:34:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:34:43 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
11:35:05 INFO  : Disconnected from the channel tcfchan#14.
11:35:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:35:23 INFO  : 'fpga -state' command is executed.
11:35:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:23 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
11:35:23 INFO  : 'jtag frequency' command is executed.
11:35:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:35:23 INFO  : Context for processor 'microblaze_0' is selected.
11:35:23 INFO  : Processor reset is completed for 'microblaze_0'.
11:35:23 INFO  : Context for processor 'microblaze_0' is selected.
11:35:23 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
11:35:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

11:35:23 INFO  : Memory regions updated for context MicroBlaze #0
11:35:23 INFO  : Memory regions updated for context MicroBlaze #0
11:35:23 INFO  : Context for processor 'microblaze_0' is selected.
11:35:23 INFO  : 'con' command is executed.
11:35:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

11:35:23 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
11:49:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618339752000,  Project:1618338799000
11:49:28 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:49:31 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
11:49:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:49:32 INFO  : 
11:49:33 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
11:49:33 INFO  : Clearing existing target manager status.
11:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:50:45 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
11:51:01 INFO  : Disconnected from the channel tcfchan#15.
11:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:51:19 INFO  : 'fpga -state' command is executed.
11:51:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:19 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
11:51:19 INFO  : 'jtag frequency' command is executed.
11:51:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:51:19 INFO  : Context for processor 'microblaze_0' is selected.
11:51:19 INFO  : Processor reset is completed for 'microblaze_0'.
11:51:19 INFO  : Context for processor 'microblaze_0' is selected.
11:51:19 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
11:51:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

11:51:19 INFO  : Memory regions updated for context MicroBlaze #0
11:51:19 INFO  : Memory regions updated for context MicroBlaze #0
11:51:19 INFO  : Context for processor 'microblaze_0' is selected.
11:51:19 INFO  : 'con' command is executed.
11:51:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

11:51:19 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
11:59:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618340344000,  Project:1618339752000
11:59:26 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:59:28 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
11:59:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:59:29 INFO  : 
11:59:30 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
11:59:31 INFO  : Clearing existing target manager status.
12:00:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:00:05 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
12:00:17 INFO  : Disconnected from the channel tcfchan#16.
12:00:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:00:40 INFO  : 'fpga -state' command is executed.
12:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:40 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
12:00:40 INFO  : 'jtag frequency' command is executed.
12:00:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:00:40 INFO  : Context for processor 'microblaze_0' is selected.
12:00:40 INFO  : Processor reset is completed for 'microblaze_0'.
12:00:40 INFO  : Context for processor 'microblaze_0' is selected.
12:00:40 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
12:00:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

12:00:40 INFO  : Memory regions updated for context MicroBlaze #0
12:00:40 INFO  : Memory regions updated for context MicroBlaze #0
12:00:40 INFO  : Context for processor 'microblaze_0' is selected.
12:00:40 INFO  : 'con' command is executed.
12:00:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

12:00:40 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
12:19:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618341211000,  Project:1618340344000
12:19:24 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:19:27 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:19:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:19:28 INFO  : 
12:19:29 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
12:19:29 INFO  : Clearing existing target manager status.
12:20:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:20:05 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
12:20:13 INFO  : Disconnected from the channel tcfchan#17.
12:20:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:20:33 INFO  : 'fpga -state' command is executed.
12:20:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:33 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
12:20:33 INFO  : 'jtag frequency' command is executed.
12:20:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:20:33 INFO  : Context for processor 'microblaze_0' is selected.
12:20:33 INFO  : Processor reset is completed for 'microblaze_0'.
12:20:33 INFO  : Context for processor 'microblaze_0' is selected.
12:20:33 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
12:20:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

12:20:33 INFO  : Memory regions updated for context MicroBlaze #0
12:20:33 INFO  : Memory regions updated for context MicroBlaze #0
12:20:33 INFO  : Context for processor 'microblaze_0' is selected.
12:20:33 INFO  : 'con' command is executed.
12:20:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

12:20:33 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
12:44:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618342999000,  Project:1618341211000
12:44:02 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:44:04 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:44:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:44:07 INFO  : 
12:44:08 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
12:44:09 INFO  : Clearing existing target manager status.
12:44:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:44:43 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
12:44:57 INFO  : Disconnected from the channel tcfchan#18.
12:45:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:45:13 INFO  : 'fpga -state' command is executed.
12:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:13 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
12:45:13 INFO  : 'jtag frequency' command is executed.
12:45:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:45:13 INFO  : Context for processor 'microblaze_0' is selected.
12:45:13 INFO  : Processor reset is completed for 'microblaze_0'.
12:45:13 INFO  : Context for processor 'microblaze_0' is selected.
12:45:13 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
12:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

12:45:13 INFO  : Memory regions updated for context MicroBlaze #0
12:45:13 INFO  : Memory regions updated for context MicroBlaze #0
12:45:14 INFO  : Context for processor 'microblaze_0' is selected.
12:45:14 INFO  : 'con' command is executed.
12:45:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

12:45:14 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
12:58:32 INFO  : Disconnected from the channel tcfchan#19.
16:59:34 INFO  : Registering command handlers for SDK TCF services
16:59:34 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
16:59:38 INFO  : XSCT server has started successfully.
16:59:38 INFO  : Successfully done setting XSCT server connection channel  
16:59:38 INFO  : Successfully done setting SDK workspace  
16:59:38 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
16:59:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:04:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
17:04:34 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
17:04:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
17:04:42 INFO  : 'fpga -state' command is executed.
17:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:42 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
17:04:42 INFO  : 'jtag frequency' command is executed.
17:04:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:04:42 INFO  : Context for processor 'microblaze_0' is selected.
17:04:42 INFO  : Processor reset is completed for 'microblaze_0'.
17:04:42 INFO  : Context for processor 'microblaze_0' is selected.
17:04:42 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
17:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

17:04:43 INFO  : Memory regions updated for context MicroBlaze #0
17:04:43 INFO  : Memory regions updated for context MicroBlaze #0
17:04:43 INFO  : Context for processor 'microblaze_0' is selected.
17:04:43 INFO  : 'con' command is executed.
17:04:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

17:04:43 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
17:05:08 INFO  : Disconnected from the channel tcfchan#1.
17:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
17:05:23 INFO  : 'fpga -state' command is executed.
17:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:24 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
17:05:24 INFO  : 'jtag frequency' command is executed.
17:05:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:05:24 INFO  : Context for processor 'microblaze_0' is selected.
17:05:24 INFO  : Processor reset is completed for 'microblaze_0'.
17:05:24 INFO  : Context for processor 'microblaze_0' is selected.
17:05:24 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
17:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

17:05:24 INFO  : Memory regions updated for context MicroBlaze #0
17:05:24 INFO  : Memory regions updated for context MicroBlaze #0
17:05:24 INFO  : Context for processor 'microblaze_0' is selected.
17:05:24 INFO  : 'con' command is executed.
17:05:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

17:05:24 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
17:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
17:07:47 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
17:07:55 INFO  : Disconnected from the channel tcfchan#2.
17:07:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
17:07:56 INFO  : 'fpga -state' command is executed.
17:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:56 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
17:07:56 INFO  : 'jtag frequency' command is executed.
17:07:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:07:56 INFO  : Context for processor 'microblaze_0' is selected.
17:07:56 INFO  : Processor reset is completed for 'microblaze_0'.
17:07:56 INFO  : Context for processor 'microblaze_0' is selected.
17:07:56 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
17:07:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

17:07:56 INFO  : Memory regions updated for context MicroBlaze #0
17:07:56 INFO  : Memory regions updated for context MicroBlaze #0
17:07:57 INFO  : Context for processor 'microblaze_0' is selected.
17:07:57 INFO  : 'con' command is executed.
17:07:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

17:07:57 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
07:19:16 INFO  : Disconnected from the channel tcfchan#3.
09:35:48 INFO  : Registering command handlers for SDK TCF services
09:35:48 INFO  : Launching XSCT server: xsct -n -interactive /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/temp_xsdb_launch_script.tcl
09:35:52 INFO  : XSCT server has started successfully.
09:35:52 INFO  : Successfully done setting XSCT server connection channel  
09:35:53 INFO  : Successfully done setting SDK workspace  
09:35:53 INFO  : Processing command line option -hwspec /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
09:35:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:35:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618418091000,  Project:1618342999000
09:35:55 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf.
09:35:55 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
09:35:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:35:56 INFO  : 
09:35:57 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
09:35:57 INFO  : Clearing existing target manager status.
09:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:36:43 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
09:36:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:36:52 INFO  : 'fpga -state' command is executed.
09:36:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:52 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
09:36:52 INFO  : 'jtag frequency' command is executed.
09:36:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:36:52 INFO  : Context for processor 'microblaze_0' is selected.
09:36:53 INFO  : Processor reset is completed for 'microblaze_0'.
09:36:53 INFO  : Context for processor 'microblaze_0' is selected.
09:36:53 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
09:36:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

09:36:53 INFO  : Memory regions updated for context MicroBlaze #0
09:36:53 INFO  : Memory regions updated for context MicroBlaze #0
09:36:53 INFO  : Context for processor 'microblaze_0' is selected.
09:36:53 INFO  : 'con' command is executed.
09:36:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

09:36:53 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
09:37:45 INFO  : Disconnected from the channel tcfchan#1.
09:38:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
09:38:00 INFO  : 'fpga -state' command is executed.
09:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:38:00 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
09:38:00 INFO  : 'jtag frequency' command is executed.
09:38:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:38:00 INFO  : Context for processor 'microblaze_0' is selected.
09:38:00 INFO  : Processor reset is completed for 'microblaze_0'.
09:38:00 INFO  : Context for processor 'microblaze_0' is selected.
09:38:00 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
09:38:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

09:38:00 INFO  : Memory regions updated for context MicroBlaze #0
09:38:00 INFO  : Memory regions updated for context MicroBlaze #0
09:38:00 INFO  : Context for processor 'microblaze_0' is selected.
09:38:00 INFO  : 'con' command is executed.
09:38:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

09:38:00 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
10:26:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618421183000,  Project:1618418091000
10:26:40 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:26:50 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:26:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:26:52 INFO  : 
10:26:53 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
10:26:53 INFO  : Clearing existing target manager status.
10:28:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:28:11 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
10:28:30 INFO  : Disconnected from the channel tcfchan#2.
10:28:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:28:46 INFO  : 'fpga -state' command is executed.
10:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:46 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
10:28:46 INFO  : 'jtag frequency' command is executed.
10:28:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:28:46 INFO  : Context for processor 'microblaze_0' is selected.
10:28:46 INFO  : Processor reset is completed for 'microblaze_0'.
10:28:46 INFO  : Context for processor 'microblaze_0' is selected.
10:28:46 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
10:28:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

10:28:46 INFO  : Memory regions updated for context MicroBlaze #0
10:28:46 INFO  : Memory regions updated for context MicroBlaze #0
10:28:46 INFO  : Context for processor 'microblaze_0' is selected.
10:28:46 INFO  : 'con' command is executed.
10:28:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

10:28:46 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
10:51:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618422671000,  Project:1618421183000
10:51:29 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:51:33 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:51:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:51:35 INFO  : 
10:51:36 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
10:51:36 INFO  : Clearing existing target manager status.
10:52:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:52:31 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
10:52:38 INFO  : Disconnected from the channel tcfchan#3.
10:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
10:52:55 INFO  : 'fpga -state' command is executed.
10:52:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:55 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
10:52:55 INFO  : 'jtag frequency' command is executed.
10:52:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:52:55 INFO  : Context for processor 'microblaze_0' is selected.
10:52:55 INFO  : Processor reset is completed for 'microblaze_0'.
10:52:55 INFO  : Context for processor 'microblaze_0' is selected.
10:52:55 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
10:52:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

10:52:55 INFO  : Memory regions updated for context MicroBlaze #0
10:52:55 INFO  : Memory regions updated for context MicroBlaze #0
10:52:55 INFO  : Context for processor 'microblaze_0' is selected.
10:52:55 INFO  : 'con' command is executed.
10:52:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

10:52:55 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
11:21:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618424477000,  Project:1618422671000
11:21:32 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:21:35 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
11:21:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:21:37 INFO  : 
11:21:38 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
11:21:38 INFO  : Clearing existing target manager status.
11:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:22:40 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
11:22:51 INFO  : Disconnected from the channel tcfchan#4.
11:23:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
11:23:06 INFO  : 'fpga -state' command is executed.
11:23:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:06 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
11:23:06 INFO  : 'jtag frequency' command is executed.
11:23:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:23:06 INFO  : Context for processor 'microblaze_0' is selected.
11:23:06 INFO  : Processor reset is completed for 'microblaze_0'.
11:23:06 INFO  : Context for processor 'microblaze_0' is selected.
11:23:07 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
11:23:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

11:23:07 INFO  : Memory regions updated for context MicroBlaze #0
11:23:07 INFO  : Memory regions updated for context MicroBlaze #0
11:23:07 INFO  : Context for processor 'microblaze_0' is selected.
11:23:07 INFO  : 'con' command is executed.
11:23:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

11:23:07 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
12:09:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618427381000,  Project:1618424477000
12:09:56 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:09:59 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:10:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:10:02 INFO  : 
12:10:03 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
12:10:03 INFO  : Clearing existing target manager status.
12:10:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:10:52 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
12:10:59 INFO  : Disconnected from the channel tcfchan#5.
12:11:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:11:14 INFO  : 'fpga -state' command is executed.
12:11:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:14 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
12:11:14 INFO  : 'jtag frequency' command is executed.
12:11:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:11:14 INFO  : Context for processor 'microblaze_0' is selected.
12:11:14 INFO  : Processor reset is completed for 'microblaze_0'.
12:11:14 INFO  : Context for processor 'microblaze_0' is selected.
12:11:14 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
12:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

12:11:14 INFO  : Memory regions updated for context MicroBlaze #0
12:11:14 INFO  : Memory regions updated for context MicroBlaze #0
12:11:14 INFO  : Context for processor 'microblaze_0' is selected.
12:11:14 INFO  : 'con' command is executed.
12:11:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

12:11:14 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
12:20:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618428033000,  Project:1618427381000
12:20:48 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:20:52 INFO  : Copied contents of /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:20:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:20:54 INFO  : 
12:20:55 INFO  : Updating hardware inferred compiler options for display_subsytem_arty_test.
12:20:55 INFO  : Clearing existing target manager status.
12:21:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:21:31 INFO  : FPGA configured successfully with bitstream "/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/design_1_wrapper_hw_platform_0/download.bit"
12:21:38 INFO  : Disconnected from the channel tcfchan#6.
12:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A4333BA" && level==0} -index 0' command is executed.
12:21:53 INFO  : 'fpga -state' command is executed.
12:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:53 INFO  : Jtag cable 'Digilent Arty 210319A4333BA' is selected.
12:21:53 INFO  : 'jtag frequency' command is executed.
12:21:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:21:53 INFO  : Context for processor 'microblaze_0' is selected.
12:21:53 INFO  : Processor reset is completed for 'microblaze_0'.
12:21:53 INFO  : Context for processor 'microblaze_0' is selected.
12:21:53 INFO  : The application '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf' is downloaded to processor 'microblaze_0'.
12:21:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
dow /home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/display_subsytem_arty_test/Debug/display_subsytem_arty_test.elf
----------------End of Script----------------

12:21:53 INFO  : Memory regions updated for context MicroBlaze #0
12:21:53 INFO  : Memory regions updated for context MicroBlaze #0
12:21:53 INFO  : Context for processor 'microblaze_0' is selected.
12:21:53 INFO  : 'con' command is executed.
12:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty 210319A4333BA"} -index 0
con
----------------End of Script----------------

12:21:53 INFO  : Launch script is exported to file '/home/rwegter/vivado_projects/display_subsystem_test/display_subsystem_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_display_subsytem_arty_test.elf_on_local.tcl'
10:06:52 INFO  : Disconnected from the channel tcfchan#7.
