Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 11 01:42:36 2019
| Host         : Br0kenShaft running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_nexys_control_sets_placed.rpt
| Design       : uart_nexys
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             216 |           32 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |             144 |           20 |
| Yes          | No                    | No                     |              44 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------+----------------------------------+------------------+----------------+
|     Clock Signal     |         Enable Signal         |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------+----------------------------------+------------------+----------------+
|  u1/urx/send_reg     |                               | u1/utx/tx_done                   |                1 |              2 |
|  clk_baud            | u1/urx/bit_clk_idx[3]_i_2_n_0 | u1/urx/bit_clk_idx[3]_i_1__0_n_0 |                1 |              8 |
|  clk_baud            | u1/utx/bit_clk_stb_i_1_n_0    |                                  |                2 |             12 |
|  clk_baud            |                               | rst                              |                2 |             16 |
|  clk_baud            | u1/utx/tx_data[7]_i_1_n_0     |                                  |                3 |             16 |
|  u1/urx/send_reg     | u1/utx/E[0]                   |                                  |                2 |             16 |
|  clk_baud            |                               |                                  |                7 |             38 |
|  d1/r_clk/clk        |                               |                                  |                5 |             38 |
|  CLK100MHZ_IBUF_BUFG |                               | u1/c1/count[63]_i_1_n_0          |               18 |            128 |
|  CLK100MHZ_IBUF_BUFG |                               |                                  |               20 |            140 |
+----------------------+-------------------------------+----------------------------------+------------------+----------------+


