
Gen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001fe4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080020f0  080020f0  000120f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002100  08002100  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08002100  08002100  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002100  08002100  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002100  08002100  00012100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002104  08002104  00012104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08002108  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  20000014  0800211c  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000044  0800211c  00020044  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000032c8  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000b55  00000000  00000000  00023305  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000000e8  00000000  00000000  00023e60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00011c8b  00000000  00000000  00023f48  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000023db  00000000  00000000  00035bd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0005de5a  00000000  00000000  00037fae  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  00095e08  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000011d8  00000000  00000000  00095e84  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_ranges 00000020  00000000  00000000  00097060  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000014 	.word	0x20000014
 8000128:	00000000 	.word	0x00000000
 800012c:	080020d8 	.word	0x080020d8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000018 	.word	0x20000018
 8000148:	080020d8 	.word	0x080020d8

0800014c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	f003 0307 	and.w	r3, r3, #7
 800015a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800015c:	4b0c      	ldr	r3, [pc, #48]	; (8000190 <__NVIC_SetPriorityGrouping+0x44>)
 800015e:	68db      	ldr	r3, [r3, #12]
 8000160:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000162:	68ba      	ldr	r2, [r7, #8]
 8000164:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000168:	4013      	ands	r3, r2
 800016a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800016c:	68fb      	ldr	r3, [r7, #12]
 800016e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000170:	68bb      	ldr	r3, [r7, #8]
 8000172:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000174:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000178:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800017c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800017e:	4a04      	ldr	r2, [pc, #16]	; (8000190 <__NVIC_SetPriorityGrouping+0x44>)
 8000180:	68bb      	ldr	r3, [r7, #8]
 8000182:	60d3      	str	r3, [r2, #12]
}
 8000184:	bf00      	nop
 8000186:	3714      	adds	r7, #20
 8000188:	46bd      	mov	sp, r7
 800018a:	bc80      	pop	{r7}
 800018c:	4770      	bx	lr
 800018e:	bf00      	nop
 8000190:	e000ed00 	.word	0xe000ed00

08000194 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__NVIC_GetPriorityGrouping+0x18>)
 800019a:	68db      	ldr	r3, [r3, #12]
 800019c:	0a1b      	lsrs	r3, r3, #8
 800019e:	f003 0307 	and.w	r3, r3, #7
}
 80001a2:	4618      	mov	r0, r3
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bc80      	pop	{r7}
 80001a8:	4770      	bx	lr
 80001aa:	bf00      	nop
 80001ac:	e000ed00 	.word	0xe000ed00

080001b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001b0:	b480      	push	{r7}
 80001b2:	b083      	sub	sp, #12
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	4603      	mov	r3, r0
 80001b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001be:	2b00      	cmp	r3, #0
 80001c0:	db0b      	blt.n	80001da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001c2:	79fb      	ldrb	r3, [r7, #7]
 80001c4:	f003 021f 	and.w	r2, r3, #31
 80001c8:	4906      	ldr	r1, [pc, #24]	; (80001e4 <__NVIC_EnableIRQ+0x34>)
 80001ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001ce:	095b      	lsrs	r3, r3, #5
 80001d0:	2001      	movs	r0, #1
 80001d2:	fa00 f202 	lsl.w	r2, r0, r2
 80001d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001da:	bf00      	nop
 80001dc:	370c      	adds	r7, #12
 80001de:	46bd      	mov	sp, r7
 80001e0:	bc80      	pop	{r7}
 80001e2:	4770      	bx	lr
 80001e4:	e000e100 	.word	0xe000e100

080001e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	4603      	mov	r3, r0
 80001f0:	6039      	str	r1, [r7, #0]
 80001f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	db0a      	blt.n	8000212 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001fc:	683b      	ldr	r3, [r7, #0]
 80001fe:	b2da      	uxtb	r2, r3
 8000200:	490c      	ldr	r1, [pc, #48]	; (8000234 <__NVIC_SetPriority+0x4c>)
 8000202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000206:	0112      	lsls	r2, r2, #4
 8000208:	b2d2      	uxtb	r2, r2
 800020a:	440b      	add	r3, r1
 800020c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000210:	e00a      	b.n	8000228 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	b2da      	uxtb	r2, r3
 8000216:	4908      	ldr	r1, [pc, #32]	; (8000238 <__NVIC_SetPriority+0x50>)
 8000218:	79fb      	ldrb	r3, [r7, #7]
 800021a:	f003 030f 	and.w	r3, r3, #15
 800021e:	3b04      	subs	r3, #4
 8000220:	0112      	lsls	r2, r2, #4
 8000222:	b2d2      	uxtb	r2, r2
 8000224:	440b      	add	r3, r1
 8000226:	761a      	strb	r2, [r3, #24]
}
 8000228:	bf00      	nop
 800022a:	370c      	adds	r7, #12
 800022c:	46bd      	mov	sp, r7
 800022e:	bc80      	pop	{r7}
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	e000e100 	.word	0xe000e100
 8000238:	e000ed00 	.word	0xe000ed00

0800023c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800023c:	b480      	push	{r7}
 800023e:	b089      	sub	sp, #36	; 0x24
 8000240:	af00      	add	r7, sp, #0
 8000242:	60f8      	str	r0, [r7, #12]
 8000244:	60b9      	str	r1, [r7, #8]
 8000246:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	f003 0307 	and.w	r3, r3, #7
 800024e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000250:	69fb      	ldr	r3, [r7, #28]
 8000252:	f1c3 0307 	rsb	r3, r3, #7
 8000256:	2b04      	cmp	r3, #4
 8000258:	bf28      	it	cs
 800025a:	2304      	movcs	r3, #4
 800025c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800025e:	69fb      	ldr	r3, [r7, #28]
 8000260:	3304      	adds	r3, #4
 8000262:	2b06      	cmp	r3, #6
 8000264:	d902      	bls.n	800026c <NVIC_EncodePriority+0x30>
 8000266:	69fb      	ldr	r3, [r7, #28]
 8000268:	3b03      	subs	r3, #3
 800026a:	e000      	b.n	800026e <NVIC_EncodePriority+0x32>
 800026c:	2300      	movs	r3, #0
 800026e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000270:	f04f 32ff 	mov.w	r2, #4294967295
 8000274:	69bb      	ldr	r3, [r7, #24]
 8000276:	fa02 f303 	lsl.w	r3, r2, r3
 800027a:	43da      	mvns	r2, r3
 800027c:	68bb      	ldr	r3, [r7, #8]
 800027e:	401a      	ands	r2, r3
 8000280:	697b      	ldr	r3, [r7, #20]
 8000282:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000284:	f04f 31ff 	mov.w	r1, #4294967295
 8000288:	697b      	ldr	r3, [r7, #20]
 800028a:	fa01 f303 	lsl.w	r3, r1, r3
 800028e:	43d9      	mvns	r1, r3
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000294:	4313      	orrs	r3, r2
         );
}
 8000296:	4618      	mov	r0, r3
 8000298:	3724      	adds	r7, #36	; 0x24
 800029a:	46bd      	mov	sp, r7
 800029c:	bc80      	pop	{r7}
 800029e:	4770      	bx	lr

080002a0 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80002a4:	4b04      	ldr	r3, [pc, #16]	; (80002b8 <LL_RCC_HSE_Enable+0x18>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	4a03      	ldr	r2, [pc, #12]	; (80002b8 <LL_RCC_HSE_Enable+0x18>)
 80002aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002ae:	6013      	str	r3, [r2, #0]
}
 80002b0:	bf00      	nop
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bc80      	pop	{r7}
 80002b6:	4770      	bx	lr
 80002b8:	40021000 	.word	0x40021000

080002bc <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80002bc:	b480      	push	{r7}
 80002be:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 80002c0:	4b06      	ldr	r3, [pc, #24]	; (80002dc <LL_RCC_HSE_IsReady+0x20>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80002cc:	bf0c      	ite	eq
 80002ce:	2301      	moveq	r3, #1
 80002d0:	2300      	movne	r3, #0
 80002d2:	b2db      	uxtb	r3, r3
}
 80002d4:	4618      	mov	r0, r3
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bc80      	pop	{r7}
 80002da:	4770      	bx	lr
 80002dc:	40021000 	.word	0x40021000

080002e0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80002e0:	b480      	push	{r7}
 80002e2:	b083      	sub	sp, #12
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80002e8:	4b06      	ldr	r3, [pc, #24]	; (8000304 <LL_RCC_SetSysClkSource+0x24>)
 80002ea:	685b      	ldr	r3, [r3, #4]
 80002ec:	f023 0203 	bic.w	r2, r3, #3
 80002f0:	4904      	ldr	r1, [pc, #16]	; (8000304 <LL_RCC_SetSysClkSource+0x24>)
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	4313      	orrs	r3, r2
 80002f6:	604b      	str	r3, [r1, #4]
}
 80002f8:	bf00      	nop
 80002fa:	370c      	adds	r7, #12
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bc80      	pop	{r7}
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	40021000 	.word	0x40021000

08000308 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000308:	b480      	push	{r7}
 800030a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800030c:	4b03      	ldr	r3, [pc, #12]	; (800031c <LL_RCC_GetSysClkSource+0x14>)
 800030e:	685b      	ldr	r3, [r3, #4]
 8000310:	f003 030c 	and.w	r3, r3, #12
}
 8000314:	4618      	mov	r0, r3
 8000316:	46bd      	mov	sp, r7
 8000318:	bc80      	pop	{r7}
 800031a:	4770      	bx	lr
 800031c:	40021000 	.word	0x40021000

08000320 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000328:	4b06      	ldr	r3, [pc, #24]	; (8000344 <LL_RCC_SetAHBPrescaler+0x24>)
 800032a:	685b      	ldr	r3, [r3, #4]
 800032c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000330:	4904      	ldr	r1, [pc, #16]	; (8000344 <LL_RCC_SetAHBPrescaler+0x24>)
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	4313      	orrs	r3, r2
 8000336:	604b      	str	r3, [r1, #4]
}
 8000338:	bf00      	nop
 800033a:	370c      	adds	r7, #12
 800033c:	46bd      	mov	sp, r7
 800033e:	bc80      	pop	{r7}
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	40021000 	.word	0x40021000

08000348 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000348:	b480      	push	{r7}
 800034a:	b083      	sub	sp, #12
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000350:	4b06      	ldr	r3, [pc, #24]	; (800036c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000352:	685b      	ldr	r3, [r3, #4]
 8000354:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000358:	4904      	ldr	r1, [pc, #16]	; (800036c <LL_RCC_SetAPB1Prescaler+0x24>)
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	4313      	orrs	r3, r2
 800035e:	604b      	str	r3, [r1, #4]
}
 8000360:	bf00      	nop
 8000362:	370c      	adds	r7, #12
 8000364:	46bd      	mov	sp, r7
 8000366:	bc80      	pop	{r7}
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	40021000 	.word	0x40021000

08000370 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000370:	b480      	push	{r7}
 8000372:	b083      	sub	sp, #12
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000378:	4b06      	ldr	r3, [pc, #24]	; (8000394 <LL_RCC_SetAPB2Prescaler+0x24>)
 800037a:	685b      	ldr	r3, [r3, #4]
 800037c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000380:	4904      	ldr	r1, [pc, #16]	; (8000394 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	4313      	orrs	r3, r2
 8000386:	604b      	str	r3, [r1, #4]
}
 8000388:	bf00      	nop
 800038a:	370c      	adds	r7, #12
 800038c:	46bd      	mov	sp, r7
 800038e:	bc80      	pop	{r7}
 8000390:	4770      	bx	lr
 8000392:	bf00      	nop
 8000394:	40021000 	.word	0x40021000

08000398 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800039c:	4b04      	ldr	r3, [pc, #16]	; (80003b0 <LL_RCC_PLL_Enable+0x18>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	4a03      	ldr	r2, [pc, #12]	; (80003b0 <LL_RCC_PLL_Enable+0x18>)
 80003a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80003a6:	6013      	str	r3, [r2, #0]
}
 80003a8:	bf00      	nop
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bc80      	pop	{r7}
 80003ae:	4770      	bx	lr
 80003b0:	40021000 	.word	0x40021000

080003b4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80003b8:	4b06      	ldr	r3, [pc, #24]	; (80003d4 <LL_RCC_PLL_IsReady+0x20>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80003c0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80003c4:	bf0c      	ite	eq
 80003c6:	2301      	moveq	r3, #1
 80003c8:	2300      	movne	r3, #0
 80003ca:	b2db      	uxtb	r3, r3
}
 80003cc:	4618      	mov	r0, r3
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bc80      	pop	{r7}
 80003d2:	4770      	bx	lr
 80003d4:	40021000 	.word	0x40021000

080003d8 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 80003d8:	b480      	push	{r7}
 80003da:	b083      	sub	sp, #12
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]
 80003e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 80003e2:	4b08      	ldr	r3, [pc, #32]	; (8000404 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 80003e4:	685b      	ldr	r3, [r3, #4]
 80003e6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 80003f0:	683b      	ldr	r3, [r7, #0]
 80003f2:	430b      	orrs	r3, r1
 80003f4:	4903      	ldr	r1, [pc, #12]	; (8000404 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 80003f6:	4313      	orrs	r3, r2
 80003f8:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 80003fa:	bf00      	nop
 80003fc:	370c      	adds	r7, #12
 80003fe:	46bd      	mov	sp, r7
 8000400:	bc80      	pop	{r7}
 8000402:	4770      	bx	lr
 8000404:	40021000 	.word	0x40021000

08000408 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000408:	b480      	push	{r7}
 800040a:	b085      	sub	sp, #20
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000410:	4b08      	ldr	r3, [pc, #32]	; (8000434 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000412:	69da      	ldr	r2, [r3, #28]
 8000414:	4907      	ldr	r1, [pc, #28]	; (8000434 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	4313      	orrs	r3, r2
 800041a:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800041c:	4b05      	ldr	r3, [pc, #20]	; (8000434 <LL_APB1_GRP1_EnableClock+0x2c>)
 800041e:	69da      	ldr	r2, [r3, #28]
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	4013      	ands	r3, r2
 8000424:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000426:	68fb      	ldr	r3, [r7, #12]
}
 8000428:	bf00      	nop
 800042a:	3714      	adds	r7, #20
 800042c:	46bd      	mov	sp, r7
 800042e:	bc80      	pop	{r7}
 8000430:	4770      	bx	lr
 8000432:	bf00      	nop
 8000434:	40021000 	.word	0x40021000

08000438 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000438:	b480      	push	{r7}
 800043a:	b085      	sub	sp, #20
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000440:	4b08      	ldr	r3, [pc, #32]	; (8000464 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000442:	699a      	ldr	r2, [r3, #24]
 8000444:	4907      	ldr	r1, [pc, #28]	; (8000464 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	4313      	orrs	r3, r2
 800044a:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800044c:	4b05      	ldr	r3, [pc, #20]	; (8000464 <LL_APB2_GRP1_EnableClock+0x2c>)
 800044e:	699a      	ldr	r2, [r3, #24]
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	4013      	ands	r3, r2
 8000454:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000456:	68fb      	ldr	r3, [r7, #12]
}
 8000458:	bf00      	nop
 800045a:	3714      	adds	r7, #20
 800045c:	46bd      	mov	sp, r7
 800045e:	bc80      	pop	{r7}
 8000460:	4770      	bx	lr
 8000462:	bf00      	nop
 8000464:	40021000 	.word	0x40021000

08000468 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000468:	b480      	push	{r7}
 800046a:	b083      	sub	sp, #12
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000470:	4b06      	ldr	r3, [pc, #24]	; (800048c <LL_FLASH_SetLatency+0x24>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	f023 0207 	bic.w	r2, r3, #7
 8000478:	4904      	ldr	r1, [pc, #16]	; (800048c <LL_FLASH_SetLatency+0x24>)
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	4313      	orrs	r3, r2
 800047e:	600b      	str	r3, [r1, #0]
}
 8000480:	bf00      	nop
 8000482:	370c      	adds	r7, #12
 8000484:	46bd      	mov	sp, r7
 8000486:	bc80      	pop	{r7}
 8000488:	4770      	bx	lr
 800048a:	bf00      	nop
 800048c:	40022000 	.word	0x40022000

08000490 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000494:	4b03      	ldr	r3, [pc, #12]	; (80004a4 <LL_FLASH_GetLatency+0x14>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	f003 0307 	and.w	r3, r3, #7
}
 800049c:	4618      	mov	r0, r3
 800049e:	46bd      	mov	sp, r7
 80004a0:	bc80      	pop	{r7}
 80004a2:	4770      	bx	lr
 80004a4:	40022000 	.word	0x40022000

080004a8 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80004a8:	b480      	push	{r7}
 80004aa:	b083      	sub	sp, #12
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	f043 0201 	orr.w	r2, r3, #1
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	601a      	str	r2, [r3, #0]
}
 80004bc:	bf00      	nop
 80004be:	370c      	adds	r7, #12
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bc80      	pop	{r7}
 80004c4:	4770      	bx	lr

080004c6 <LL_TIM_EnableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
 80004c6:	b480      	push	{r7}
 80004c8:	b083      	sub	sp, #12
 80004ca:	af00      	add	r7, sp, #0
 80004cc:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	601a      	str	r2, [r3, #0]
}
 80004da:	bf00      	nop
 80004dc:	370c      	adds	r7, #12
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr

080004e4 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
 80004ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	689b      	ldr	r3, [r3, #8]
 80004f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80004f6:	f023 0307 	bic.w	r3, r3, #7
 80004fa:	683a      	ldr	r2, [r7, #0]
 80004fc:	431a      	orrs	r2, r3
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	609a      	str	r2, [r3, #8]
}
 8000502:	bf00      	nop
 8000504:	370c      	adds	r7, #12
 8000506:	46bd      	mov	sp, r7
 8000508:	bc80      	pop	{r7}
 800050a:	4770      	bx	lr

0800050c <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 800050c:	b480      	push	{r7}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
 8000514:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	685b      	ldr	r3, [r3, #4]
 800051a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	431a      	orrs	r2, r3
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	605a      	str	r2, [r3, #4]
}
 8000526:	bf00      	nop
 8000528:	370c      	adds	r7, #12
 800052a:	46bd      	mov	sp, r7
 800052c:	bc80      	pop	{r7}
 800052e:	4770      	bx	lr

08000530 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	689b      	ldr	r3, [r3, #8]
 800053c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	609a      	str	r2, [r3, #8]
}
 8000544:	bf00      	nop
 8000546:	370c      	adds	r7, #12
 8000548:	46bd      	mov	sp, r7
 800054a:	bc80      	pop	{r7}
 800054c:	4770      	bx	lr

0800054e <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 800054e:	b480      	push	{r7}
 8000550:	b083      	sub	sp, #12
 8000552:	af00      	add	r7, sp, #0
 8000554:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	68db      	ldr	r3, [r3, #12]
 800055a:	f043 0201 	orr.w	r2, r3, #1
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	60da      	str	r2, [r3, #12]
}
 8000562:	bf00      	nop
 8000564:	370c      	adds	r7, #12
 8000566:	46bd      	mov	sp, r7
 8000568:	bc80      	pop	{r7}
 800056a:	4770      	bx	lr

0800056c <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000576:	683b      	ldr	r3, [r7, #0]
 8000578:	0a1b      	lsrs	r3, r3, #8
 800057a:	b29a      	uxth	r2, r3
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	611a      	str	r2, [r3, #16]
}
 8000580:	bf00      	nop
 8000582:	370c      	adds	r7, #12
 8000584:	46bd      	mov	sp, r7
 8000586:	bc80      	pop	{r7}
 8000588:	4770      	bx	lr

0800058a <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800058a:	b480      	push	{r7}
 800058c:	b083      	sub	sp, #12
 800058e:	af00      	add	r7, sp, #0
 8000590:	6078      	str	r0, [r7, #4]
 8000592:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	0a1b      	lsrs	r3, r3, #8
 8000598:	b29a      	uxth	r2, r3
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	615a      	str	r2, [r3, #20]
}
 800059e:	bf00      	nop
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bc80      	pop	{r7}
 80005a6:	4770      	bx	lr

080005a8 <LL_GPIO_AF_Remap_SWJ_NOJTAG>:
  * @rmtoll MAPR          SWJ_CFG           LL_GPIO_AF_Remap_SWJ_NOJTAG
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(AFIO->MAPR,AFIO_MAPR_SWJ_CFG);
 80005ac:	4b07      	ldr	r3, [pc, #28]	; (80005cc <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	4a06      	ldr	r2, [pc, #24]	; (80005cc <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 80005b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005b6:	6053      	str	r3, [r2, #4]
  SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 80005b8:	4b04      	ldr	r3, [pc, #16]	; (80005cc <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 80005ba:	685b      	ldr	r3, [r3, #4]
 80005bc:	4a03      	ldr	r2, [pc, #12]	; (80005cc <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 80005be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005c2:	6053      	str	r3, [r2, #4]
}
 80005c4:	bf00      	nop
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bc80      	pop	{r7}
 80005ca:	4770      	bx	lr
 80005cc:	40010000 	.word	0x40010000

080005d0 <Init>:
uint16_t countSend;
//uint16_t lenght;
/****************************/
uint32_t array[LENGHT][2] = {{15,1},{70000,0}};/*array for saving values*/

static inline void Init(void){
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
	countSend = 0x00U;
 80005d4:	4b09      	ldr	r3, [pc, #36]	; (80005fc <Init+0x2c>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	801a      	strh	r2, [r3, #0]
	new_time = 1;
 80005da:	4b09      	ldr	r3, [pc, #36]	; (8000600 <Init+0x30>)
 80005dc:	2201      	movs	r2, #1
 80005de:	601a      	str	r2, [r3, #0]
	new_state = 0x00U;
 80005e0:	4b08      	ldr	r3, [pc, #32]	; (8000604 <Init+0x34>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	601a      	str	r2, [r3, #0]
	new_repeat = 0x00U;
 80005e6:	4b08      	ldr	r3, [pc, #32]	; (8000608 <Init+0x38>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	801a      	strh	r2, [r3, #0]
	new_prescale = 71U;
 80005ec:	4b07      	ldr	r3, [pc, #28]	; (800060c <Init+0x3c>)
 80005ee:	2247      	movs	r2, #71	; 0x47
 80005f0:	801a      	strh	r2, [r3, #0]
}
 80005f2:	bf00      	nop
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bc80      	pop	{r7}
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	20000032 	.word	0x20000032
 8000600:	20000038 	.word	0x20000038
 8000604:	2000003c 	.word	0x2000003c
 8000608:	20000042 	.word	0x20000042
 800060c:	20000040 	.word	0x20000040

08000610 <Increment>:
static inline void Increment(void){
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
	if(countSend < LENGHT - 1){
 8000614:	4b08      	ldr	r3, [pc, #32]	; (8000638 <Increment+0x28>)
 8000616:	881b      	ldrh	r3, [r3, #0]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d106      	bne.n	800062a <Increment+0x1a>
		++countSend;
 800061c:	4b06      	ldr	r3, [pc, #24]	; (8000638 <Increment+0x28>)
 800061e:	881b      	ldrh	r3, [r3, #0]
 8000620:	3301      	adds	r3, #1
 8000622:	b29a      	uxth	r2, r3
 8000624:	4b04      	ldr	r3, [pc, #16]	; (8000638 <Increment+0x28>)
 8000626:	801a      	strh	r2, [r3, #0]
	}
	else{
		countSend = 0x00U;
	}
}
 8000628:	e002      	b.n	8000630 <Increment+0x20>
		countSend = 0x00U;
 800062a:	4b03      	ldr	r3, [pc, #12]	; (8000638 <Increment+0x28>)
 800062c:	2200      	movs	r2, #0
 800062e:	801a      	strh	r2, [r3, #0]
}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	bc80      	pop	{r7}
 8000636:	4770      	bx	lr
 8000638:	20000032 	.word	0x20000032

0800063c <getNext>:
static void getNext(void){
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
	if(array[countSend][0] > 0x02U && array[countSend][0] < 0xFFFFU){
 8000640:	4b4c      	ldr	r3, [pc, #304]	; (8000774 <getNext+0x138>)
 8000642:	881b      	ldrh	r3, [r3, #0]
 8000644:	461a      	mov	r2, r3
 8000646:	4b4c      	ldr	r3, [pc, #304]	; (8000778 <getNext+0x13c>)
 8000648:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 800064c:	2b02      	cmp	r3, #2
 800064e:	d923      	bls.n	8000698 <getNext+0x5c>
 8000650:	4b48      	ldr	r3, [pc, #288]	; (8000774 <getNext+0x138>)
 8000652:	881b      	ldrh	r3, [r3, #0]
 8000654:	461a      	mov	r2, r3
 8000656:	4b48      	ldr	r3, [pc, #288]	; (8000778 <getNext+0x13c>)
 8000658:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 800065c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000660:	4293      	cmp	r3, r2
 8000662:	d819      	bhi.n	8000698 <getNext+0x5c>
		new_state = array[countSend][1];
 8000664:	4b43      	ldr	r3, [pc, #268]	; (8000774 <getNext+0x138>)
 8000666:	881b      	ldrh	r3, [r3, #0]
 8000668:	4a43      	ldr	r2, [pc, #268]	; (8000778 <getNext+0x13c>)
 800066a:	00db      	lsls	r3, r3, #3
 800066c:	4413      	add	r3, r2
 800066e:	685b      	ldr	r3, [r3, #4]
 8000670:	4a42      	ldr	r2, [pc, #264]	; (800077c <getNext+0x140>)
 8000672:	6013      	str	r3, [r2, #0]
		new_time = array[countSend][0] - 1U;
 8000674:	4b3f      	ldr	r3, [pc, #252]	; (8000774 <getNext+0x138>)
 8000676:	881b      	ldrh	r3, [r3, #0]
 8000678:	461a      	mov	r2, r3
 800067a:	4b3f      	ldr	r3, [pc, #252]	; (8000778 <getNext+0x13c>)
 800067c:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8000680:	3b01      	subs	r3, #1
 8000682:	4a3f      	ldr	r2, [pc, #252]	; (8000780 <getNext+0x144>)
 8000684:	6013      	str	r3, [r2, #0]
		new_repeat = 0x00U;
 8000686:	4b3f      	ldr	r3, [pc, #252]	; (8000784 <getNext+0x148>)
 8000688:	2200      	movs	r2, #0
 800068a:	801a      	strh	r2, [r3, #0]
		new_prescale = 71U;
 800068c:	4b3e      	ldr	r3, [pc, #248]	; (8000788 <getNext+0x14c>)
 800068e:	2247      	movs	r2, #71	; 0x47
 8000690:	801a      	strh	r2, [r3, #0]
		Increment();
 8000692:	f7ff ffbd 	bl	8000610 <Increment>
			new_prescale = 71U;
			new_state = array[countSend][1];
			Increment();
		}
	}
}
 8000696:	e06b      	b.n	8000770 <getNext+0x134>
	else if(array[countSend][0] < 2U){
 8000698:	4b36      	ldr	r3, [pc, #216]	; (8000774 <getNext+0x138>)
 800069a:	881b      	ldrh	r3, [r3, #0]
 800069c:	461a      	mov	r2, r3
 800069e:	4b36      	ldr	r3, [pc, #216]	; (8000778 <getNext+0x13c>)
 80006a0:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 80006a4:	2b01      	cmp	r3, #1
 80006a6:	d821      	bhi.n	80006ec <getNext+0xb0>
		if(array[countSend][0] == 0x00U){
 80006a8:	4b32      	ldr	r3, [pc, #200]	; (8000774 <getNext+0x138>)
 80006aa:	881b      	ldrh	r3, [r3, #0]
 80006ac:	461a      	mov	r2, r3
 80006ae:	4b32      	ldr	r3, [pc, #200]	; (8000778 <getNext+0x13c>)
 80006b0:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d102      	bne.n	80006be <getNext+0x82>
			Increment();/*skip this value as invalid*/
 80006b8:	f7ff ffaa 	bl	8000610 <Increment>
}
 80006bc:	e058      	b.n	8000770 <getNext+0x134>
		new_time = array[countSend][0] - 1U;
 80006be:	4b2d      	ldr	r3, [pc, #180]	; (8000774 <getNext+0x138>)
 80006c0:	881b      	ldrh	r3, [r3, #0]
 80006c2:	461a      	mov	r2, r3
 80006c4:	4b2c      	ldr	r3, [pc, #176]	; (8000778 <getNext+0x13c>)
 80006c6:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 80006ca:	3b01      	subs	r3, #1
 80006cc:	4a2c      	ldr	r2, [pc, #176]	; (8000780 <getNext+0x144>)
 80006ce:	6013      	str	r3, [r2, #0]
		new_state = array[countSend][1];
 80006d0:	4b28      	ldr	r3, [pc, #160]	; (8000774 <getNext+0x138>)
 80006d2:	881b      	ldrh	r3, [r3, #0]
 80006d4:	4a28      	ldr	r2, [pc, #160]	; (8000778 <getNext+0x13c>)
 80006d6:	00db      	lsls	r3, r3, #3
 80006d8:	4413      	add	r3, r2
 80006da:	685b      	ldr	r3, [r3, #4]
 80006dc:	4a27      	ldr	r2, [pc, #156]	; (800077c <getNext+0x140>)
 80006de:	6013      	str	r3, [r2, #0]
		new_prescale = 35U;
 80006e0:	4b29      	ldr	r3, [pc, #164]	; (8000788 <getNext+0x14c>)
 80006e2:	2223      	movs	r2, #35	; 0x23
 80006e4:	801a      	strh	r2, [r3, #0]
		Increment();
 80006e6:	f7ff ff93 	bl	8000610 <Increment>
}
 80006ea:	e041      	b.n	8000770 <getNext+0x134>
		if(!repeat){
 80006ec:	4b27      	ldr	r3, [pc, #156]	; (800078c <getNext+0x150>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	f083 0301 	eor.w	r3, r3, #1
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d01a      	beq.n	8000730 <getNext+0xf4>
			repeat = true;
 80006fa:	4b24      	ldr	r3, [pc, #144]	; (800078c <getNext+0x150>)
 80006fc:	2201      	movs	r2, #1
 80006fe:	701a      	strb	r2, [r3, #0]
			new_time = array[countSend][0]/0xFFFFU;
 8000700:	4b1c      	ldr	r3, [pc, #112]	; (8000774 <getNext+0x138>)
 8000702:	881b      	ldrh	r3, [r3, #0]
 8000704:	461a      	mov	r2, r3
 8000706:	4b1c      	ldr	r3, [pc, #112]	; (8000778 <getNext+0x13c>)
 8000708:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 800070c:	4a20      	ldr	r2, [pc, #128]	; (8000790 <getNext+0x154>)
 800070e:	fba2 2303 	umull	r2, r3, r2, r3
 8000712:	0bdb      	lsrs	r3, r3, #15
 8000714:	4a1a      	ldr	r2, [pc, #104]	; (8000780 <getNext+0x144>)
 8000716:	6013      	str	r3, [r2, #0]
			new_prescale = 71U;
 8000718:	4b1b      	ldr	r3, [pc, #108]	; (8000788 <getNext+0x14c>)
 800071a:	2247      	movs	r2, #71	; 0x47
 800071c:	801a      	strh	r2, [r3, #0]
			new_state = array[countSend][1];
 800071e:	4b15      	ldr	r3, [pc, #84]	; (8000774 <getNext+0x138>)
 8000720:	881b      	ldrh	r3, [r3, #0]
 8000722:	4a15      	ldr	r2, [pc, #84]	; (8000778 <getNext+0x13c>)
 8000724:	00db      	lsls	r3, r3, #3
 8000726:	4413      	add	r3, r2
 8000728:	685b      	ldr	r3, [r3, #4]
 800072a:	4a14      	ldr	r2, [pc, #80]	; (800077c <getNext+0x140>)
 800072c:	6013      	str	r3, [r2, #0]
}
 800072e:	e01f      	b.n	8000770 <getNext+0x134>
			repeat = false;
 8000730:	4b16      	ldr	r3, [pc, #88]	; (800078c <getNext+0x150>)
 8000732:	2200      	movs	r2, #0
 8000734:	701a      	strb	r2, [r3, #0]
			new_time = array[countSend][0]%0xFFFFU;
 8000736:	4b0f      	ldr	r3, [pc, #60]	; (8000774 <getNext+0x138>)
 8000738:	881b      	ldrh	r3, [r3, #0]
 800073a:	461a      	mov	r2, r3
 800073c:	4b0e      	ldr	r3, [pc, #56]	; (8000778 <getNext+0x13c>)
 800073e:	f853 1032 	ldr.w	r1, [r3, r2, lsl #3]
 8000742:	4b13      	ldr	r3, [pc, #76]	; (8000790 <getNext+0x154>)
 8000744:	fba3 2301 	umull	r2, r3, r3, r1
 8000748:	0bda      	lsrs	r2, r3, #15
 800074a:	4613      	mov	r3, r2
 800074c:	041b      	lsls	r3, r3, #16
 800074e:	1a9b      	subs	r3, r3, r2
 8000750:	1aca      	subs	r2, r1, r3
 8000752:	4b0b      	ldr	r3, [pc, #44]	; (8000780 <getNext+0x144>)
 8000754:	601a      	str	r2, [r3, #0]
			new_prescale = 71U;
 8000756:	4b0c      	ldr	r3, [pc, #48]	; (8000788 <getNext+0x14c>)
 8000758:	2247      	movs	r2, #71	; 0x47
 800075a:	801a      	strh	r2, [r3, #0]
			new_state = array[countSend][1];
 800075c:	4b05      	ldr	r3, [pc, #20]	; (8000774 <getNext+0x138>)
 800075e:	881b      	ldrh	r3, [r3, #0]
 8000760:	4a05      	ldr	r2, [pc, #20]	; (8000778 <getNext+0x13c>)
 8000762:	00db      	lsls	r3, r3, #3
 8000764:	4413      	add	r3, r2
 8000766:	685b      	ldr	r3, [r3, #4]
 8000768:	4a04      	ldr	r2, [pc, #16]	; (800077c <getNext+0x140>)
 800076a:	6013      	str	r3, [r2, #0]
			Increment();
 800076c:	f7ff ff50 	bl	8000610 <Increment>
}
 8000770:	bf00      	nop
 8000772:	bd80      	pop	{r7, pc}
 8000774:	20000032 	.word	0x20000032
 8000778:	20000000 	.word	0x20000000
 800077c:	2000003c 	.word	0x2000003c
 8000780:	20000038 	.word	0x20000038
 8000784:	20000042 	.word	0x20000042
 8000788:	20000040 	.word	0x20000040
 800078c:	20000030 	.word	0x20000030
 8000790:	80008001 	.word	0x80008001

08000794 <main>:
static void MX_TIM1_Init(void);
static void MX_TIM2_Init(void);
static void MX_NVIC_Init(void);

int main(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
 8000798:	2001      	movs	r0, #1
 800079a:	f7ff fe4d 	bl	8000438 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800079e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80007a2:	f7ff fe31 	bl	8000408 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007a6:	2003      	movs	r0, #3
 80007a8:	f7ff fcd0 	bl	800014c <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  LL_GPIO_AF_Remap_SWJ_NOJTAG();
 80007ac:	f7ff fefc 	bl	80005a8 <LL_GPIO_AF_Remap_SWJ_NOJTAG>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007b0:	f000 f824 	bl	80007fc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  Init();
 80007b4:	f7ff ff0c 	bl	80005d0 <Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007b8:	f000 f8e8 	bl	800098c <MX_GPIO_Init>
  MX_TIM1_Init();
 80007bc:	f000 f870 	bl	80008a0 <MX_TIM1_Init>
  MX_TIM2_Init();
 80007c0:	f000 f8a2 	bl	8000908 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80007c4:	f000 f858 	bl	8000878 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM1);
 80007c8:	4809      	ldr	r0, [pc, #36]	; (80007f0 <main+0x5c>)
 80007ca:	f7ff fe6d 	bl	80004a8 <LL_TIM_EnableCounter>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(processed){
 80007ce:	4b09      	ldr	r3, [pc, #36]	; (80007f4 <main+0x60>)
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d004      	beq.n	80007e0 <main+0x4c>
		  getNext();
 80007d6:	f7ff ff31 	bl	800063c <getNext>
		  processed = 0x00;
 80007da:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <main+0x60>)
 80007dc:	2200      	movs	r2, #0
 80007de:	701a      	strb	r2, [r3, #0]
	  }
	  GPIOC->ODR^=(1U<<13);
 80007e0:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <main+0x64>)
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	4a04      	ldr	r2, [pc, #16]	; (80007f8 <main+0x64>)
 80007e6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80007ea:	60d3      	str	r3, [r2, #12]
	  if(processed){
 80007ec:	e7ef      	b.n	80007ce <main+0x3a>
 80007ee:	bf00      	nop
 80007f0:	40012c00 	.word	0x40012c00
 80007f4:	20000034 	.word	0x20000034
 80007f8:	40011000 	.word	0x40011000

080007fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000800:	2002      	movs	r0, #2
 8000802:	f7ff fe31 	bl	8000468 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8000806:	bf00      	nop
 8000808:	f7ff fe42 	bl	8000490 <LL_FLASH_GetLatency>
 800080c:	4603      	mov	r3, r0
 800080e:	2b02      	cmp	r3, #2
 8000810:	d1fa      	bne.n	8000808 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSE_Enable();
 8000812:	f7ff fd45 	bl	80002a0 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8000816:	bf00      	nop
 8000818:	f7ff fd50 	bl	80002bc <LL_RCC_HSE_IsReady>
 800081c:	4603      	mov	r3, r0
 800081e:	2b01      	cmp	r3, #1
 8000820:	d1fa      	bne.n	8000818 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE_DIV_1, LL_RCC_PLL_MUL_9);
 8000822:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8000826:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800082a:	f7ff fdd5 	bl	80003d8 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 800082e:	f7ff fdb3 	bl	8000398 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000832:	bf00      	nop
 8000834:	f7ff fdbe 	bl	80003b4 <LL_RCC_PLL_IsReady>
 8000838:	4603      	mov	r3, r0
 800083a:	2b01      	cmp	r3, #1
 800083c:	d1fa      	bne.n	8000834 <SystemClock_Config+0x38>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800083e:	2000      	movs	r0, #0
 8000840:	f7ff fd6e 	bl	8000320 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8000844:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000848:	f7ff fd7e 	bl	8000348 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800084c:	2000      	movs	r0, #0
 800084e:	f7ff fd8f 	bl	8000370 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000852:	2002      	movs	r0, #2
 8000854:	f7ff fd44 	bl	80002e0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000858:	bf00      	nop
 800085a:	f7ff fd55 	bl	8000308 <LL_RCC_GetSysClkSource>
 800085e:	4603      	mov	r3, r0
 8000860:	2b08      	cmp	r3, #8
 8000862:	d1fa      	bne.n	800085a <SystemClock_Config+0x5e>
  {

  }
  LL_Init1msTick(72000000);
 8000864:	4803      	ldr	r0, [pc, #12]	; (8000874 <SystemClock_Config+0x78>)
 8000866:	f001 fa5f 	bl	8001d28 <LL_Init1msTick>
  LL_SetSystemCoreClock(72000000);
 800086a:	4802      	ldr	r0, [pc, #8]	; (8000874 <SystemClock_Config+0x78>)
 800086c:	f001 fa8c 	bl	8001d88 <LL_SetSystemCoreClock>
}
 8000870:	bf00      	nop
 8000872:	bd80      	pop	{r7, pc}
 8000874:	044aa200 	.word	0x044aa200

08000878 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* TIM1_UP_IRQn interrupt configuration */
  NVIC_SetPriority(TIM1_UP_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800087c:	f7ff fc8a 	bl	8000194 <__NVIC_GetPriorityGrouping>
 8000880:	4603      	mov	r3, r0
 8000882:	2200      	movs	r2, #0
 8000884:	2100      	movs	r1, #0
 8000886:	4618      	mov	r0, r3
 8000888:	f7ff fcd8 	bl	800023c <NVIC_EncodePriority>
 800088c:	4603      	mov	r3, r0
 800088e:	4619      	mov	r1, r3
 8000890:	2019      	movs	r0, #25
 8000892:	f7ff fca9 	bl	80001e8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000896:	2019      	movs	r0, #25
 8000898:	f7ff fc8a 	bl	80001b0 <__NVIC_EnableIRQ>
}
 800089c:	bf00      	nop
 800089e:	bd80      	pop	{r7, pc}

080008a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b086      	sub	sp, #24
 80008a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80008a6:	1d3b      	adds	r3, r7, #4
 80008a8:	2200      	movs	r2, #0
 80008aa:	601a      	str	r2, [r3, #0]
 80008ac:	605a      	str	r2, [r3, #4]
 80008ae:	609a      	str	r2, [r3, #8]
 80008b0:	60da      	str	r2, [r3, #12]
 80008b2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80008b4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80008b8:	f7ff fdbe 	bl	8000438 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 71;
 80008bc:	2347      	movs	r3, #71	; 0x47
 80008be:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80008c0:	2300      	movs	r3, #0
 80008c2:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 10;
 80008c4:	230a      	movs	r3, #10
 80008c6:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80008c8:	2300      	movs	r3, #0
 80008ca:	613b      	str	r3, [r7, #16]
  TIM_InitStruct.RepetitionCounter = 0;
 80008cc:	2300      	movs	r3, #0
 80008ce:	617b      	str	r3, [r7, #20]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 80008d0:	1d3b      	adds	r3, r7, #4
 80008d2:	4619      	mov	r1, r3
 80008d4:	480b      	ldr	r0, [pc, #44]	; (8000904 <MX_TIM1_Init+0x64>)
 80008d6:	f000 fc40 	bl	800115a <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM1);
 80008da:	480a      	ldr	r0, [pc, #40]	; (8000904 <MX_TIM1_Init+0x64>)
 80008dc:	f7ff fdf3 	bl	80004c6 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 80008e0:	2100      	movs	r1, #0
 80008e2:	4808      	ldr	r0, [pc, #32]	; (8000904 <MX_TIM1_Init+0x64>)
 80008e4:	f7ff fdfe 	bl	80004e4 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 80008e8:	2100      	movs	r1, #0
 80008ea:	4806      	ldr	r0, [pc, #24]	; (8000904 <MX_TIM1_Init+0x64>)
 80008ec:	f7ff fe0e 	bl	800050c <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 80008f0:	4804      	ldr	r0, [pc, #16]	; (8000904 <MX_TIM1_Init+0x64>)
 80008f2:	f7ff fe1d 	bl	8000530 <LL_TIM_DisableMasterSlaveMode>
  LL_TIM_EnableIT_UPDATE(TIM1);
 80008f6:	4803      	ldr	r0, [pc, #12]	; (8000904 <MX_TIM1_Init+0x64>)
 80008f8:	f7ff fe29 	bl	800054e <LL_TIM_EnableIT_UPDATE>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80008fc:	bf00      	nop
 80008fe:	3718      	adds	r7, #24
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	40012c00 	.word	0x40012c00

08000908 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800090e:	1d3b      	adds	r3, r7, #4
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]
 800091a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 800091c:	2001      	movs	r0, #1
 800091e:	f7ff fd73 	bl	8000408 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 8000922:	f7ff fc37 	bl	8000194 <__NVIC_GetPriorityGrouping>
 8000926:	4603      	mov	r3, r0
 8000928:	2200      	movs	r2, #0
 800092a:	2101      	movs	r1, #1
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff fc85 	bl	800023c <NVIC_EncodePriority>
 8000932:	4603      	mov	r3, r0
 8000934:	4619      	mov	r1, r3
 8000936:	201c      	movs	r0, #28
 8000938:	f7ff fc56 	bl	80001e8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 800093c:	201c      	movs	r0, #28
 800093e:	f7ff fc37 	bl	80001b0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 71;
 8000942:	2347      	movs	r3, #71	; 0x47
 8000944:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000946:	2300      	movs	r3, #0
 8000948:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 10000;
 800094a:	f242 7310 	movw	r3, #10000	; 0x2710
 800094e:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000950:	2300      	movs	r3, #0
 8000952:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8000954:	1d3b      	adds	r3, r7, #4
 8000956:	4619      	mov	r1, r3
 8000958:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800095c:	f000 fbfd 	bl	800115a <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 8000960:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000964:	f7ff fdaf 	bl	80004c6 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000968:	2100      	movs	r1, #0
 800096a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800096e:	f7ff fdb9 	bl	80004e4 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8000972:	2100      	movs	r1, #0
 8000974:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000978:	f7ff fdc8 	bl	800050c <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 800097c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000980:	f7ff fdd6 	bl	8000530 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000984:	bf00      	nop
 8000986:	3718      	adds	r7, #24
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}

0800098c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000992:	1d3b      	adds	r3, r7, #4
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
 8000998:	605a      	str	r2, [r3, #4]
 800099a:	609a      	str	r2, [r3, #8]
 800099c:	60da      	str	r2, [r3, #12]
 800099e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 80009a0:	2010      	movs	r0, #16
 80009a2:	f7ff fd49 	bl	8000438 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 80009a6:	2020      	movs	r0, #32
 80009a8:	f7ff fd46 	bl	8000438 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 80009ac:	2004      	movs	r0, #4
 80009ae:	f7ff fd43 	bl	8000438 <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(Led_GPIO_Port, Led_Pin);
 80009b2:	4913      	ldr	r1, [pc, #76]	; (8000a00 <MX_GPIO_Init+0x74>)
 80009b4:	4813      	ldr	r0, [pc, #76]	; (8000a04 <MX_GPIO_Init+0x78>)
 80009b6:	f7ff fde8 	bl	800058a <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(Out_GPIO_Port, Out_Pin);
 80009ba:	4913      	ldr	r1, [pc, #76]	; (8000a08 <MX_GPIO_Init+0x7c>)
 80009bc:	4813      	ldr	r0, [pc, #76]	; (8000a0c <MX_GPIO_Init+0x80>)
 80009be:	f7ff fdd5 	bl	800056c <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = Led_Pin;
 80009c2:	4b0f      	ldr	r3, [pc, #60]	; (8000a00 <MX_GPIO_Init+0x74>)
 80009c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80009c6:	2301      	movs	r3, #1
 80009c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80009ca:	2302      	movs	r3, #2
 80009cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 80009d2:	1d3b      	adds	r3, r7, #4
 80009d4:	4619      	mov	r1, r3
 80009d6:	480b      	ldr	r0, [pc, #44]	; (8000a04 <MX_GPIO_Init+0x78>)
 80009d8:	f000 fa24 	bl	8000e24 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Out_Pin;
 80009dc:	4b0a      	ldr	r3, [pc, #40]	; (8000a08 <MX_GPIO_Init+0x7c>)
 80009de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80009e0:	2301      	movs	r3, #1
 80009e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80009e4:	2303      	movs	r3, #3
 80009e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80009e8:	2300      	movs	r3, #0
 80009ea:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(Out_GPIO_Port, &GPIO_InitStruct);
 80009ec:	1d3b      	adds	r3, r7, #4
 80009ee:	4619      	mov	r1, r3
 80009f0:	4806      	ldr	r0, [pc, #24]	; (8000a0c <MX_GPIO_Init+0x80>)
 80009f2:	f000 fa17 	bl	8000e24 <LL_GPIO_Init>

}
 80009f6:	bf00      	nop
 80009f8:	3718      	adds	r7, #24
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	04200020 	.word	0x04200020
 8000a04:	40011000 	.word	0x40011000
 8000a08:	04010001 	.word	0x04010001
 8000a0c:	40010800 	.word	0x40010800

08000a10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a14:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a16:	e7fe      	b.n	8000a16 <Error_Handler+0x6>

08000a18 <LL_TIM_ClearFlag_UPDATE>:
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	f06f 0201 	mvn.w	r2, #1
 8000a26:	611a      	str	r2, [r3, #16]
}
 8000a28:	bf00      	nop
 8000a2a:	370c      	adds	r7, #12
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bc80      	pop	{r7}
 8000a30:	4770      	bx	lr

08000a32 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a32:	b480      	push	{r7}
 8000a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8000a36:	e7fe      	b.n	8000a36 <NMI_Handler+0x4>

08000a38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a3c:	e7fe      	b.n	8000a3c <HardFault_Handler+0x4>

08000a3e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a42:	e7fe      	b.n	8000a42 <MemManage_Handler+0x4>

08000a44 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a48:	e7fe      	b.n	8000a48 <BusFault_Handler+0x4>

08000a4a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a4a:	b480      	push	{r7}
 8000a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a4e:	e7fe      	b.n	8000a4e <UsageFault_Handler+0x4>

08000a50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bc80      	pop	{r7}
 8000a5a:	4770      	bx	lr

08000a5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a60:	bf00      	nop
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bc80      	pop	{r7}
 8000a66:	4770      	bx	lr

08000a68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bc80      	pop	{r7}
 8000a72:	4770      	bx	lr

08000a74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a78:	bf00      	nop
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bc80      	pop	{r7}
 8000a7e:	4770      	bx	lr

08000a80 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
	if(new_state == 0x01U){/*set new state*/
 8000a84:	4b0f      	ldr	r3, [pc, #60]	; (8000ac4 <TIM1_UP_IRQHandler+0x44>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	2b01      	cmp	r3, #1
 8000a8a:	d104      	bne.n	8000a96 <TIM1_UP_IRQHandler+0x16>
		GPIOA->ODR = (1U<<8);
 8000a8c:	4b0e      	ldr	r3, [pc, #56]	; (8000ac8 <TIM1_UP_IRQHandler+0x48>)
 8000a8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a92:	60da      	str	r2, [r3, #12]
 8000a94:	e002      	b.n	8000a9c <TIM1_UP_IRQHandler+0x1c>
	}
	else{
		GPIOA->ODR = 0x00U;
 8000a96:	4b0c      	ldr	r3, [pc, #48]	; (8000ac8 <TIM1_UP_IRQHandler+0x48>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	60da      	str	r2, [r3, #12]
	}
	TIM1->ARR = new_time;
 8000a9c:	4a0b      	ldr	r2, [pc, #44]	; (8000acc <TIM1_UP_IRQHandler+0x4c>)
 8000a9e:	4b0c      	ldr	r3, [pc, #48]	; (8000ad0 <TIM1_UP_IRQHandler+0x50>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	62d3      	str	r3, [r2, #44]	; 0x2c
	TIM1->RCR = new_repeat;
 8000aa4:	4b0b      	ldr	r3, [pc, #44]	; (8000ad4 <TIM1_UP_IRQHandler+0x54>)
 8000aa6:	881a      	ldrh	r2, [r3, #0]
 8000aa8:	4b08      	ldr	r3, [pc, #32]	; (8000acc <TIM1_UP_IRQHandler+0x4c>)
 8000aaa:	631a      	str	r2, [r3, #48]	; 0x30
	TIM1->PSC = new_prescale;
 8000aac:	4b0a      	ldr	r3, [pc, #40]	; (8000ad8 <TIM1_UP_IRQHandler+0x58>)
 8000aae:	881a      	ldrh	r2, [r3, #0]
 8000ab0:	4b06      	ldr	r3, [pc, #24]	; (8000acc <TIM1_UP_IRQHandler+0x4c>)
 8000ab2:	629a      	str	r2, [r3, #40]	; 0x28
	processed = true;
 8000ab4:	4b09      	ldr	r3, [pc, #36]	; (8000adc <TIM1_UP_IRQHandler+0x5c>)
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	701a      	strb	r2, [r3, #0]
	LL_TIM_ClearFlag_UPDATE(TIM1);
 8000aba:	4804      	ldr	r0, [pc, #16]	; (8000acc <TIM1_UP_IRQHandler+0x4c>)
 8000abc:	f7ff ffac 	bl	8000a18 <LL_TIM_ClearFlag_UPDATE>
}
 8000ac0:	bf00      	nop
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	2000003c 	.word	0x2000003c
 8000ac8:	40010800 	.word	0x40010800
 8000acc:	40012c00 	.word	0x40012c00
 8000ad0:	20000038 	.word	0x20000038
 8000ad4:	20000042 	.word	0x20000042
 8000ad8:	20000040 	.word	0x20000040
 8000adc:	20000034 	.word	0x20000034

08000ae0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
/*NOTE: ADD INDICATE WORKING*/
}
 8000ae4:	bf00      	nop
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bc80      	pop	{r7}
 8000aea:	4770      	bx	lr

08000aec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000af0:	bf00      	nop
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bc80      	pop	{r7}
 8000af6:	4770      	bx	lr

08000af8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b085      	sub	sp, #20
 8000afc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
 8000afe:	2300      	movs	r3, #0
 8000b00:	60fb      	str	r3, [r7, #12]
 8000b02:	2300      	movs	r3, #0
 8000b04:	60bb      	str	r3, [r7, #8]
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0U;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000b0a:	4b2c      	ldr	r3, [pc, #176]	; (8000bbc <SystemCoreClockUpdate+0xc4>)
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	f003 030c 	and.w	r3, r3, #12
 8000b12:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	2b04      	cmp	r3, #4
 8000b18:	d007      	beq.n	8000b2a <SystemCoreClockUpdate+0x32>
 8000b1a:	2b08      	cmp	r3, #8
 8000b1c:	d009      	beq.n	8000b32 <SystemCoreClockUpdate+0x3a>
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d133      	bne.n	8000b8a <SystemCoreClockUpdate+0x92>
  {
    case 0x00U:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8000b22:	4b27      	ldr	r3, [pc, #156]	; (8000bc0 <SystemCoreClockUpdate+0xc8>)
 8000b24:	4a27      	ldr	r2, [pc, #156]	; (8000bc4 <SystemCoreClockUpdate+0xcc>)
 8000b26:	601a      	str	r2, [r3, #0]
      break;
 8000b28:	e033      	b.n	8000b92 <SystemCoreClockUpdate+0x9a>
    case 0x04U:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8000b2a:	4b25      	ldr	r3, [pc, #148]	; (8000bc0 <SystemCoreClockUpdate+0xc8>)
 8000b2c:	4a25      	ldr	r2, [pc, #148]	; (8000bc4 <SystemCoreClockUpdate+0xcc>)
 8000b2e:	601a      	str	r2, [r3, #0]
      break;
 8000b30:	e02f      	b.n	8000b92 <SystemCoreClockUpdate+0x9a>
    case 0x08U:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000b32:	4b22      	ldr	r3, [pc, #136]	; (8000bbc <SystemCoreClockUpdate+0xc4>)
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000b3a:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000b3c:	4b1f      	ldr	r3, [pc, #124]	; (8000bbc <SystemCoreClockUpdate+0xc4>)
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b44:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18U) + 2U;
 8000b46:	68bb      	ldr	r3, [r7, #8]
 8000b48:	0c9b      	lsrs	r3, r3, #18
 8000b4a:	3302      	adds	r3, #2
 8000b4c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00U)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d106      	bne.n	8000b62 <SystemCoreClockUpdate+0x6a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	4a1c      	ldr	r2, [pc, #112]	; (8000bc8 <SystemCoreClockUpdate+0xd0>)
 8000b58:	fb02 f303 	mul.w	r3, r2, r3
 8000b5c:	4a18      	ldr	r2, [pc, #96]	; (8000bc0 <SystemCoreClockUpdate+0xc8>)
 8000b5e:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8000b60:	e017      	b.n	8000b92 <SystemCoreClockUpdate+0x9a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8000b62:	4b16      	ldr	r3, [pc, #88]	; (8000bbc <SystemCoreClockUpdate+0xc4>)
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d006      	beq.n	8000b7c <SystemCoreClockUpdate+0x84>
          SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	4a15      	ldr	r2, [pc, #84]	; (8000bc8 <SystemCoreClockUpdate+0xd0>)
 8000b72:	fb02 f303 	mul.w	r3, r2, r3
 8000b76:	4a12      	ldr	r2, [pc, #72]	; (8000bc0 <SystemCoreClockUpdate+0xc8>)
 8000b78:	6013      	str	r3, [r2, #0]
      break;
 8000b7a:	e00a      	b.n	8000b92 <SystemCoreClockUpdate+0x9a>
          SystemCoreClock = HSE_VALUE * pllmull;
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	4a11      	ldr	r2, [pc, #68]	; (8000bc4 <SystemCoreClockUpdate+0xcc>)
 8000b80:	fb02 f303 	mul.w	r3, r2, r3
 8000b84:	4a0e      	ldr	r2, [pc, #56]	; (8000bc0 <SystemCoreClockUpdate+0xc8>)
 8000b86:	6013      	str	r3, [r2, #0]
      break;
 8000b88:	e003      	b.n	8000b92 <SystemCoreClockUpdate+0x9a>

    default:
      SystemCoreClock = HSI_VALUE;
 8000b8a:	4b0d      	ldr	r3, [pc, #52]	; (8000bc0 <SystemCoreClockUpdate+0xc8>)
 8000b8c:	4a0d      	ldr	r2, [pc, #52]	; (8000bc4 <SystemCoreClockUpdate+0xcc>)
 8000b8e:	601a      	str	r2, [r3, #0]
      break;
 8000b90:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8000b92:	4b0a      	ldr	r3, [pc, #40]	; (8000bbc <SystemCoreClockUpdate+0xc4>)
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	091b      	lsrs	r3, r3, #4
 8000b98:	f003 030f 	and.w	r3, r3, #15
 8000b9c:	4a0b      	ldr	r2, [pc, #44]	; (8000bcc <SystemCoreClockUpdate+0xd4>)
 8000b9e:	5cd3      	ldrb	r3, [r2, r3]
 8000ba0:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8000ba2:	4b07      	ldr	r3, [pc, #28]	; (8000bc0 <SystemCoreClockUpdate+0xc8>)
 8000ba4:	681a      	ldr	r2, [r3, #0]
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	fa22 f303 	lsr.w	r3, r2, r3
 8000bac:	4a04      	ldr	r2, [pc, #16]	; (8000bc0 <SystemCoreClockUpdate+0xc8>)
 8000bae:	6013      	str	r3, [r2, #0]
}
 8000bb0:	bf00      	nop
 8000bb2:	3714      	adds	r7, #20
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bc80      	pop	{r7}
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	40021000 	.word	0x40021000
 8000bc0:	20000010 	.word	0x20000010
 8000bc4:	007a1200 	.word	0x007a1200
 8000bc8:	003d0900 	.word	0x003d0900
 8000bcc:	080020f0 	.word	0x080020f0

08000bd0 <LL_GPIO_SetPinMode>:
{
 8000bd0:	b490      	push	{r4, r7}
 8000bd2:	b088      	sub	sp, #32
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	60b9      	str	r1, [r7, #8]
 8000bda:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	461a      	mov	r2, r3
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	0e1b      	lsrs	r3, r3, #24
 8000be4:	4413      	add	r3, r2
 8000be6:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8000be8:	6822      	ldr	r2, [r4, #0]
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	fa93 f3a3 	rbit	r3, r3
 8000bf4:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000bf6:	693b      	ldr	r3, [r7, #16]
 8000bf8:	fab3 f383 	clz	r3, r3
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	009b      	lsls	r3, r3, #2
 8000c00:	210f      	movs	r1, #15
 8000c02:	fa01 f303 	lsl.w	r3, r1, r3
 8000c06:	43db      	mvns	r3, r3
 8000c08:	401a      	ands	r2, r3
 8000c0a:	68bb      	ldr	r3, [r7, #8]
 8000c0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c0e:	69fb      	ldr	r3, [r7, #28]
 8000c10:	fa93 f3a3 	rbit	r3, r3
 8000c14:	61bb      	str	r3, [r7, #24]
  return result;
 8000c16:	69bb      	ldr	r3, [r7, #24]
 8000c18:	fab3 f383 	clz	r3, r3
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	009b      	lsls	r3, r3, #2
 8000c20:	6879      	ldr	r1, [r7, #4]
 8000c22:	fa01 f303 	lsl.w	r3, r1, r3
 8000c26:	4313      	orrs	r3, r2
 8000c28:	6023      	str	r3, [r4, #0]
}
 8000c2a:	bf00      	nop
 8000c2c:	3720      	adds	r7, #32
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc90      	pop	{r4, r7}
 8000c32:	4770      	bx	lr

08000c34 <LL_GPIO_SetPinSpeed>:
{
 8000c34:	b490      	push	{r4, r7}
 8000c36:	b088      	sub	sp, #32
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	60f8      	str	r0, [r7, #12]
 8000c3c:	60b9      	str	r1, [r7, #8]
 8000c3e:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	461a      	mov	r2, r3
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	0e1b      	lsrs	r3, r3, #24
 8000c48:	4413      	add	r3, r2
 8000c4a:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8000c4c:	6822      	ldr	r2, [r4, #0]
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	fa93 f3a3 	rbit	r3, r3
 8000c58:	613b      	str	r3, [r7, #16]
  return result;
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	fab3 f383 	clz	r3, r3
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	2103      	movs	r1, #3
 8000c66:	fa01 f303 	lsl.w	r3, r1, r3
 8000c6a:	43db      	mvns	r3, r3
 8000c6c:	401a      	ands	r2, r3
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c72:	69fb      	ldr	r3, [r7, #28]
 8000c74:	fa93 f3a3 	rbit	r3, r3
 8000c78:	61bb      	str	r3, [r7, #24]
  return result;
 8000c7a:	69bb      	ldr	r3, [r7, #24]
 8000c7c:	fab3 f383 	clz	r3, r3
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	6879      	ldr	r1, [r7, #4]
 8000c86:	fa01 f303 	lsl.w	r3, r1, r3
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	6023      	str	r3, [r4, #0]
}
 8000c8e:	bf00      	nop
 8000c90:	3720      	adds	r7, #32
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bc90      	pop	{r4, r7}
 8000c96:	4770      	bx	lr

08000c98 <LL_GPIO_SetPinOutputType>:
{
 8000c98:	b490      	push	{r4, r7}
 8000c9a:	b088      	sub	sp, #32
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	60f8      	str	r0, [r7, #12]
 8000ca0:	60b9      	str	r1, [r7, #8]
 8000ca2:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	0e1b      	lsrs	r3, r3, #24
 8000cac:	4413      	add	r3, r2
 8000cae:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8000cb0:	6822      	ldr	r2, [r4, #0]
 8000cb2:	68bb      	ldr	r3, [r7, #8]
 8000cb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	fa93 f3a3 	rbit	r3, r3
 8000cbc:	613b      	str	r3, [r7, #16]
  return result;
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	fab3 f383 	clz	r3, r3
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	2104      	movs	r1, #4
 8000cca:	fa01 f303 	lsl.w	r3, r1, r3
 8000cce:	43db      	mvns	r3, r3
 8000cd0:	401a      	ands	r2, r3
 8000cd2:	68bb      	ldr	r3, [r7, #8]
 8000cd4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	fa93 f3a3 	rbit	r3, r3
 8000cdc:	61bb      	str	r3, [r7, #24]
  return result;
 8000cde:	69bb      	ldr	r3, [r7, #24]
 8000ce0:	fab3 f383 	clz	r3, r3
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	6879      	ldr	r1, [r7, #4]
 8000cea:	fa01 f303 	lsl.w	r3, r1, r3
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	6023      	str	r3, [r4, #0]
}
 8000cf2:	bf00      	nop
 8000cf4:	3720      	adds	r7, #32
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bc90      	pop	{r4, r7}
 8000cfa:	4770      	bx	lr

08000cfc <LL_GPIO_SetPinPull>:
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b087      	sub	sp, #28
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	60b9      	str	r1, [r7, #8]
 8000d06:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	68da      	ldr	r2, [r3, #12]
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	0a1b      	lsrs	r3, r3, #8
 8000d10:	43db      	mvns	r3, r3
 8000d12:	401a      	ands	r2, r3
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	0a1b      	lsrs	r3, r3, #8
 8000d18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	fa93 f3a3 	rbit	r3, r3
 8000d20:	613b      	str	r3, [r7, #16]
  return result;
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	fab3 f383 	clz	r3, r3
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	408b      	lsls	r3, r1
 8000d30:	431a      	orrs	r2, r3
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	60da      	str	r2, [r3, #12]
}
 8000d36:	bf00      	nop
 8000d38:	371c      	adds	r7, #28
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bc80      	pop	{r7}
 8000d3e:	4770      	bx	lr

08000d40 <LL_APB2_GRP1_ForceReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8000d48:	4b05      	ldr	r3, [pc, #20]	; (8000d60 <LL_APB2_GRP1_ForceReset+0x20>)
 8000d4a:	68da      	ldr	r2, [r3, #12]
 8000d4c:	4904      	ldr	r1, [pc, #16]	; (8000d60 <LL_APB2_GRP1_ForceReset+0x20>)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	60cb      	str	r3, [r1, #12]
}
 8000d54:	bf00      	nop
 8000d56:	370c      	adds	r7, #12
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bc80      	pop	{r7}
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	40021000 	.word	0x40021000

08000d64 <LL_APB2_GRP1_ReleaseReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b083      	sub	sp, #12
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8000d6c:	4b05      	ldr	r3, [pc, #20]	; (8000d84 <LL_APB2_GRP1_ReleaseReset+0x20>)
 8000d6e:	68da      	ldr	r2, [r3, #12]
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	43db      	mvns	r3, r3
 8000d74:	4903      	ldr	r1, [pc, #12]	; (8000d84 <LL_APB2_GRP1_ReleaseReset+0x20>)
 8000d76:	4013      	ands	r3, r2
 8000d78:	60cb      	str	r3, [r1, #12]
}
 8000d7a:	bf00      	nop
 8000d7c:	370c      	adds	r7, #12
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bc80      	pop	{r7}
 8000d82:	4770      	bx	lr
 8000d84:	40021000 	.word	0x40021000

08000d88 <LL_GPIO_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are de-initialized
  *          - ERROR:   Wrong GPIO Port
  */
ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8000d90:	2300      	movs	r3, #0
 8000d92:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Force and Release reset on clock of GPIOx Port */
  if (GPIOx == GPIOA)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4a1e      	ldr	r2, [pc, #120]	; (8000e10 <LL_GPIO_DeInit+0x88>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d106      	bne.n	8000daa <LL_GPIO_DeInit+0x22>
  {
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_GPIOA);
 8000d9c:	2004      	movs	r0, #4
 8000d9e:	f7ff ffcf 	bl	8000d40 <LL_APB2_GRP1_ForceReset>
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_GPIOA);
 8000da2:	2004      	movs	r0, #4
 8000da4:	f7ff ffde 	bl	8000d64 <LL_APB2_GRP1_ReleaseReset>
 8000da8:	e02d      	b.n	8000e06 <LL_GPIO_DeInit+0x7e>
  }
  else if (GPIOx == GPIOB)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4a19      	ldr	r2, [pc, #100]	; (8000e14 <LL_GPIO_DeInit+0x8c>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d106      	bne.n	8000dc0 <LL_GPIO_DeInit+0x38>
  {
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_GPIOB);
 8000db2:	2008      	movs	r0, #8
 8000db4:	f7ff ffc4 	bl	8000d40 <LL_APB2_GRP1_ForceReset>
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_GPIOB);
 8000db8:	2008      	movs	r0, #8
 8000dba:	f7ff ffd3 	bl	8000d64 <LL_APB2_GRP1_ReleaseReset>
 8000dbe:	e022      	b.n	8000e06 <LL_GPIO_DeInit+0x7e>
  }
  else if (GPIOx == GPIOC)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4a15      	ldr	r2, [pc, #84]	; (8000e18 <LL_GPIO_DeInit+0x90>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d106      	bne.n	8000dd6 <LL_GPIO_DeInit+0x4e>
  {
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_GPIOC);
 8000dc8:	2010      	movs	r0, #16
 8000dca:	f7ff ffb9 	bl	8000d40 <LL_APB2_GRP1_ForceReset>
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_GPIOC);
 8000dce:	2010      	movs	r0, #16
 8000dd0:	f7ff ffc8 	bl	8000d64 <LL_APB2_GRP1_ReleaseReset>
 8000dd4:	e017      	b.n	8000e06 <LL_GPIO_DeInit+0x7e>
  }
  else if (GPIOx == GPIOD)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4a10      	ldr	r2, [pc, #64]	; (8000e1c <LL_GPIO_DeInit+0x94>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d106      	bne.n	8000dec <LL_GPIO_DeInit+0x64>
  {
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_GPIOD);
 8000dde:	2020      	movs	r0, #32
 8000de0:	f7ff ffae 	bl	8000d40 <LL_APB2_GRP1_ForceReset>
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_GPIOD);
 8000de4:	2020      	movs	r0, #32
 8000de6:	f7ff ffbd 	bl	8000d64 <LL_APB2_GRP1_ReleaseReset>
 8000dea:	e00c      	b.n	8000e06 <LL_GPIO_DeInit+0x7e>
  }
#if defined(GPIOE)
  else if (GPIOx == GPIOE)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4a0c      	ldr	r2, [pc, #48]	; (8000e20 <LL_GPIO_DeInit+0x98>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d106      	bne.n	8000e02 <LL_GPIO_DeInit+0x7a>
  {
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_GPIOE);
 8000df4:	2040      	movs	r0, #64	; 0x40
 8000df6:	f7ff ffa3 	bl	8000d40 <LL_APB2_GRP1_ForceReset>
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_GPIOE);
 8000dfa:	2040      	movs	r0, #64	; 0x40
 8000dfc:	f7ff ffb2 	bl	8000d64 <LL_APB2_GRP1_ReleaseReset>
 8000e00:	e001      	b.n	8000e06 <LL_GPIO_DeInit+0x7e>
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_GPIOG);
  }
#endif
  else
  {
    status = ERROR;
 8000e02:	2301      	movs	r3, #1
 8000e04:	73fb      	strb	r3, [r7, #15]
  }

  return (status);
 8000e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	3710      	adds	r7, #16
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	40010800 	.word	0x40010800
 8000e14:	40010c00 	.word	0x40010c00
 8000e18:	40011000 	.word	0x40011000
 8000e1c:	40011400 	.word	0x40011400
 8000e20:	40011800 	.word	0x40011800

08000e24 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b088      	sub	sp, #32
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	021b      	lsls	r3, r3, #8
 8000e34:	0c1b      	lsrs	r3, r3, #16
 8000e36:	617b      	str	r3, [r7, #20]
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	fa93 f3a3 	rbit	r3, r3
 8000e42:	60fb      	str	r3, [r7, #12]
  return result;
 8000e44:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8000e46:	fab3 f383 	clz	r3, r3
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 8000e4e:	e040      	b.n	8000ed2 <LL_GPIO_Init+0xae>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 8000e50:	2201      	movs	r2, #1
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	409a      	lsls	r2, r3
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	4013      	ands	r3, r2
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d036      	beq.n	8000ecc <LL_GPIO_Init+0xa8>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	2b07      	cmp	r3, #7
 8000e62:	d806      	bhi.n	8000e72 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 8000e64:	f240 1201 	movw	r2, #257	; 0x101
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	61bb      	str	r3, [r7, #24]
 8000e70:	e008      	b.n	8000e84 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	3b08      	subs	r3, #8
 8000e76:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000e82:	61bb      	str	r3, [r7, #24]
      /* Check Pin Mode and Pin Pull parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

      /* Pull-up Pull-down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	691b      	ldr	r3, [r3, #16]
 8000e88:	461a      	mov	r2, r3
 8000e8a:	69b9      	ldr	r1, [r7, #24]
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f7ff ff35 	bl	8000cfc <LL_GPIO_SetPinPull>

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	461a      	mov	r2, r3
 8000e98:	69b9      	ldr	r1, [r7, #24]
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f7ff fe98 	bl	8000bd0 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d003      	beq.n	8000eb0 <LL_GPIO_Init+0x8c>
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	2b09      	cmp	r3, #9
 8000eae:	d10d      	bne.n	8000ecc <LL_GPIO_Init+0xa8>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	689b      	ldr	r3, [r3, #8]
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	69b9      	ldr	r1, [r7, #24]
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f7ff febb 	bl	8000c34 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	68db      	ldr	r3, [r3, #12]
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	69b9      	ldr	r1, [r7, #24]
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	f7ff fee6 	bl	8000c98 <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8000ecc:	69fb      	ldr	r3, [r7, #28]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 8000ed2:	697a      	ldr	r2, [r7, #20]
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	fa22 f303 	lsr.w	r3, r2, r3
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d1b8      	bne.n	8000e50 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8000ede:	2300      	movs	r3, #0
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3720      	adds	r7, #32
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <LL_GPIO_StructInit>:
  *                          whose fields will be set to default values.
  * @retval None
  */

void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->Pin        = LL_GPIO_PIN_ALL;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	f06f 427b 	mvn.w	r2, #4211081216	; 0xfb000000
 8000ef6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->Mode       = LL_GPIO_MODE_FLOATING;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2204      	movs	r2, #4
 8000efc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct->Speed      = LL_GPIO_SPEED_FREQ_LOW;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2202      	movs	r2, #2
 8000f02:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct->OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2204      	movs	r2, #4
 8000f08:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct->Pull       = LL_GPIO_PULL_DOWN;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	611a      	str	r2, [r3, #16]
}
 8000f10:	bf00      	nop
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bc80      	pop	{r7}
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <LL_TIM_SetPrescaler>:
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	683a      	ldr	r2, [r7, #0]
 8000f2a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f2c:	bf00      	nop
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bc80      	pop	{r7}
 8000f34:	4770      	bx	lr

08000f36 <LL_TIM_SetAutoReload>:
{
 8000f36:	b480      	push	{r7}
 8000f38:	b083      	sub	sp, #12
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
 8000f3e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	683a      	ldr	r2, [r7, #0]
 8000f44:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000f46:	bf00      	nop
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr

08000f50 <LL_TIM_SetRepetitionCounter>:
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	683a      	ldr	r2, [r7, #0]
 8000f5e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000f60:	bf00      	nop
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bc80      	pop	{r7}
 8000f68:	4770      	bx	lr

08000f6a <LL_TIM_OC_SetCompareCH1>:
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	b083      	sub	sp, #12
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
 8000f72:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	683a      	ldr	r2, [r7, #0]
 8000f78:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000f7a:	bf00      	nop
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr

08000f84 <LL_TIM_OC_SetCompareCH2>:
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	683a      	ldr	r2, [r7, #0]
 8000f92:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bc80      	pop	{r7}
 8000f9c:	4770      	bx	lr

08000f9e <LL_TIM_OC_SetCompareCH3>:
{
 8000f9e:	b480      	push	{r7}
 8000fa0:	b083      	sub	sp, #12
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
 8000fa6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	683a      	ldr	r2, [r7, #0]
 8000fac:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000fae:	bf00      	nop
 8000fb0:	370c      	adds	r7, #12
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bc80      	pop	{r7}
 8000fb6:	4770      	bx	lr

08000fb8 <LL_TIM_OC_SetCompareCH4>:
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	683a      	ldr	r2, [r7, #0]
 8000fc6:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000fc8:	bf00      	nop
 8000fca:	370c      	adds	r7, #12
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bc80      	pop	{r7}
 8000fd0:	4770      	bx	lr

08000fd2 <LL_TIM_SetEncoderMode>:
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	b083      	sub	sp, #12
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
 8000fda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	689b      	ldr	r3, [r3, #8]
 8000fe0:	f023 0207 	bic.w	r2, r3, #7
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	431a      	orrs	r2, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	609a      	str	r2, [r3, #8]
}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr

08000ff6 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	f043 0201 	orr.w	r2, r3, #1
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	615a      	str	r2, [r3, #20]
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	bc80      	pop	{r7}
 8001012:	4770      	bx	lr

08001014 <LL_APB1_GRP1_ForceReset>:
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR, Periphs);
 800101c:	4b05      	ldr	r3, [pc, #20]	; (8001034 <LL_APB1_GRP1_ForceReset+0x20>)
 800101e:	691a      	ldr	r2, [r3, #16]
 8001020:	4904      	ldr	r1, [pc, #16]	; (8001034 <LL_APB1_GRP1_ForceReset+0x20>)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4313      	orrs	r3, r2
 8001026:	610b      	str	r3, [r1, #16]
}
 8001028:	bf00      	nop
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	bc80      	pop	{r7}
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	40021000 	.word	0x40021000

08001038 <LL_APB1_GRP1_ReleaseReset>:
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR, Periphs);
 8001040:	4b05      	ldr	r3, [pc, #20]	; (8001058 <LL_APB1_GRP1_ReleaseReset+0x20>)
 8001042:	691a      	ldr	r2, [r3, #16]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	43db      	mvns	r3, r3
 8001048:	4903      	ldr	r1, [pc, #12]	; (8001058 <LL_APB1_GRP1_ReleaseReset+0x20>)
 800104a:	4013      	ands	r3, r2
 800104c:	610b      	str	r3, [r1, #16]
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr
 8001058:	40021000 	.word	0x40021000

0800105c <LL_APB2_GRP1_ForceReset>:
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8001064:	4b05      	ldr	r3, [pc, #20]	; (800107c <LL_APB2_GRP1_ForceReset+0x20>)
 8001066:	68da      	ldr	r2, [r3, #12]
 8001068:	4904      	ldr	r1, [pc, #16]	; (800107c <LL_APB2_GRP1_ForceReset+0x20>)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4313      	orrs	r3, r2
 800106e:	60cb      	str	r3, [r1, #12]
}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	bc80      	pop	{r7}
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	40021000 	.word	0x40021000

08001080 <LL_APB2_GRP1_ReleaseReset>:
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8001088:	4b05      	ldr	r3, [pc, #20]	; (80010a0 <LL_APB2_GRP1_ReleaseReset+0x20>)
 800108a:	68da      	ldr	r2, [r3, #12]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	43db      	mvns	r3, r3
 8001090:	4903      	ldr	r1, [pc, #12]	; (80010a0 <LL_APB2_GRP1_ReleaseReset+0x20>)
 8001092:	4013      	ands	r3, r2
 8001094:	60cb      	str	r3, [r1, #12]
}
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	bc80      	pop	{r7}
 800109e:	4770      	bx	lr
 80010a0:	40021000 	.word	0x40021000

080010a4 <LL_TIM_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: invalid TIMx instance
  */
ErrorStatus LL_TIM_DeInit(TIM_TypeDef *TIMx)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  ErrorStatus result = SUCCESS;
 80010ac:	2300      	movs	r3, #0
 80010ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));

  if (TIMx == TIM2)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010b6:	d106      	bne.n	80010c6 <LL_TIM_DeInit+0x22>
  {
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM2);
 80010b8:	2001      	movs	r0, #1
 80010ba:	f7ff ffab 	bl	8001014 <LL_APB1_GRP1_ForceReset>
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM2);
 80010be:	2001      	movs	r0, #1
 80010c0:	f7ff ffba 	bl	8001038 <LL_APB1_GRP1_ReleaseReset>
 80010c4:	e024      	b.n	8001110 <LL_TIM_DeInit+0x6c>
  }
#if defined(TIM1)
  else if (TIMx == TIM1)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a14      	ldr	r2, [pc, #80]	; (800111c <LL_TIM_DeInit+0x78>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d108      	bne.n	80010e0 <LL_TIM_DeInit+0x3c>
  {
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM1);
 80010ce:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80010d2:	f7ff ffc3 	bl	800105c <LL_APB2_GRP1_ForceReset>
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM1);
 80010d6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80010da:	f7ff ffd1 	bl	8001080 <LL_APB2_GRP1_ReleaseReset>
 80010de:	e017      	b.n	8001110 <LL_TIM_DeInit+0x6c>
  }
#endif
#if defined(TIM3)
  else if (TIMx == TIM3)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a0f      	ldr	r2, [pc, #60]	; (8001120 <LL_TIM_DeInit+0x7c>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d106      	bne.n	80010f6 <LL_TIM_DeInit+0x52>
  {
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM3);
 80010e8:	2002      	movs	r0, #2
 80010ea:	f7ff ff93 	bl	8001014 <LL_APB1_GRP1_ForceReset>
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM3);
 80010ee:	2002      	movs	r0, #2
 80010f0:	f7ff ffa2 	bl	8001038 <LL_APB1_GRP1_ReleaseReset>
 80010f4:	e00c      	b.n	8001110 <LL_TIM_DeInit+0x6c>
  }
#endif
#if defined(TIM4)
  else if (TIMx == TIM4)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a0a      	ldr	r2, [pc, #40]	; (8001124 <LL_TIM_DeInit+0x80>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d106      	bne.n	800110c <LL_TIM_DeInit+0x68>
  {
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM4);
 80010fe:	2004      	movs	r0, #4
 8001100:	f7ff ff88 	bl	8001014 <LL_APB1_GRP1_ForceReset>
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM4);
 8001104:	2004      	movs	r0, #4
 8001106:	f7ff ff97 	bl	8001038 <LL_APB1_GRP1_ReleaseReset>
 800110a:	e001      	b.n	8001110 <LL_TIM_DeInit+0x6c>
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM17);
  }
#endif
  else
  {
    result = ERROR;
 800110c:	2301      	movs	r3, #1
 800110e:	73fb      	strb	r3, [r7, #15]
  }

  return result;
 8001110:	7bfb      	ldrb	r3, [r7, #15]
}
 8001112:	4618      	mov	r0, r3
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40012c00 	.word	0x40012c00
 8001120:	40000400 	.word	0x40000400
 8001124:	40000800 	.word	0x40000800

08001128 <LL_TIM_StructInit>:
  *         to their default values.
  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configuration data structure)
  * @retval None
  */
void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_InitStruct->Prescaler         = (uint16_t)0x0000;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2200      	movs	r2, #0
 8001134:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2200      	movs	r2, #0
 800113a:	605a      	str	r2, [r3, #4]
  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f04f 32ff 	mov.w	r2, #4294967295
 8001142:	609a      	str	r2, [r3, #8]
  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2200      	movs	r2, #0
 8001148:	60da      	str	r2, [r3, #12]
  TIM_InitStruct->RepetitionCounter = 0x00000000U;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2200      	movs	r2, #0
 800114e:	611a      	str	r2, [r3, #16]
}
 8001150:	bf00      	nop
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	bc80      	pop	{r7}
 8001158:	4770      	bx	lr

0800115a <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800115a:	b580      	push	{r7, lr}
 800115c:	b084      	sub	sp, #16
 800115e:	af00      	add	r7, sp, #0
 8001160:	6078      	str	r0, [r7, #4]
 8001162:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a26      	ldr	r2, [pc, #152]	; (8001208 <LL_TIM_Init+0xae>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d00b      	beq.n	800118a <LL_TIM_Init+0x30>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001178:	d007      	beq.n	800118a <LL_TIM_Init+0x30>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a23      	ldr	r2, [pc, #140]	; (800120c <LL_TIM_Init+0xb2>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d003      	beq.n	800118a <LL_TIM_Init+0x30>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a22      	ldr	r2, [pc, #136]	; (8001210 <LL_TIM_Init+0xb6>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d106      	bne.n	8001198 <LL_TIM_Init+0x3e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	4313      	orrs	r3, r2
 8001196:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4a1b      	ldr	r2, [pc, #108]	; (8001208 <LL_TIM_Init+0xae>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d00b      	beq.n	80011b8 <LL_TIM_Init+0x5e>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011a6:	d007      	beq.n	80011b8 <LL_TIM_Init+0x5e>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	4a18      	ldr	r2, [pc, #96]	; (800120c <LL_TIM_Init+0xb2>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d003      	beq.n	80011b8 <LL_TIM_Init+0x5e>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4a17      	ldr	r2, [pc, #92]	; (8001210 <LL_TIM_Init+0xb6>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d106      	bne.n	80011c6 <LL_TIM_Init+0x6c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	4313      	orrs	r3, r2
 80011c4:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	68fa      	ldr	r2, [r7, #12]
 80011ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	689b      	ldr	r3, [r3, #8]
 80011d0:	4619      	mov	r1, r3
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f7ff feaf 	bl	8000f36 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	881b      	ldrh	r3, [r3, #0]
 80011dc:	4619      	mov	r1, r3
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f7ff fe9c 	bl	8000f1c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	4a08      	ldr	r2, [pc, #32]	; (8001208 <LL_TIM_Init+0xae>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d105      	bne.n	80011f8 <LL_TIM_Init+0x9e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	691b      	ldr	r3, [r3, #16]
 80011f0:	4619      	mov	r1, r3
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7ff feac 	bl	8000f50 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff fefc 	bl	8000ff6 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80011fe:	2300      	movs	r3, #0
}
 8001200:	4618      	mov	r0, r3
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40012c00 	.word	0x40012c00
 800120c:	40000400 	.word	0x40000400
 8001210:	40000800 	.word	0x40000800

08001214 <LL_TIM_OC_StructInit>:
  *         structure to their default values.
  * @param  TIM_OC_InitStruct pointer to a @ref LL_TIM_OC_InitTypeDef structure (the output channel configuration data structure)
  * @retval None
  */
void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OC_InitStruct->OCMode       = LL_TIM_OCMODE_FROZEN;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
  TIM_OC_InitStruct->OCState      = LL_TIM_OCSTATE_DISABLE;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2200      	movs	r2, #0
 8001226:	605a      	str	r2, [r3, #4]
  TIM_OC_InitStruct->OCNState     = LL_TIM_OCSTATE_DISABLE;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2200      	movs	r2, #0
 800122c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitStruct->CompareValue = 0x00000000U;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2200      	movs	r2, #0
 8001232:	60da      	str	r2, [r3, #12]
  TIM_OC_InitStruct->OCPolarity   = LL_TIM_OCPOLARITY_HIGH;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2200      	movs	r2, #0
 8001238:	611a      	str	r2, [r3, #16]
  TIM_OC_InitStruct->OCNPolarity  = LL_TIM_OCPOLARITY_HIGH;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2200      	movs	r2, #0
 800123e:	615a      	str	r2, [r3, #20]
  TIM_OC_InitStruct->OCIdleState  = LL_TIM_OCIDLESTATE_LOW;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2200      	movs	r2, #0
 8001244:	619a      	str	r2, [r3, #24]
  TIM_OC_InitStruct->OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	61da      	str	r2, [r3, #28]
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	bc80      	pop	{r7}
 8001254:	4770      	bx	lr

08001256 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b086      	sub	sp, #24
 800125a:	af00      	add	r7, sp, #0
 800125c:	60f8      	str	r0, [r7, #12]
 800125e:	60b9      	str	r1, [r7, #8]
 8001260:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	2b10      	cmp	r3, #16
 800126a:	d012      	beq.n	8001292 <LL_TIM_OC_Init+0x3c>
 800126c:	2b10      	cmp	r3, #16
 800126e:	d802      	bhi.n	8001276 <LL_TIM_OC_Init+0x20>
 8001270:	2b01      	cmp	r3, #1
 8001272:	d007      	beq.n	8001284 <LL_TIM_OC_Init+0x2e>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8001274:	e022      	b.n	80012bc <LL_TIM_OC_Init+0x66>
  switch (Channel)
 8001276:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800127a:	d011      	beq.n	80012a0 <LL_TIM_OC_Init+0x4a>
 800127c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001280:	d015      	beq.n	80012ae <LL_TIM_OC_Init+0x58>
      break;
 8001282:	e01b      	b.n	80012bc <LL_TIM_OC_Init+0x66>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8001284:	6879      	ldr	r1, [r7, #4]
 8001286:	68f8      	ldr	r0, [r7, #12]
 8001288:	f000 f9d8 	bl	800163c <OC1Config>
 800128c:	4603      	mov	r3, r0
 800128e:	75fb      	strb	r3, [r7, #23]
      break;
 8001290:	e014      	b.n	80012bc <LL_TIM_OC_Init+0x66>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8001292:	6879      	ldr	r1, [r7, #4]
 8001294:	68f8      	ldr	r0, [r7, #12]
 8001296:	f000 fa37 	bl	8001708 <OC2Config>
 800129a:	4603      	mov	r3, r0
 800129c:	75fb      	strb	r3, [r7, #23]
      break;
 800129e:	e00d      	b.n	80012bc <LL_TIM_OC_Init+0x66>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80012a0:	6879      	ldr	r1, [r7, #4]
 80012a2:	68f8      	ldr	r0, [r7, #12]
 80012a4:	f000 fa9a 	bl	80017dc <OC3Config>
 80012a8:	4603      	mov	r3, r0
 80012aa:	75fb      	strb	r3, [r7, #23]
      break;
 80012ac:	e006      	b.n	80012bc <LL_TIM_OC_Init+0x66>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80012ae:	6879      	ldr	r1, [r7, #4]
 80012b0:	68f8      	ldr	r0, [r7, #12]
 80012b2:	f000 fafd 	bl	80018b0 <OC4Config>
 80012b6:	4603      	mov	r3, r0
 80012b8:	75fb      	strb	r3, [r7, #23]
      break;
 80012ba:	bf00      	nop
  }

  return result;
 80012bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3718      	adds	r7, #24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <LL_TIM_IC_StructInit>:
  *         structure to their default values.
  * @param  TIM_ICInitStruct pointer to a @ref LL_TIM_IC_InitTypeDef structure (the input channel configuration data structure)
  * @retval None
  */
void LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
{
 80012c6:	b480      	push	{r7}
 80012c8:	b083      	sub	sp, #12
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->ICPolarity    = LL_TIM_IC_POLARITY_RISING;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
  TIM_ICInitStruct->ICActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012da:	605a      	str	r2, [r3, #4]
  TIM_ICInitStruct->ICPrescaler   = LL_TIM_ICPSC_DIV1;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]
  TIM_ICInitStruct->ICFilter      = LL_TIM_IC_FILTER_FDIV1;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2200      	movs	r2, #0
 80012e6:	60da      	str	r2, [r3, #12]
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bc80      	pop	{r7}
 80012f0:	4770      	bx	lr

080012f2 <LL_TIM_IC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_IC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b086      	sub	sp, #24
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	60f8      	str	r0, [r7, #12]
 80012fa:	60b9      	str	r1, [r7, #8]
 80012fc:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	2b10      	cmp	r3, #16
 8001306:	d012      	beq.n	800132e <LL_TIM_IC_Init+0x3c>
 8001308:	2b10      	cmp	r3, #16
 800130a:	d802      	bhi.n	8001312 <LL_TIM_IC_Init+0x20>
 800130c:	2b01      	cmp	r3, #1
 800130e:	d007      	beq.n	8001320 <LL_TIM_IC_Init+0x2e>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = IC4Config(TIMx, TIM_IC_InitStruct);
      break;
    default:
      break;
 8001310:	e022      	b.n	8001358 <LL_TIM_IC_Init+0x66>
  switch (Channel)
 8001312:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001316:	d011      	beq.n	800133c <LL_TIM_IC_Init+0x4a>
 8001318:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800131c:	d015      	beq.n	800134a <LL_TIM_IC_Init+0x58>
      break;
 800131e:	e01b      	b.n	8001358 <LL_TIM_IC_Init+0x66>
      result = IC1Config(TIMx, TIM_IC_InitStruct);
 8001320:	6879      	ldr	r1, [r7, #4]
 8001322:	68f8      	ldr	r0, [r7, #12]
 8001324:	f000 fb16 	bl	8001954 <IC1Config>
 8001328:	4603      	mov	r3, r0
 800132a:	75fb      	strb	r3, [r7, #23]
      break;
 800132c:	e014      	b.n	8001358 <LL_TIM_IC_Init+0x66>
      result = IC2Config(TIMx, TIM_IC_InitStruct);
 800132e:	6879      	ldr	r1, [r7, #4]
 8001330:	68f8      	ldr	r0, [r7, #12]
 8001332:	f000 fb3b 	bl	80019ac <IC2Config>
 8001336:	4603      	mov	r3, r0
 8001338:	75fb      	strb	r3, [r7, #23]
      break;
 800133a:	e00d      	b.n	8001358 <LL_TIM_IC_Init+0x66>
      result = IC3Config(TIMx, TIM_IC_InitStruct);
 800133c:	6879      	ldr	r1, [r7, #4]
 800133e:	68f8      	ldr	r0, [r7, #12]
 8001340:	f000 fb61 	bl	8001a06 <IC3Config>
 8001344:	4603      	mov	r3, r0
 8001346:	75fb      	strb	r3, [r7, #23]
      break;
 8001348:	e006      	b.n	8001358 <LL_TIM_IC_Init+0x66>
      result = IC4Config(TIMx, TIM_IC_InitStruct);
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	68f8      	ldr	r0, [r7, #12]
 800134e:	f000 fb87 	bl	8001a60 <IC4Config>
 8001352:	4603      	mov	r3, r0
 8001354:	75fb      	strb	r3, [r7, #23]
      break;
 8001356:	bf00      	nop
  }

  return result;
 8001358:	7dfb      	ldrb	r3, [r7, #23]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3718      	adds	r7, #24
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <LL_TIM_ENCODER_StructInit>:
  * @brief  Fills each TIM_EncoderInitStruct field with its default value
  * @param  TIM_EncoderInitStruct pointer to a @ref LL_TIM_ENCODER_InitTypeDef structure (encoder interface configuration data structure)
  * @retval None
  */
void LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)
{
 8001362:	b480      	push	{r7}
 8001364:	b083      	sub	sp, #12
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_EncoderInitStruct->EncoderMode    = LL_TIM_ENCODERMODE_X2_TI1;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2201      	movs	r2, #1
 800136e:	601a      	str	r2, [r3, #0]
  TIM_EncoderInitStruct->IC1Polarity    = LL_TIM_IC_POLARITY_RISING;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2200      	movs	r2, #0
 8001374:	605a      	str	r2, [r3, #4]
  TIM_EncoderInitStruct->IC1ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800137c:	609a      	str	r2, [r3, #8]
  TIM_EncoderInitStruct->IC1Prescaler   = LL_TIM_ICPSC_DIV1;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	60da      	str	r2, [r3, #12]
  TIM_EncoderInitStruct->IC1Filter      = LL_TIM_IC_FILTER_FDIV1;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2200      	movs	r2, #0
 8001388:	611a      	str	r2, [r3, #16]
  TIM_EncoderInitStruct->IC2Polarity    = LL_TIM_IC_POLARITY_RISING;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2200      	movs	r2, #0
 800138e:	615a      	str	r2, [r3, #20]
  TIM_EncoderInitStruct->IC2ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001396:	619a      	str	r2, [r3, #24]
  TIM_EncoderInitStruct->IC2Prescaler   = LL_TIM_ICPSC_DIV1;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2200      	movs	r2, #0
 800139c:	61da      	str	r2, [r3, #28]
  TIM_EncoderInitStruct->IC2Filter      = LL_TIM_IC_FILTER_FDIV1;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2200      	movs	r2, #0
 80013a2:	621a      	str	r2, [r3, #32]
}
 80013a4:	bf00      	nop
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bc80      	pop	{r7}
 80013ac:	4770      	bx	lr

080013ae <LL_TIM_ENCODER_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b084      	sub	sp, #16
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
 80013b6:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct->IC2ActiveInput));
  assert_param(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct->IC2Prescaler));
  assert_param(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct->IC2Filter));

  /* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */
  TIMx->CCER &= (uint32_t)~(TIM_CCER_CC1E | TIM_CCER_CC2E);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6a1b      	ldr	r3, [r3, #32]
 80013bc:	f023 0211 	bic.w	r2, r3, #17
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6a1b      	ldr	r3, [r3, #32]
 80013ce:	60bb      	str	r3, [r7, #8]

  /* Configure TI1 */
  tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC1S | TIM_CCMR1_IC1F  | TIM_CCMR1_IC1PSC);
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80013d6:	60fb      	str	r3, [r7, #12]
  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1ActiveInput >> 16U);
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	0c1b      	lsrs	r3, r3, #16
 80013de:	68fa      	ldr	r2, [r7, #12]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	60fb      	str	r3, [r7, #12]
  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Filter >> 16U);
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	691b      	ldr	r3, [r3, #16]
 80013e8:	0c1b      	lsrs	r3, r3, #16
 80013ea:	68fa      	ldr	r2, [r7, #12]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	60fb      	str	r3, [r7, #12]
  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Prescaler >> 16U);
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	0c1b      	lsrs	r3, r3, #16
 80013f6:	68fa      	ldr	r2, [r7, #12]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	60fb      	str	r3, [r7, #12]

  /* Configure TI2 */
  tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC2S | TIM_CCMR1_IC2F  | TIM_CCMR1_IC2PSC);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001402:	60fb      	str	r3, [r7, #12]
  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2ActiveInput >> 8U);
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	0a1b      	lsrs	r3, r3, #8
 800140a:	68fa      	ldr	r2, [r7, #12]
 800140c:	4313      	orrs	r3, r2
 800140e:	60fb      	str	r3, [r7, #12]
  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Filter >> 8U);
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	6a1b      	ldr	r3, [r3, #32]
 8001414:	0a1b      	lsrs	r3, r3, #8
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	4313      	orrs	r3, r2
 800141a:	60fb      	str	r3, [r7, #12]
  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Prescaler >> 8U);
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	69db      	ldr	r3, [r3, #28]
 8001420:	0a1b      	lsrs	r3, r3, #8
 8001422:	68fa      	ldr	r2, [r7, #12]
 8001424:	4313      	orrs	r3, r2
 8001426:	60fb      	str	r3, [r7, #12]

  /* Set TI1 and TI2 polarity and enable TI1 and TI2 */
  tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP | TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	f023 03aa 	bic.w	r3, r3, #170	; 0xaa
 800142e:	60bb      	str	r3, [r7, #8]
  tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC1Polarity);
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	68ba      	ldr	r2, [r7, #8]
 8001436:	4313      	orrs	r3, r2
 8001438:	60bb      	str	r3, [r7, #8]
  tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC2Polarity << 4U);
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	695b      	ldr	r3, [r3, #20]
 800143e:	011b      	lsls	r3, r3, #4
 8001440:	68ba      	ldr	r2, [r7, #8]
 8001442:	4313      	orrs	r3, r2
 8001444:	60bb      	str	r3, [r7, #8]
  tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	f043 0311 	orr.w	r3, r3, #17
 800144c:	60bb      	str	r3, [r7, #8]

  /* Set encoder mode */
  LL_TIM_SetEncoderMode(TIMx, TIM_EncoderInitStruct->EncoderMode);
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4619      	mov	r1, r3
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff fdbc 	bl	8000fd2 <LL_TIM_SetEncoderMode>

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	68fa      	ldr	r2, [r7, #12]
 800145e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	68ba      	ldr	r2, [r7, #8]
 8001464:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001466:	2300      	movs	r3, #0
}
 8001468:	4618      	mov	r0, r3
 800146a:	3710      	adds	r7, #16
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <LL_TIM_HALLSENSOR_StructInit>:
  *         structure to their default values.
  * @param  TIM_HallSensorInitStruct pointer to a @ref LL_TIM_HALLSENSOR_InitTypeDef structure (HALL sensor interface configuration data structure)
  * @retval None
  */
void LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_HallSensorInitStruct->IC1Polarity       = LL_TIM_IC_POLARITY_RISING;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
  TIM_HallSensorInitStruct->IC1Prescaler      = LL_TIM_ICPSC_DIV1;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2200      	movs	r2, #0
 8001482:	605a      	str	r2, [r3, #4]
  TIM_HallSensorInitStruct->IC1Filter         = LL_TIM_IC_FILTER_FDIV1;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2200      	movs	r2, #0
 8001488:	609a      	str	r2, [r3, #8]
  TIM_HallSensorInitStruct->CommutationDelay  = 0U;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	60da      	str	r2, [r3, #12]
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	bc80      	pop	{r7}
 8001498:	4770      	bx	lr

0800149a <LL_TIM_HALLSENSOR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)
{
 800149a:	b580      	push	{r7, lr}
 800149c:	b086      	sub	sp, #24
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
 80014a2:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_HallSensorInitStruct->IC1Polarity));
  assert_param(IS_LL_TIM_ICPSC(TIM_HallSensorInitStruct->IC1Prescaler));
  assert_param(IS_LL_TIM_IC_FILTER(TIM_HallSensorInitStruct->IC1Filter));

  /* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */
  TIMx->CCER &= (uint32_t)~(TIM_CCER_CC1E | TIM_CCER_CC2E);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6a1b      	ldr	r3, [r3, #32]
 80014a8:	f023 0211 	bic.w	r2, r3, #17
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	699b      	ldr	r3, [r3, #24]
 80014ba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6a1b      	ldr	r3, [r3, #32]
 80014c0:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = LL_TIM_ReadReg(TIMx, SMCR);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	60bb      	str	r3, [r7, #8]

  /* Connect TIMx_CH1, CH2 and CH3 pins to the TI1 input */
  tmpcr2 |= TIM_CR2_TI1S;
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014ce:	617b      	str	r3, [r7, #20]

  /* OC2REF signal is used as trigger output (TRGO) */
  tmpcr2 |= LL_TIM_TRGO_OC2REF;
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80014d6:	617b      	str	r3, [r7, #20]

  /* Configure the slave mode controller */
  tmpsmcr &= (uint32_t)~(TIM_SMCR_TS | TIM_SMCR_SMS);
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80014de:	60bb      	str	r3, [r7, #8]
  tmpsmcr |= LL_TIM_TS_TI1F_ED;
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr |= LL_TIM_SLAVEMODE_RESET;
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	f043 0304 	orr.w	r3, r3, #4
 80014ee:	60bb      	str	r3, [r7, #8]

  /* Configure input channel 1 */
  tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC1S | TIM_CCMR1_IC1F  | TIM_CCMR1_IC1PSC);
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80014f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (uint32_t)(LL_TIM_ACTIVEINPUT_TRC >> 16U);
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	f043 0303 	orr.w	r3, r3, #3
 80014fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Filter >> 16U);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	0c1b      	lsrs	r3, r3, #16
 8001506:	693a      	ldr	r2, [r7, #16]
 8001508:	4313      	orrs	r3, r2
 800150a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Prescaler >> 16U);
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	0c1b      	lsrs	r3, r3, #16
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	4313      	orrs	r3, r2
 8001516:	613b      	str	r3, [r7, #16]

  /* Configure input channel 2 */
  tmpccmr1 &= (uint32_t)~(TIM_CCMR1_OC2M | TIM_CCMR1_OC2FE  | TIM_CCMR1_OC2PE  | TIM_CCMR1_OC2CE);
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
 800151e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (uint32_t)(LL_TIM_OCMODE_PWM2 << 8U);
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8001526:	613b      	str	r3, [r7, #16]

  /* Set Channel 1 polarity and enable Channel 1 and Channel2 */
  tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP | TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	f023 03aa 	bic.w	r3, r3, #170	; 0xaa
 800152e:	60fb      	str	r3, [r7, #12]
  tmpccer |= (uint32_t)(TIM_HallSensorInitStruct->IC1Polarity);
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	68fa      	ldr	r2, [r7, #12]
 8001536:	4313      	orrs	r3, r2
 8001538:	60fb      	str	r3, [r7, #12]
  tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	f043 0311 	orr.w	r3, r3, #17
 8001540:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	605a      	str	r2, [r3, #4]

  /* Write to TIMx SMCR */
  LL_TIM_WriteReg(TIMx, SMCR, tmpsmcr);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	68ba      	ldr	r2, [r7, #8]
 800154c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	68fa      	ldr	r2, [r7, #12]
 8001558:	621a      	str	r2, [r3, #32]

  /* Write to TIMx CCR2 */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_HallSensorInitStruct->CommutationDelay);
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	68db      	ldr	r3, [r3, #12]
 800155e:	4619      	mov	r1, r3
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff fd0f 	bl	8000f84 <LL_TIM_OC_SetCompareCH2>

  return SUCCESS;
 8001566:	2300      	movs	r3, #0
}
 8001568:	4618      	mov	r0, r3
 800156a:	3718      	adds	r7, #24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <LL_TIM_BDTR_StructInit>:
  *         to their default values.
  * @param  TIM_BDTRInitStruct pointer to a @ref LL_TIM_BDTR_InitTypeDef structure (Break and Dead Time configuration data structure)
  * @retval None
  */
void LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->OSSRState       = LL_TIM_OSSR_DISABLE;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
  TIM_BDTRInitStruct->OSSIState       = LL_TIM_OSSI_DISABLE;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2200      	movs	r2, #0
 8001582:	605a      	str	r2, [r3, #4]
  TIM_BDTRInitStruct->LockLevel       = LL_TIM_LOCKLEVEL_OFF;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
  TIM_BDTRInitStruct->DeadTime        = (uint8_t)0x00;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2200      	movs	r2, #0
 800158e:	731a      	strb	r2, [r3, #12]
  TIM_BDTRInitStruct->BreakState      = LL_TIM_BREAK_DISABLE;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2200      	movs	r2, #0
 8001594:	81da      	strh	r2, [r3, #14]
  TIM_BDTRInitStruct->BreakPolarity   = LL_TIM_BREAK_POLARITY_LOW;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	611a      	str	r2, [r3, #16]
  TIM_BDTRInitStruct->AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2200      	movs	r2, #0
 80015a0:	615a      	str	r2, [r3, #20]
}
 80015a2:	bf00      	nop
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr

080015ac <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80015c0:	683a      	ldr	r2, [r7, #0]
 80015c2:	7b12      	ldrb	r2, [r2, #12]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80015f8:	683a      	ldr	r2, [r7, #0]
 80015fa:	89d2      	ldrh	r2, [r2, #14]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	691b      	ldr	r3, [r3, #16]
 800160a:	4313      	orrs	r3, r2
 800160c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	695b      	ldr	r3, [r3, #20]
 8001618:	4313      	orrs	r3, r2
 800161a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	695b      	ldr	r3, [r3, #20]
 8001626:	4313      	orrs	r3, r2
 8001628:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	68fa      	ldr	r2, [r7, #12]
 800162e:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	3714      	adds	r7, #20
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr

0800163c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6a1b      	ldr	r3, [r3, #32]
 800164a:	f023 0201 	bic.w	r2, r3, #1
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6a1b      	ldr	r3, [r3, #32]
 8001656:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	699b      	ldr	r3, [r3, #24]
 8001662:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	f023 0303 	bic.w	r3, r3, #3
 800166a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4313      	orrs	r3, r2
 8001678:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	f023 0202 	bic.w	r2, r3, #2
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	691b      	ldr	r3, [r3, #16]
 8001684:	4313      	orrs	r3, r2
 8001686:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	f023 0201 	bic.w	r2, r3, #1
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	4313      	orrs	r3, r2
 8001694:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a1a      	ldr	r2, [pc, #104]	; (8001704 <OC1Config+0xc8>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d11e      	bne.n	80016dc <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	f023 0208 	bic.w	r2, r3, #8
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	695b      	ldr	r3, [r3, #20]
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	4313      	orrs	r3, r2
 80016ac:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	f023 0204 	bic.w	r2, r3, #4
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	4313      	orrs	r3, r2
 80016bc:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	69db      	ldr	r3, [r3, #28]
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	4313      	orrs	r3, r2
 80016da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	68fa      	ldr	r2, [r7, #12]
 80016e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	4619      	mov	r1, r3
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f7ff fc3b 	bl	8000f6a <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80016fa:	2300      	movs	r3, #0
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3718      	adds	r7, #24
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	40012c00 	.word	0x40012c00

08001708 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b086      	sub	sp, #24
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6a1b      	ldr	r3, [r3, #32]
 8001716:	f023 0210 	bic.w	r2, r3, #16
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6a1b      	ldr	r3, [r3, #32]
 8001722:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001736:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	021b      	lsls	r3, r3, #8
 8001744:	4313      	orrs	r3, r2
 8001746:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	f023 0220 	bic.w	r2, r3, #32
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	011b      	lsls	r3, r3, #4
 8001754:	4313      	orrs	r3, r2
 8001756:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	f023 0210 	bic.w	r2, r3, #16
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	011b      	lsls	r3, r3, #4
 8001764:	4313      	orrs	r3, r2
 8001766:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	4a1b      	ldr	r2, [pc, #108]	; (80017d8 <OC2Config+0xd0>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d11f      	bne.n	80017b0 <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	695b      	ldr	r3, [r3, #20]
 800177a:	019b      	lsls	r3, r3, #6
 800177c:	4313      	orrs	r3, r2
 800177e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	019b      	lsls	r3, r3, #6
 800178c:	4313      	orrs	r3, r2
 800178e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	699b      	ldr	r3, [r3, #24]
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	4313      	orrs	r3, r2
 800179e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	69db      	ldr	r3, [r3, #28]
 80017aa:	00db      	lsls	r3, r3, #3
 80017ac:	4313      	orrs	r3, r2
 80017ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	68fa      	ldr	r2, [r7, #12]
 80017ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	4619      	mov	r1, r3
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f7ff fbde 	bl	8000f84 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	697a      	ldr	r2, [r7, #20]
 80017cc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80017ce:	2300      	movs	r3, #0
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3718      	adds	r7, #24
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40012c00 	.word	0x40012c00

080017dc <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a1b      	ldr	r3, [r3, #32]
 80017ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6a1b      	ldr	r3, [r3, #32]
 80017f6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	69db      	ldr	r3, [r3, #28]
 8001802:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	f023 0303 	bic.w	r3, r3, #3
 800180a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4313      	orrs	r3, r2
 8001818:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	691b      	ldr	r3, [r3, #16]
 8001824:	021b      	lsls	r3, r3, #8
 8001826:	4313      	orrs	r3, r2
 8001828:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	021b      	lsls	r3, r3, #8
 8001836:	4313      	orrs	r3, r2
 8001838:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a1b      	ldr	r2, [pc, #108]	; (80018ac <OC3Config+0xd0>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d11f      	bne.n	8001882 <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	695b      	ldr	r3, [r3, #20]
 800184c:	029b      	lsls	r3, r3, #10
 800184e:	4313      	orrs	r3, r2
 8001850:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	029b      	lsls	r3, r3, #10
 800185e:	4313      	orrs	r3, r2
 8001860:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	011b      	lsls	r3, r3, #4
 800186e:	4313      	orrs	r3, r2
 8001870:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	69db      	ldr	r3, [r3, #28]
 800187c:	015b      	lsls	r3, r3, #5
 800187e:	4313      	orrs	r3, r2
 8001880:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	693a      	ldr	r2, [r7, #16]
 8001886:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	68fa      	ldr	r2, [r7, #12]
 800188c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	4619      	mov	r1, r3
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f7ff fb82 	bl	8000f9e <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	697a      	ldr	r2, [r7, #20]
 800189e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80018a0:	2300      	movs	r3, #0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3718      	adds	r7, #24
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40012c00 	.word	0x40012c00

080018b0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6a1b      	ldr	r3, [r3, #32]
 80018be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6a1b      	ldr	r3, [r3, #32]
 80018ca:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	69db      	ldr	r3, [r3, #28]
 80018d6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	021b      	lsls	r3, r3, #8
 80018ec:	4313      	orrs	r3, r2
 80018ee:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	691b      	ldr	r3, [r3, #16]
 80018fa:	031b      	lsls	r3, r3, #12
 80018fc:	4313      	orrs	r3, r2
 80018fe:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	031b      	lsls	r3, r3, #12
 800190c:	4313      	orrs	r3, r2
 800190e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	4a0f      	ldr	r2, [pc, #60]	; (8001950 <OC4Config+0xa0>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d107      	bne.n	8001928 <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	699b      	ldr	r3, [r3, #24]
 8001922:	019b      	lsls	r3, r3, #6
 8001924:	4313      	orrs	r3, r2
 8001926:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	697a      	ldr	r2, [r7, #20]
 800192c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	68fa      	ldr	r2, [r7, #12]
 8001932:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	4619      	mov	r1, r3
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f7ff fb3c 	bl	8000fb8 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001946:	2300      	movs	r3, #0
}
 8001948:	4618      	mov	r0, r3
 800194a:	3718      	adds	r7, #24
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40012c00 	.word	0x40012c00

08001954 <IC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus IC1Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
  assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
  assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a1b      	ldr	r3, [r3, #32]
 8001962:	f023 0201 	bic.w	r2, r3, #1
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	621a      	str	r2, [r3, #32]

  /* Select the Input and set the filter and the prescaler value */
  MODIFY_REG(TIMx->CCMR1,
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	699b      	ldr	r3, [r3, #24]
 800196e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	6859      	ldr	r1, [r3, #4]
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	4319      	orrs	r1, r3
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	430b      	orrs	r3, r1
 8001982:	0c1b      	lsrs	r3, r3, #16
 8001984:	431a      	orrs	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	619a      	str	r2, [r3, #24]
             (TIM_CCMR1_CC1S | TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC),
             (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 16U);

  /* Select the Polarity and set the CC1E Bit */
  MODIFY_REG(TIMx->CCER,
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6a1b      	ldr	r3, [r3, #32]
 800198e:	f023 020a 	bic.w	r2, r3, #10
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4313      	orrs	r3, r2
 8001998:	f043 0201 	orr.w	r2, r3, #1
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	621a      	str	r2, [r3, #32]
             (TIM_CCER_CC1P | TIM_CCER_CC1NP),
             (TIM_ICInitStruct->ICPolarity | TIM_CCER_CC1E));

  return SUCCESS;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bc80      	pop	{r7}
 80019aa:	4770      	bx	lr

080019ac <IC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus IC2Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
  assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
  assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC2E;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6a1b      	ldr	r3, [r3, #32]
 80019ba:	f023 0210 	bic.w	r2, r3, #16
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	621a      	str	r2, [r3, #32]

  /* Select the Input and set the filter and the prescaler value */
  MODIFY_REG(TIMx->CCMR1,
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	6859      	ldr	r1, [r3, #4]
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	4319      	orrs	r1, r3
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	430b      	orrs	r3, r1
 80019da:	0a1b      	lsrs	r3, r3, #8
 80019dc:	431a      	orrs	r2, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	619a      	str	r2, [r3, #24]
             (TIM_CCMR1_CC2S | TIM_CCMR1_IC2F | TIM_CCMR1_IC2PSC),
             (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 8U);

  /* Select the Polarity and set the CC2E Bit */
  MODIFY_REG(TIMx->CCER,
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a1b      	ldr	r3, [r3, #32]
 80019e6:	f023 02a0 	bic.w	r2, r3, #160	; 0xa0
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	011b      	lsls	r3, r3, #4
 80019f0:	4313      	orrs	r3, r2
 80019f2:	f043 0210 	orr.w	r2, r3, #16
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	621a      	str	r2, [r3, #32]
             (TIM_CCER_CC2P | TIM_CCER_CC2NP),
             ((TIM_ICInitStruct->ICPolarity << 4U) | TIM_CCER_CC2E));

  return SUCCESS;
 80019fa:	2300      	movs	r3, #0
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bc80      	pop	{r7}
 8001a04:	4770      	bx	lr

08001a06 <IC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus IC3Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
{
 8001a06:	b480      	push	{r7}
 8001a08:	b083      	sub	sp, #12
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
 8001a0e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
  assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
  assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC3E;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6a1b      	ldr	r3, [r3, #32]
 8001a14:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	621a      	str	r2, [r3, #32]

  /* Select the Input and set the filter and the prescaler value */
  MODIFY_REG(TIMx->CCMR2,
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	69db      	ldr	r3, [r3, #28]
 8001a20:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	6859      	ldr	r1, [r3, #4]
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	4319      	orrs	r1, r3
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	430b      	orrs	r3, r1
 8001a34:	0c1b      	lsrs	r3, r3, #16
 8001a36:	431a      	orrs	r2, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	61da      	str	r2, [r3, #28]
             (TIM_CCMR2_CC3S | TIM_CCMR2_IC3F | TIM_CCMR2_IC3PSC),
             (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 16U);

  /* Select the Polarity and set the CC3E Bit */
  MODIFY_REG(TIMx->CCER,
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a1b      	ldr	r3, [r3, #32]
 8001a40:	f423 6220 	bic.w	r2, r3, #2560	; 0xa00
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	021b      	lsls	r3, r3, #8
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	621a      	str	r2, [r3, #32]
             (TIM_CCER_CC3P | TIM_CCER_CC3NP),
             ((TIM_ICInitStruct->ICPolarity << 8U) | TIM_CCER_CC3E));

  return SUCCESS;
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bc80      	pop	{r7}
 8001a5e:	4770      	bx	lr

08001a60 <IC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus IC4Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
  assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
  assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC4E;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6a1b      	ldr	r3, [r3, #32]
 8001a6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	621a      	str	r2, [r3, #32]

  /* Select the Input and set the filter and the prescaler value */
  MODIFY_REG(TIMx->CCMR2,
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	6859      	ldr	r1, [r3, #4]
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	68db      	ldr	r3, [r3, #12]
 8001a86:	4319      	orrs	r1, r3
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	430b      	orrs	r3, r1
 8001a8e:	0a1b      	lsrs	r3, r3, #8
 8001a90:	431a      	orrs	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	61da      	str	r2, [r3, #28]
             (TIM_CCMR2_CC4S | TIM_CCMR2_IC4F | TIM_CCMR2_IC4PSC),
             (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 8U);

  /* Select the Polarity and set the CC4E Bit */
  MODIFY_REG(TIMx->CCER,
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a1b      	ldr	r3, [r3, #32]
 8001a9a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	031b      	lsls	r3, r3, #12
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	621a      	str	r2, [r3, #32]
             TIM_CCER_CC4P,
             ((TIM_ICInitStruct->ICPolarity << 12U) | TIM_CCER_CC4E));

  return SUCCESS;
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bc80      	pop	{r7}
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop

08001abc <LL_RCC_HSE_EnableBypass>:
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001ac0:	4b04      	ldr	r3, [pc, #16]	; (8001ad4 <LL_RCC_HSE_EnableBypass+0x18>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a03      	ldr	r2, [pc, #12]	; (8001ad4 <LL_RCC_HSE_EnableBypass+0x18>)
 8001ac6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001aca:	6013      	str	r3, [r2, #0]
}
 8001acc:	bf00      	nop
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bc80      	pop	{r7}
 8001ad2:	4770      	bx	lr
 8001ad4:	40021000 	.word	0x40021000

08001ad8 <LL_RCC_HSE_DisableBypass>:
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001adc:	4b04      	ldr	r3, [pc, #16]	; (8001af0 <LL_RCC_HSE_DisableBypass+0x18>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a03      	ldr	r2, [pc, #12]	; (8001af0 <LL_RCC_HSE_DisableBypass+0x18>)
 8001ae2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ae6:	6013      	str	r3, [r2, #0]
}
 8001ae8:	bf00      	nop
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr
 8001af0:	40021000 	.word	0x40021000

08001af4 <LL_RCC_HSE_Enable>:
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001af8:	4b04      	ldr	r3, [pc, #16]	; (8001b0c <LL_RCC_HSE_Enable+0x18>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a03      	ldr	r2, [pc, #12]	; (8001b0c <LL_RCC_HSE_Enable+0x18>)
 8001afe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b02:	6013      	str	r3, [r2, #0]
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bc80      	pop	{r7}
 8001b0a:	4770      	bx	lr
 8001b0c:	40021000 	.word	0x40021000

08001b10 <LL_RCC_HSE_IsReady>:
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001b14:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <LL_RCC_HSE_IsReady+0x20>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001b20:	bf0c      	ite	eq
 8001b22:	2301      	moveq	r3, #1
 8001b24:	2300      	movne	r3, #0
 8001b26:	b2db      	uxtb	r3, r3
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr
 8001b30:	40021000 	.word	0x40021000

08001b34 <LL_RCC_HSI_Enable>:
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001b38:	4b04      	ldr	r3, [pc, #16]	; (8001b4c <LL_RCC_HSI_Enable+0x18>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a03      	ldr	r2, [pc, #12]	; (8001b4c <LL_RCC_HSI_Enable+0x18>)
 8001b3e:	f043 0301 	orr.w	r3, r3, #1
 8001b42:	6013      	str	r3, [r2, #0]
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bc80      	pop	{r7}
 8001b4a:	4770      	bx	lr
 8001b4c:	40021000 	.word	0x40021000

08001b50 <LL_RCC_HSI_IsReady>:
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001b54:	4b06      	ldr	r3, [pc, #24]	; (8001b70 <LL_RCC_HSI_IsReady+0x20>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 0302 	and.w	r3, r3, #2
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	bf0c      	ite	eq
 8001b60:	2301      	moveq	r3, #1
 8001b62:	2300      	movne	r3, #0
 8001b64:	b2db      	uxtb	r3, r3
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bc80      	pop	{r7}
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	40021000 	.word	0x40021000

08001b74 <LL_RCC_SetSysClkSource>:
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001b7c:	4b06      	ldr	r3, [pc, #24]	; (8001b98 <LL_RCC_SetSysClkSource+0x24>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f023 0203 	bic.w	r2, r3, #3
 8001b84:	4904      	ldr	r1, [pc, #16]	; (8001b98 <LL_RCC_SetSysClkSource+0x24>)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	604b      	str	r3, [r1, #4]
}
 8001b8c:	bf00      	nop
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bc80      	pop	{r7}
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	40021000 	.word	0x40021000

08001b9c <LL_RCC_GetSysClkSource>:
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001ba0:	4b03      	ldr	r3, [pc, #12]	; (8001bb0 <LL_RCC_GetSysClkSource+0x14>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f003 030c 	and.w	r3, r3, #12
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr
 8001bb0:	40021000 	.word	0x40021000

08001bb4 <LL_RCC_SetAHBPrescaler>:
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001bbc:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <LL_RCC_SetAHBPrescaler+0x24>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bc4:	4904      	ldr	r1, [pc, #16]	; (8001bd8 <LL_RCC_SetAHBPrescaler+0x24>)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	604b      	str	r3, [r1, #4]
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bc80      	pop	{r7}
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	40021000 	.word	0x40021000

08001bdc <LL_RCC_SetAPB1Prescaler>:
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001be4:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001bec:	4904      	ldr	r1, [pc, #16]	; (8001c00 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	604b      	str	r3, [r1, #4]
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bc80      	pop	{r7}
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	40021000 	.word	0x40021000

08001c04 <LL_RCC_SetAPB2Prescaler>:
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001c0c:	4b06      	ldr	r3, [pc, #24]	; (8001c28 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c14:	4904      	ldr	r1, [pc, #16]	; (8001c28 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	604b      	str	r3, [r1, #4]
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	40021000 	.word	0x40021000

08001c2c <LL_RCC_GetAHBPrescaler>:
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001c30:	4b03      	ldr	r3, [pc, #12]	; (8001c40 <LL_RCC_GetAHBPrescaler+0x14>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bc80      	pop	{r7}
 8001c3e:	4770      	bx	lr
 8001c40:	40021000 	.word	0x40021000

08001c44 <LL_RCC_PLL_Enable>:
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001c48:	4b04      	ldr	r3, [pc, #16]	; (8001c5c <LL_RCC_PLL_Enable+0x18>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a03      	ldr	r2, [pc, #12]	; (8001c5c <LL_RCC_PLL_Enable+0x18>)
 8001c4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c52:	6013      	str	r3, [r2, #0]
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr
 8001c5c:	40021000 	.word	0x40021000

08001c60 <LL_RCC_PLL_IsReady>:
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001c64:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <LL_RCC_PLL_IsReady+0x20>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c6c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001c70:	bf0c      	ite	eq
 8001c72:	2301      	moveq	r3, #1
 8001c74:	2300      	movne	r3, #0
 8001c76:	b2db      	uxtb	r3, r3
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr
 8001c80:	40021000 	.word	0x40021000

08001c84 <LL_RCC_PLL_ConfigDomain_SYS>:
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 8001c8e:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	430b      	orrs	r3, r1
 8001ca0:	4903      	ldr	r1, [pc, #12]	; (8001cb0 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	604b      	str	r3, [r1, #4]
}
 8001ca6:	bf00      	nop
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr
 8001cb0:	40021000 	.word	0x40021000

08001cb4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc6:	4a07      	ldr	r2, [pc, #28]	; (8001ce4 <LL_InitTick+0x30>)
 8001cc8:	3b01      	subs	r3, #1
 8001cca:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001ccc:	4b05      	ldr	r3, [pc, #20]	; (8001ce4 <LL_InitTick+0x30>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cd2:	4b04      	ldr	r3, [pc, #16]	; (8001ce4 <LL_InitTick+0x30>)
 8001cd4:	2205      	movs	r2, #5
 8001cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001cd8:	bf00      	nop
 8001cda:	370c      	adds	r7, #12
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bc80      	pop	{r7}
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	e000e010 	.word	0xe000e010

08001ce8 <LL_FLASH_SetLatency>:
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001cf0:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <LL_FLASH_SetLatency+0x24>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f023 0207 	bic.w	r2, r3, #7
 8001cf8:	4904      	ldr	r1, [pc, #16]	; (8001d0c <LL_FLASH_SetLatency+0x24>)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	600b      	str	r3, [r1, #0]
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bc80      	pop	{r7}
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	40022000 	.word	0x40022000

08001d10 <LL_FLASH_GetLatency>:
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001d14:	4b03      	ldr	r3, [pc, #12]	; (8001d24 <LL_FLASH_GetLatency+0x14>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0307 	and.w	r3, r3, #7
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr
 8001d24:	40022000 	.word	0x40022000

08001d28 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001d30:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f7ff ffbd 	bl	8001cb4 <LL_InitTick>
}
 8001d3a:	bf00      	nop
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001d42:	b480      	push	{r7}
 8001d44:	b085      	sub	sp, #20
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001d4a:	4b0e      	ldr	r3, [pc, #56]	; (8001d84 <LL_mDelay+0x42>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8001d50:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d58:	d00c      	beq.n	8001d74 <LL_mDelay+0x32>
  {
    Delay++;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8001d60:	e008      	b.n	8001d74 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001d62:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <LL_mDelay+0x42>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d002      	beq.n	8001d74 <LL_mDelay+0x32>
    {
      Delay--;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	3b01      	subs	r3, #1
 8001d72:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1f3      	bne.n	8001d62 <LL_mDelay+0x20>
    }
  }
}
 8001d7a:	bf00      	nop
 8001d7c:	3714      	adds	r7, #20
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bc80      	pop	{r7}
 8001d82:	4770      	bx	lr
 8001d84:	e000e010 	.word	0xe000e010

08001d88 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001d90:	4a03      	ldr	r2, [pc, #12]	; (8001da0 <LL_SetSystemCoreClock+0x18>)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6013      	str	r3, [r2, #0]
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr
 8001da0:	20000010 	.word	0x20000010

08001da4 <LL_SetFlashLatency>:
  *          - SUCCESS: Latency has been modified
  *          - ERROR: Latency cannot be modified
  */
#if defined(FLASH_ACR_LATENCY)
ErrorStatus LL_SetFlashLatency(uint32_t Frequency)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t timeout;
  uint32_t getlatency;
  uint32_t latency = LL_FLASH_LATENCY_0; /* default value 0WS */
 8001dac:	2300      	movs	r3, #0
 8001dae:	613b      	str	r3, [r7, #16]
  ErrorStatus status = SUCCESS;
 8001db0:	2300      	movs	r3, #0
 8001db2:	73fb      	strb	r3, [r7, #15]

  /* Frequency cannot be equal to 0 */
  if (Frequency == 0U)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d102      	bne.n	8001dc0 <LL_SetFlashLatency+0x1c>
  {
    status = ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	73fb      	strb	r3, [r7, #15]
 8001dbe:	e02d      	b.n	8001e1c <LL_SetFlashLatency+0x78>
  }
  else
  {
    if (Frequency > UTILS_LATENCY2_FREQ)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4a19      	ldr	r2, [pc, #100]	; (8001e28 <LL_SetFlashLatency+0x84>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d902      	bls.n	8001dce <LL_SetFlashLatency+0x2a>
    {
      /* 48 < SYSCLK <= 72 => 2WS (3 CPU cycles) */
      latency = LL_FLASH_LATENCY_2;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	613b      	str	r3, [r7, #16]
 8001dcc:	e008      	b.n	8001de0 <LL_SetFlashLatency+0x3c>
    }
    else
    {
      if (Frequency > UTILS_LATENCY1_FREQ)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4a16      	ldr	r2, [pc, #88]	; (8001e2c <LL_SetFlashLatency+0x88>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d902      	bls.n	8001ddc <LL_SetFlashLatency+0x38>
      {
        /* 24 < SYSCLK <= 48 => 1WS (2 CPU cycles) */
        latency = LL_FLASH_LATENCY_1;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	e001      	b.n	8001de0 <LL_SetFlashLatency+0x3c>
      }
      else
      {
        /* else SYSCLK < 24MHz default LL_FLASH_LATENCY_0 0WS */
        latency = LL_FLASH_LATENCY_0;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	613b      	str	r3, [r7, #16]
      }
    }

    if (status != ERROR)
 8001de0:	7bfb      	ldrb	r3, [r7, #15]
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d01a      	beq.n	8001e1c <LL_SetFlashLatency+0x78>
    {
      LL_FLASH_SetLatency(latency);
 8001de6:	6938      	ldr	r0, [r7, #16]
 8001de8:	f7ff ff7e 	bl	8001ce8 <LL_FLASH_SetLatency>

      /* Check that the new number of wait states is taken into account to access the Flash
         memory by reading the FLASH_ACR register */
      timeout = 2;
 8001dec:	2302      	movs	r3, #2
 8001dee:	617b      	str	r3, [r7, #20]
      do
      {
      /* Wait for Flash latency to be updated */
      getlatency = LL_FLASH_GetLatency();
 8001df0:	f7ff ff8e 	bl	8001d10 <LL_FLASH_GetLatency>
 8001df4:	60b8      	str	r0, [r7, #8]
      timeout--;
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	3b01      	subs	r3, #1
 8001dfa:	617b      	str	r3, [r7, #20]
      } while ((getlatency != latency) && (timeout > 0));
 8001dfc:	68ba      	ldr	r2, [r7, #8]
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d002      	beq.n	8001e0a <LL_SetFlashLatency+0x66>
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1f2      	bne.n	8001df0 <LL_SetFlashLatency+0x4c>

      if(getlatency != latency)
 8001e0a:	68ba      	ldr	r2, [r7, #8]
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d002      	beq.n	8001e18 <LL_SetFlashLatency+0x74>
      {
        status = ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	73fb      	strb	r3, [r7, #15]
 8001e16:	e001      	b.n	8001e1c <LL_SetFlashLatency+0x78>
      }
      else
      {
        status = SUCCESS;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  return status;
 8001e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3718      	adds	r7, #24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	02dc6c00 	.word	0x02dc6c00
 8001e2c:	016e3600 	.word	0x016e3600

08001e30 <LL_PLL_ConfigSystemClock_HSI>:
  *          - SUCCESS: Max frequency configuration done
  *          - ERROR: Max frequency configuration not done
  */
ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct,
                                         LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	73fb      	strb	r3, [r7, #15]
  uint32_t pllfreq = 0U;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60bb      	str	r3, [r7, #8]

  /* Check if one of the PLL is enabled */
  if (UTILS_PLL_IsBusy() == SUCCESS)
 8001e42:	f000 f88c 	bl	8001f5e <UTILS_PLL_IsBusy>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d122      	bne.n	8001e92 <LL_PLL_ConfigSystemClock_HSI+0x62>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    /* Check PREDIV value */
    assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->PLLDiv));
#else
    /* Force PREDIV value to 2 */
    UTILS_PLLInitStruct->Prediv = LL_RCC_PREDIV_DIV_2;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001e52:	605a      	str	r2, [r3, #4]
#endif /*RCC_PLLSRC_PREDIV1_SUPPORT*/
    /* Calculate the new PLL output frequency */
    pllfreq = UTILS_GetPLLOutputFrequency(HSI_VALUE, UTILS_PLLInitStruct);
 8001e54:	6879      	ldr	r1, [r7, #4]
 8001e56:	4812      	ldr	r0, [pc, #72]	; (8001ea0 <LL_PLL_ConfigSystemClock_HSI+0x70>)
 8001e58:	f000 f866 	bl	8001f28 <UTILS_GetPLLOutputFrequency>
 8001e5c:	60b8      	str	r0, [r7, #8]

    /* Enable HSI if not enabled */
    if (LL_RCC_HSI_IsReady() != 1U)
 8001e5e:	f7ff fe77 	bl	8001b50 <LL_RCC_HSI_IsReady>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d007      	beq.n	8001e78 <LL_PLL_ConfigSystemClock_HSI+0x48>
    {
      LL_RCC_HSI_Enable();
 8001e68:	f7ff fe64 	bl	8001b34 <LL_RCC_HSI_Enable>
      while (LL_RCC_HSI_IsReady() != 1U)
 8001e6c:	bf00      	nop
 8001e6e:	f7ff fe6f 	bl	8001b50 <LL_RCC_HSI_IsReady>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d1fa      	bne.n	8001e6e <LL_PLL_ConfigSystemClock_HSI+0x3e>
        /* Wait for HSI ready */
      }
    }

    /* Configure PLL */
    LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, UTILS_PLLInitStruct->PLLMul);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	2000      	movs	r0, #0
 8001e80:	f7ff ff00 	bl	8001c84 <LL_RCC_PLL_ConfigDomain_SYS>

    /* Enable PLL and switch system clock to PLL */
    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 8001e84:	6839      	ldr	r1, [r7, #0]
 8001e86:	68b8      	ldr	r0, [r7, #8]
 8001e88:	f000 f87a 	bl	8001f80 <UTILS_EnablePLLAndSwitchSystem>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	73fb      	strb	r3, [r7, #15]
 8001e90:	e001      	b.n	8001e96 <LL_PLL_ConfigSystemClock_HSI+0x66>
  }
  else
  {
    /* Current PLL configuration cannot be modified */
    status = ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8001e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	007a1200 	.word	0x007a1200

08001ea4 <LL_PLL_ConfigSystemClock_HSE>:
  *          - SUCCESS: Max frequency configuration done
  *          - ERROR: Max frequency configuration not done
  */
ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass,
                                         LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
 8001eb0:	603b      	str	r3, [r7, #0]
  ErrorStatus status = SUCCESS;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	75fb      	strb	r3, [r7, #23]
  uint32_t pllfreq = 0U;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_LL_UTILS_HSE_FREQUENCY(HSEFrequency));
  assert_param(IS_LL_UTILS_HSE_BYPASS(HSEBypass));

  /* Check if one of the PLL is enabled */
  if (UTILS_PLL_IsBusy() == SUCCESS)
 8001eba:	f000 f850 	bl	8001f5e <UTILS_PLL_IsBusy>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d12a      	bne.n	8001f1a <LL_PLL_ConfigSystemClock_HSE+0x76>
  {
    assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->Prediv));

    /* Calculate the new PLL output frequency */
    pllfreq = UTILS_GetPLLOutputFrequency(HSEFrequency, UTILS_PLLInitStruct);
 8001ec4:	6879      	ldr	r1, [r7, #4]
 8001ec6:	68f8      	ldr	r0, [r7, #12]
 8001ec8:	f000 f82e 	bl	8001f28 <UTILS_GetPLLOutputFrequency>
 8001ecc:	6138      	str	r0, [r7, #16]

    /* Enable HSE if not enabled */
    if (LL_RCC_HSE_IsReady() != 1U)
 8001ece:	f7ff fe1f 	bl	8001b10 <LL_RCC_HSE_IsReady>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d00f      	beq.n	8001ef8 <LL_PLL_ConfigSystemClock_HSE+0x54>
    {
      /* Check if need to enable HSE bypass feature or not */
      if (HSEBypass == LL_UTILS_HSEBYPASS_ON)
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d102      	bne.n	8001ee4 <LL_PLL_ConfigSystemClock_HSE+0x40>
      {
        LL_RCC_HSE_EnableBypass();
 8001ede:	f7ff fded 	bl	8001abc <LL_RCC_HSE_EnableBypass>
 8001ee2:	e001      	b.n	8001ee8 <LL_PLL_ConfigSystemClock_HSE+0x44>
      }
      else
      {
        LL_RCC_HSE_DisableBypass();
 8001ee4:	f7ff fdf8 	bl	8001ad8 <LL_RCC_HSE_DisableBypass>
      }

      /* Enable HSE */
      LL_RCC_HSE_Enable();
 8001ee8:	f7ff fe04 	bl	8001af4 <LL_RCC_HSE_Enable>
      while (LL_RCC_HSE_IsReady() != 1U)
 8001eec:	bf00      	nop
 8001eee:	f7ff fe0f 	bl	8001b10 <LL_RCC_HSE_IsReady>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d1fa      	bne.n	8001eee <LL_PLL_ConfigSystemClock_HSE+0x4a>
        /* Wait for HSE ready */
      }
    }

    /* Configure PLL */
    LL_RCC_PLL_ConfigDomain_SYS((RCC_CFGR_PLLSRC | UTILS_PLLInitStruct->Prediv), UTILS_PLLInitStruct->PLLMul);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4619      	mov	r1, r3
 8001f06:	4610      	mov	r0, r2
 8001f08:	f7ff febc 	bl	8001c84 <LL_RCC_PLL_ConfigDomain_SYS>

    /* Enable PLL and switch system clock to PLL */
    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 8001f0c:	6839      	ldr	r1, [r7, #0]
 8001f0e:	6938      	ldr	r0, [r7, #16]
 8001f10:	f000 f836 	bl	8001f80 <UTILS_EnablePLLAndSwitchSystem>
 8001f14:	4603      	mov	r3, r0
 8001f16:	75fb      	strb	r3, [r7, #23]
 8001f18:	e001      	b.n	8001f1e <LL_PLL_ConfigSystemClock_HSE+0x7a>
  }
  else
  {
    /* Current PLL configuration cannot be modified */
    status = ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001f1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <UTILS_GetPLLOutputFrequency>:
  * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
  *                             the configuration information for the PLL.
  * @retval PLL output frequency (in Hz)
  */
static uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
  uint32_t pllfreq = 0U;
 8001f32:	2300      	movs	r3, #0
 8001f34:	60fb      	str	r3, [r7, #12]

  /* Check different PLL parameters according to RM                          */
#if defined (RCC_CFGR2_PREDIV1)
  pllfreq = __LL_RCC_CALC_PLLCLK_FREQ(PLL_InputFrequency / (UTILS_PLLInitStruct->Prediv + 1U), UTILS_PLLInitStruct->PLLMul);
#else
  pllfreq = __LL_RCC_CALC_PLLCLK_FREQ(PLL_InputFrequency / ((UTILS_PLLInitStruct->Prediv >> RCC_CFGR_PLLXTPRE_Pos) + 1U), UTILS_PLLInitStruct->PLLMul);
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	0c5b      	lsrs	r3, r3, #17
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	6812      	ldr	r2, [r2, #0]
 8001f48:	0c92      	lsrs	r2, r2, #18
 8001f4a:	3202      	adds	r2, #2
 8001f4c:	fb02 f303 	mul.w	r3, r2, r3
 8001f50:	60fb      	str	r3, [r7, #12]
#endif /*RCC_CFGR2_PREDIV1SRC*/
  assert_param(IS_LL_UTILS_PLL_FREQUENCY(pllfreq));

  return pllfreq;
 8001f52:	68fb      	ldr	r3, [r7, #12]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3714      	adds	r7, #20
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bc80      	pop	{r7}
 8001f5c:	4770      	bx	lr

08001f5e <UTILS_PLL_IsBusy>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: PLL modification can be done
  *          - ERROR: PLL is busy
  */
static ErrorStatus UTILS_PLL_IsBusy(void)
{
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b082      	sub	sp, #8
 8001f62:	af00      	add	r7, sp, #0
  ErrorStatus status = SUCCESS;
 8001f64:	2300      	movs	r3, #0
 8001f66:	71fb      	strb	r3, [r7, #7]

  /* Check if PLL is busy*/
  if (LL_RCC_PLL_IsReady() != 0U)
 8001f68:	f7ff fe7a 	bl	8001c60 <LL_RCC_PLL_IsReady>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <UTILS_PLL_IsBusy+0x18>
  {
    /* PLL configuration cannot be modified */
    status = ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	71fb      	strb	r3, [r7, #7]
    /* PLLI2S configuration cannot be modified */
    status = ERROR;
  }
#endif /* RCC_PLLI2S_SUPPORT */

  return status;
 8001f76:	79fb      	ldrb	r3, [r7, #7]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <UTILS_EnablePLLAndSwitchSystem>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: No problem to switch system to PLL
  *          - ERROR: Problem to switch system to PLL
  */
static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
{
 8001f80:	b590      	push	{r4, r7, lr}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	73fb      	strb	r3, [r7, #15]
#if defined(FLASH_ACR_LATENCY)
  uint32_t sysclk_frequency_current = 0U;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider));
  assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider));

#if defined(FLASH_ACR_LATENCY)
  /* Calculate current SYSCLK frequency */
  sysclk_frequency_current = (SystemCoreClock << AHBPrescTable[LL_RCC_GetAHBPrescaler() >> RCC_CFGR_HPRE_Pos]);
 8001f92:	4b2a      	ldr	r3, [pc, #168]	; (800203c <UTILS_EnablePLLAndSwitchSystem+0xbc>)
 8001f94:	681c      	ldr	r4, [r3, #0]
 8001f96:	f7ff fe49 	bl	8001c2c <LL_RCC_GetAHBPrescaler>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	091b      	lsrs	r3, r3, #4
 8001f9e:	4a28      	ldr	r2, [pc, #160]	; (8002040 <UTILS_EnablePLLAndSwitchSystem+0xc0>)
 8001fa0:	5cd3      	ldrb	r3, [r2, r3]
 8001fa2:	fa04 f303 	lsl.w	r3, r4, r3
 8001fa6:	60bb      	str	r3, [r7, #8]
#endif /* FLASH_ACR_LATENCY */

  /* Increasing the number of wait states because of higher CPU frequency */
#if defined (FLASH_ACR_LATENCY)
  if (sysclk_frequency_current < SYSCLK_Frequency)
 8001fa8:	68ba      	ldr	r2, [r7, #8]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d204      	bcs.n	8001fba <UTILS_EnablePLLAndSwitchSystem+0x3a>
  {
    /* Set FLASH latency to highest latency */
    status = LL_SetFlashLatency(SYSCLK_Frequency);
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f7ff fef7 	bl	8001da4 <LL_SetFlashLatency>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	73fb      	strb	r3, [r7, #15]
  }
#endif /* FLASH_ACR_LATENCY */

  /* Update system clock configuration */
  if (status == SUCCESS)
 8001fba:	7bfb      	ldrb	r3, [r7, #15]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d11f      	bne.n	8002000 <UTILS_EnablePLLAndSwitchSystem+0x80>
        /* Wait for PLL2 ready */
      }
    }
#endif /* RCC_PLL2_SUPPORT */
    /* Enable PLL */
    LL_RCC_PLL_Enable();
 8001fc0:	f7ff fe40 	bl	8001c44 <LL_RCC_PLL_Enable>
    while (LL_RCC_PLL_IsReady() != 1U)
 8001fc4:	bf00      	nop
 8001fc6:	f7ff fe4b 	bl	8001c60 <LL_RCC_PLL_IsReady>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d1fa      	bne.n	8001fc6 <UTILS_EnablePLLAndSwitchSystem+0x46>
    {
      /* Wait for PLL ready */
    }

    /* Sysclk activation on the main PLL */
    LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff fded 	bl	8001bb4 <LL_RCC_SetAHBPrescaler>
    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001fda:	2002      	movs	r0, #2
 8001fdc:	f7ff fdca 	bl	8001b74 <LL_RCC_SetSysClkSource>
    while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001fe0:	bf00      	nop
 8001fe2:	f7ff fddb 	bl	8001b9c <LL_RCC_GetSysClkSource>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b08      	cmp	r3, #8
 8001fea:	d1fa      	bne.n	8001fe2 <UTILS_EnablePLLAndSwitchSystem+0x62>
    {
      /* Wait for system clock switch to PLL */
    }

    /* Set APB1 & APB2 prescaler*/
    LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider);
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff fdf3 	bl	8001bdc <LL_RCC_SetAPB1Prescaler>
    LL_RCC_SetAPB2Prescaler(UTILS_ClkInitStruct->APB2CLKDivider);
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7ff fe02 	bl	8001c04 <LL_RCC_SetAPB2Prescaler>
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
#if defined (FLASH_ACR_LATENCY)
  if (sysclk_frequency_current > SYSCLK_Frequency)
 8002000:	68ba      	ldr	r2, [r7, #8]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	429a      	cmp	r2, r3
 8002006:	d904      	bls.n	8002012 <UTILS_EnablePLLAndSwitchSystem+0x92>
  {
    /* Set FLASH latency to lowest latency */
    status = LL_SetFlashLatency(SYSCLK_Frequency);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f7ff fecb 	bl	8001da4 <LL_SetFlashLatency>
 800200e:	4603      	mov	r3, r0
 8002010:	73fb      	strb	r3, [r7, #15]
  }
#endif /* FLASH_ACR_LATENCY */

  /* Update SystemCoreClock variable */
  if (status == SUCCESS)
 8002012:	7bfb      	ldrb	r3, [r7, #15]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d10c      	bne.n	8002032 <UTILS_EnablePLLAndSwitchSystem+0xb2>
  {
    LL_SetSystemCoreClock(__LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider));
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	091b      	lsrs	r3, r3, #4
 800201e:	f003 030f 	and.w	r3, r3, #15
 8002022:	4a07      	ldr	r2, [pc, #28]	; (8002040 <UTILS_EnablePLLAndSwitchSystem+0xc0>)
 8002024:	5cd3      	ldrb	r3, [r2, r3]
 8002026:	461a      	mov	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	40d3      	lsrs	r3, r2
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff feab 	bl	8001d88 <LL_SetSystemCoreClock>
  }

  return status;
 8002032:	7bfb      	ldrb	r3, [r7, #15]
}
 8002034:	4618      	mov	r0, r3
 8002036:	3714      	adds	r7, #20
 8002038:	46bd      	mov	sp, r7
 800203a:	bd90      	pop	{r4, r7, pc}
 800203c:	20000010 	.word	0x20000010
 8002040:	080020f0 	.word	0x080020f0

08002044 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002044:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002046:	e003      	b.n	8002050 <LoopCopyDataInit>

08002048 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002048:	4b0b      	ldr	r3, [pc, #44]	; (8002078 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800204a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800204c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800204e:	3104      	adds	r1, #4

08002050 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002050:	480a      	ldr	r0, [pc, #40]	; (800207c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002052:	4b0b      	ldr	r3, [pc, #44]	; (8002080 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002054:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002056:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002058:	d3f6      	bcc.n	8002048 <CopyDataInit>
  ldr r2, =_sbss
 800205a:	4a0a      	ldr	r2, [pc, #40]	; (8002084 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800205c:	e002      	b.n	8002064 <LoopFillZerobss>

0800205e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800205e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002060:	f842 3b04 	str.w	r3, [r2], #4

08002064 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002064:	4b08      	ldr	r3, [pc, #32]	; (8002088 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002066:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002068:	d3f9      	bcc.n	800205e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800206a:	f7fe fd3f 	bl	8000aec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800206e:	f000 f80f 	bl	8002090 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002072:	f7fe fb8f 	bl	8000794 <main>
  bx lr
 8002076:	4770      	bx	lr
  ldr r3, =_sidata
 8002078:	08002108 	.word	0x08002108
  ldr r0, =_sdata
 800207c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002080:	20000014 	.word	0x20000014
  ldr r2, =_sbss
 8002084:	20000014 	.word	0x20000014
  ldr r3, = _ebss
 8002088:	20000044 	.word	0x20000044

0800208c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800208c:	e7fe      	b.n	800208c <ADC1_2_IRQHandler>
	...

08002090 <__libc_init_array>:
 8002090:	b570      	push	{r4, r5, r6, lr}
 8002092:	2500      	movs	r5, #0
 8002094:	4e0c      	ldr	r6, [pc, #48]	; (80020c8 <__libc_init_array+0x38>)
 8002096:	4c0d      	ldr	r4, [pc, #52]	; (80020cc <__libc_init_array+0x3c>)
 8002098:	1ba4      	subs	r4, r4, r6
 800209a:	10a4      	asrs	r4, r4, #2
 800209c:	42a5      	cmp	r5, r4
 800209e:	d109      	bne.n	80020b4 <__libc_init_array+0x24>
 80020a0:	f000 f81a 	bl	80020d8 <_init>
 80020a4:	2500      	movs	r5, #0
 80020a6:	4e0a      	ldr	r6, [pc, #40]	; (80020d0 <__libc_init_array+0x40>)
 80020a8:	4c0a      	ldr	r4, [pc, #40]	; (80020d4 <__libc_init_array+0x44>)
 80020aa:	1ba4      	subs	r4, r4, r6
 80020ac:	10a4      	asrs	r4, r4, #2
 80020ae:	42a5      	cmp	r5, r4
 80020b0:	d105      	bne.n	80020be <__libc_init_array+0x2e>
 80020b2:	bd70      	pop	{r4, r5, r6, pc}
 80020b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80020b8:	4798      	blx	r3
 80020ba:	3501      	adds	r5, #1
 80020bc:	e7ee      	b.n	800209c <__libc_init_array+0xc>
 80020be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80020c2:	4798      	blx	r3
 80020c4:	3501      	adds	r5, #1
 80020c6:	e7f2      	b.n	80020ae <__libc_init_array+0x1e>
 80020c8:	08002100 	.word	0x08002100
 80020cc:	08002100 	.word	0x08002100
 80020d0:	08002100 	.word	0x08002100
 80020d4:	08002104 	.word	0x08002104

080020d8 <_init>:
 80020d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020da:	bf00      	nop
 80020dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020de:	bc08      	pop	{r3}
 80020e0:	469e      	mov	lr, r3
 80020e2:	4770      	bx	lr

080020e4 <_fini>:
 80020e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020e6:	bf00      	nop
 80020e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020ea:	bc08      	pop	{r3}
 80020ec:	469e      	mov	lr, r3
 80020ee:	4770      	bx	lr
