// Seed: 1788101074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_5 = 1, id_6;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output uwire id_2,
    input uwire id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    output tri0 id_8,
    input wire id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri0 id_12,
    output tri id_13,
    input wire id_14
    , id_28,
    input tri id_15,
    output tri0 id_16,
    input wand id_17,
    input tri0 id_18,
    input wor id_19
    , id_29,
    input uwire id_20,
    input tri1 id_21,
    input wor id_22,
    input supply0 id_23,
    inout wand id_24,
    output tri0 id_25,
    output wor id_26
);
  wire id_30;
  module_0(
      id_28, id_28, id_29, id_29
  );
endmodule
