// Seed: 2497739872
module module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd49
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  output wire _id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  xor primCall (id_1, id_2, id_3, id_4, id_5);
  wire id_7;
  logic [!  id_6 : 1] id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wand id_5;
  module_0 modCall_1 ();
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_6 = 1;
  logic id_7;
  assign id_5 = 1;
  wire ["" : 1  |  1 'b0] id_8 = id_7;
endmodule
