/*******************************************************************************
  This is the driver for the ST MAC 10/100/1000 on-chip Ethernet controllers.
  ST Ethernet IPs are built around a Synopsys IP Core.

  Copyright (C) 2007-2009  STMicroelectronics Ltd

  This program is free software; you can redistribute it and/or modify it
  under the terms and conditions of the GNU General Public License,
  version 2, as published by the Free Software Foundation.

  This program is distributed in the hope it will be useful, but WITHOUT
  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
  more details.

  You should have received a copy of the GNU General Public License along with
  this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

  The full GNU General Public License is included in this distribution in
  the file called "COPYING".

  Author: Giuseppe Cavallaro <peppe.cavallaro@st.com>

  Documentation available at:
	http://www.stlinux.com
  Support available at:
	https://bugzilla.stlinux.com/
*******************************************************************************/
#include <linux/module.h>
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/interrupt.h>
#include <linux/etherdevice.h>
#include <linux/platform_device.h>
#include <linux/ip.h>
#include <linux/tcp.h>
#include <linux/skbuff.h>
#include <linux/ethtool.h>
#include <linux/if_ether.h>
#include <linux/crc32.h>
#include <linux/mii.h>
#include <linux/phy.h>
#include <linux/if_vlan.h>
#include <linux/dma-mapping.h>
#include <linux/slab.h>
#include "stmmac.h"
#include "dwmac_dma.h"
#include "dwmac1000.h"
#include "tnkhw_regmap.h"

#ifdef CONFIG_ARCH_HI3536
#include "tnk_hi3536.h"
#else
#ifdef CONFIG_ARCH_HI3535
#include "tnk_hi3535.h"
#endif
#endif

#include "tnkhw.h"
#include "tnkct.h"
#include "tnktcp.h"
#include "tnk_proc.h"
#include "tnksysctl.h"
#ifdef TNK_DEBUG
#include "tnk_debug.h"
#include "tnk_sv.h"
#endif
#include "tnklock.h"
#define STMMAC_RESOURCE_NAME	"stmmaceth"
#define PHY_RESOURCE_NAME	"stmmacphy"
#define SYNOP_GMAC_IOBASE	CONFIG_STMMAC_IOADDR
#define SYNOP_GMAC_IOSIZE	CONFIG_STMMAC_IOSIZE
#define SYNOP_SYSTEM_IOBASE	CONFIG_STMMAC_SYS_IOADDR
#define SYNOP_SYSTEM_IOSIZE	CONFIG_STMMAC_SYS_IOSIZE
#define SYNOP_GMAC_IRQNUM	CONFIG_STMMAC_IRQNUM

#define STMMAC_POLL_TIMER    (msecs_to_jiffies(50))

/* This may be referenced in other source files */
struct net_device *stmmac_device_list[TNK_NUM_GMACS];

#if SWITCH_MULTI_INTR
unsigned int stmmac_irq_num[] = {
	SYNOP_GMAC_IRQNUM,
#if (TOE_MULTI_INTR_NUM > 1)
	CONFIG_STMMAC_IRQ1NUM,
#endif
#if (TOE_MULTI_INTR_NUM > 2)
	CONFIG_STMMAC_IRQ2NUM,
#endif
#if (TOE_MULTI_INTR_NUM > 3)
	CONFIG_STMMAC_IRQ3NUM,
#endif
};
#endif

static void __iomem *stmmac_base_ioaddr;
void __iomem *syscfg_base_ioaddr;

#undef STMMAC_DEBUG
/*#define STMMAC_DEBUG*/
#ifdef STMMAC_DEBUG
#define DBG(nlevel, klevel, fmt, args...) \
		((void)(netif_msg_##nlevel(priv) && \
		printk(KERN_##klevel fmt, ## args)))
#else
#define DBG(nlevel, klevel, fmt, args...) do { } while (0)
#endif

#undef STMMAC_RX_DEBUG
/*#define STMMAC_RX_DEBUG*/
#ifdef STMMAC_RX_DEBUG
#define RX_DBG(fmt, args...)  printk(fmt, ## args)
#else
#define RX_DBG(fmt, args...)  do { } while (0)
#endif

#undef STMMAC_XMIT_DEBUG
/*#define STMMAC_XMIT_DEBUG*/
#ifdef STMMAC_TX_DEBUG
#define TX_DBG(fmt, args...)  printk(fmt, ## args)
#else
#define TX_DBG(fmt, args...)  do { } while (0)
#endif

#define STMMAC_ALIGN(x)	L1_CACHE_ALIGN(x)
#define JUMBO_LEN	9000

#ifdef TNK_BONDING
#define IPPROTO_ARP 16
#endif
/* Module parameters */
#define TX_TIMEO 5000		/* default 5 seconds */
static int watchdog = TX_TIMEO;
module_param(watchdog, int, S_IRUGO | S_IWUSR);
MODULE_PARM_DESC(watchdog, "Transmit timeout in milliseconds");

#define DEFAULT_MAC_ADDRESS {0x00, 0x55, 0x7B, 0xB5, 0x7D, 0xF7}

static int debug = -1;		/* -1: default, 0: no output, 16:  all */
module_param(debug, int, S_IRUGO | S_IWUSR);
MODULE_PARM_DESC(debug, "Message Level (0: no output, 16: all)");

static int phyaddr = -1;
module_param(phyaddr, int, S_IRUGO);
MODULE_PARM_DESC(phyaddr, "Physical device address");

#define DMA_TX_SIZE 1024
#define MAX_DMA_TX_SIZE	(16 * 1024)
static int dma_txsize = DMA_TX_SIZE;
module_param(dma_txsize, int, S_IRUGO | S_IWUSR);
MODULE_PARM_DESC(dma_txsize, "Number of descriptors in the TX list");

#define DMA_RX_SIZE 1024
#define MAX_DMA_RX_SIZE	(16 * 1024)
static int dma_rxsize = DMA_RX_SIZE;
module_param(dma_rxsize, int, S_IRUGO | S_IWUSR);
MODULE_PARM_DESC(dma_rxsize, "Number of descriptors in the RX list");

static int flow_ctrl = FLOW_AUTO;
module_param(flow_ctrl, int, S_IRUGO | S_IWUSR);
MODULE_PARM_DESC(flow_ctrl, "Flow control ability [on/off]");

static int pause = PAUSE_TIME;
module_param(pause, int, S_IRUGO | S_IWUSR);
MODULE_PARM_DESC(pause, "Flow Control Pause Time");

static int rfa = RFA_VALUE;
module_param(rfa, int, S_IRUGO | S_IWUSR);
MODULE_PARM_DESC(rfa,
	"Threshold(Fill level of Rx FIFO) for activating flow control");

static int rfd = RFD_VALUE;
module_param(rfd, int, S_IRUGO | S_IWUSR);
MODULE_PARM_DESC(rfd,
	"Threshold(Fill level of Rx FIFO) for deactivating flow control");

#define TC_DEFAULT 64
static int tc = TC_DEFAULT;
module_param(tc, int, S_IRUGO | S_IWUSR);
MODULE_PARM_DESC(tc, "DMA threshold control value");

#define RX_NO_COALESCE	1	/* Always interrupt on completion */
#define TX_NO_COALESCE	-1	/* No moderation by default */

/* Pay attention to tune this parameter; take care of both
 * hardware capability and network stabitily/performance impact.
 * Many tests showed that ~4ms latency seems to be good enough. */
#ifdef CONFIG_STMMAC_TIMER
#define DEFAULT_PERIODIC_RATE	256
static int tmrate = DEFAULT_PERIODIC_RATE;
module_param(tmrate, int, S_IRUGO | S_IWUSR);
MODULE_PARM_DESC(tmrate, "External timer freq. (default: 256Hz)");
#endif

static int buf_sz = DMA_BUFFER_SIZE;
module_param(buf_sz, int, S_IRUGO | S_IWUSR);
MODULE_PARM_DESC(buf_sz, "DMA buffer size");

#define CONNECTIONS_MIN_VALUE	(3)
static int max_connections = TNK_MAX_CONNECTIONS;
module_param(max_connections, int, S_IRUGO | S_IWUSR);
MODULE_PARM_DESC(max_connections, "Maximum Concurrent TOE Connections");

static char *phy0_mode;
module_param(phy0_mode, charp, 0);
MODULE_PARM_DESC(phy0_mode, "Phy0 interface mode(mii/rmii/rgmii).");

static char *phy1_mode;
module_param(phy1_mode, charp, 0);
MODULE_PARM_DESC(phy1_mode, "Phy1 interface mode(mii/rmii/rgmii).");

static const u32 default_msg_level = (NETIF_MSG_DRV | NETIF_MSG_PROBE |
				      NETIF_MSG_LINK | NETIF_MSG_IFUP |
				      NETIF_MSG_IFDOWN | NETIF_MSG_TIMER);

static netdev_tx_t stmmac_xmit(struct sk_buff *skb, struct net_device *dev);
static struct {
	struct {
		int intr_enable;
		int interrupts;
		int rx;
		int rxfill;
		atomic_t out_of_order;
	} gmac[2];
	struct {
		int irq;
		int softirq;
		int other;
		int polls;
		int xmits;
	} cpu[STMMAC_CPU_CORE_NUM];
	atomic_t rx_active;
	atomic_t tx_active;
	int max_rx_active;
	int max_tx_active;
	int polls;
	int polls_done;
	int interrupts;
	int tx_timeouts;
} stm_proc;

static void stmmac_poll_begin(void)
{
	int cpu = get_cpu();
	int max_cpu;

	if (in_irq())
		stm_proc.cpu[cpu].irq++;
	else if (in_softirq())
		stm_proc.cpu[cpu].softirq++;
	else
		stm_proc.cpu[cpu].other++;

	stm_proc.cpu[cpu].polls++;

	put_cpu();

	atomic_inc(&stm_proc.rx_active);

	max_cpu = atomic_read(&stm_proc.rx_active);

	if (max_cpu > stm_proc.max_rx_active)
		stm_proc.max_rx_active = max_cpu;
}

static void stmmac_poll_end(void)
{
	atomic_dec(&stm_proc.rx_active);
}

static void stmmac_xmit_begin(void)
{
	int cpu = get_cpu();
	int max_cpu;

	if (in_irq())
		stm_proc.cpu[cpu].irq++;
	else if (in_softirq())
		stm_proc.cpu[cpu].softirq++;
	else
		stm_proc.cpu[cpu].other++;

	stm_proc.cpu[cpu].xmits++;

	put_cpu();

	atomic_inc(&stm_proc.tx_active);

	max_cpu = atomic_read(&stm_proc.tx_active);

	if (max_cpu > stm_proc.max_tx_active)
		stm_proc.max_tx_active = max_cpu;
}

static void stmmac_xmit_end(void)
{
	atomic_dec(&stm_proc.tx_active);
}

/**
 * stmmac_verify_args - verify the driver parameters.
 * Description: it verifies if some wrong parameter is passed to the driver.
 * Note that wrong parameters are replaced with the default values.
 */
static void stmmac_verify_args(void)
{
	if (unlikely(watchdog < 0))
		watchdog = TX_TIMEO;
	if (unlikely(dma_rxsize <= 0 || dma_rxsize > MAX_DMA_RX_SIZE))
		dma_rxsize = DMA_RX_SIZE;
	if (unlikely(dma_txsize <= 0 || dma_txsize > MAX_DMA_TX_SIZE))
		dma_txsize = DMA_TX_SIZE;
	if (unlikely((buf_sz < DMA_BUFFER_SIZE) || (buf_sz > BUF_SIZE_16KiB)))
		buf_sz = DMA_BUFFER_SIZE;
	if (unlikely(flow_ctrl > 3))
		flow_ctrl = FLOW_AUTO;
	else if (likely(flow_ctrl < 0))
		flow_ctrl = FLOW_OFF;
	if (unlikely((pause < 0) || (pause > 0xffff)))
		pause = PAUSE_TIME;

	if (unlikely(rfa < 1 || rfa > 7))
		rfa = RFA_VALUE;
	if (unlikely(rfd < 1 || rfd > 7))
		rfd = RFD_VALUE;
	if (unlikely(rfa > rfd))
		rfd = rfa;

	/* make sure dma_rxsize or dma_txsize be 2^n */
	if (dma_rxsize & (dma_rxsize - 1))
		dma_rxsize = DMA_RX_SIZE;

	if (dma_txsize & (dma_txsize - 1))
		dma_txsize = DMA_TX_SIZE;

	/* when in bypass mode, set large dma_rxsize for
	 * no FIFO overflow and better receive performance.
	 */
	if (!hitoe && (dma_rxsize == DMA_RX_SIZE))
		dma_rxsize = 4096;
}

#if defined(STMMAC_XMIT_DEBUG) || defined(STMMAC_RX_DEBUG)
static void print_pkt(unsigned char *buf, int len)
{
	int j;
	pr_info("len = %d byte, buf addr: 0x%p", len, buf);
	for (j = 0; j < len; j++) {
		if ((j % 16) == 0)
			pr_info("\n %03x:", j);
		pr_info(" %02x", buf[j]);
	}
	pr_info("\n");
}
#endif

/* minimum number of free TX descriptors required to wake up TX process */
#define STMMAC_TX_THRESH(x)	(x->dma_tx_size/4)

static inline u32 stmmac_tx_avail(struct stmmac_priv *priv)
{
	return priv->dirty_tx + priv->dma_tx_size - priv->cur_tx - 1;
}

/* On some ST platforms, some HW system configuraton registers have to be
 * set according to the link speed negotiated.
 */
static inline void stmmac_hw_fix_mac_speed(struct stmmac_priv *priv)
{
	struct phy_device *phydev = priv->phydev;

	if (likely(priv->plat->fix_mac_speed))
		priv->plat->fix_mac_speed(priv->plat->bsp_priv, phydev->speed);
}

static void stmmac_syscfg_phy_cfg(struct stmmac_priv *priv,
				  int speed, int full_duplex, int link_up)
{
	u32 oldval = readl(syscfg_base_ioaddr + 0xec);
	int shift = (priv->id == TNK_GMAC0_ID) ? 0 : 16;
	int mask = 0xffff;
	u32 newval = 0;		/* All bits cleared by default */

	switch (speed) {
	case 100:
		newval |= 0x3;
		break;
	case 10:
		newval |= 0x1;
		break;
	default:
		/* 1000 is the default case. Relevant bits remain cleared. */
		break;
	};

	if (full_duplex)
		newval |= 0x10;

	newval |= 0xc;		/* Setting link up AND tx enable bits */
	if (link_up)
		netif_carrier_on(priv->dev);
	else
		netif_carrier_off(priv->dev);

	/* support RGMII, MII, RGMII mode */
	if (priv->phy_interface == PHY_INTERFACE_MODE_RGMII)
		newval |= 0x20;
	else if (priv->phy_interface == PHY_INTERFACE_MODE_RMII)
		newval |= 0x80;

	/* Shift left for GMAC1 */
	newval <<= shift;

	newval |= oldval & ~(mask << shift);

	reset_mac_interface_dual(priv->id, syscfg_base_ioaddr, newval);
}

/**
 * stmmac_adjust_link
 * @dev: net device structure
 * Description: it adjusts the link parameters.
 */
static void stmmac_adjust_link(struct net_device *dev)
{
	struct stmmac_priv *priv = netdev_priv(dev);
	struct phy_device *phydev = priv->phydev;
	unsigned long flags;
	int new_state = 0;
	unsigned int fc = priv->flow_ctrl, pause_time = priv->pause;

	if (phydev == NULL)
		return;

	spin_lock_irqsave(&priv->lock, flags);

	if (phydev->link) {
		u32 ctrl = readl(priv->ioaddr + MAC_CTRL_REG);

		/* Now we make sure that we can be in full duplex mode.
		 * If not, we operate in half-duplex mode. */
		if (phydev->duplex != priv->oldduplex) {
			new_state = 1;
			if (!(phydev->duplex))
				ctrl &= ~priv->hw->link.duplex;
			else
				ctrl |= priv->hw->link.duplex;
			priv->oldduplex = phydev->duplex;
		}

		/* Flow Control operation */
		if (phydev->pause)
			priv->hw->mac->flow_ctrl(priv->ioaddr, phydev->duplex,
						 fc, pause_time);

		if (phydev->speed != priv->speed) {
			new_state = 1;
			switch (phydev->speed) {
			case 1000:
				if (likely(priv->plat->has_gmac))
					ctrl &= ~priv->hw->link.port;
				stmmac_hw_fix_mac_speed(priv);
				break;
			case 100:
			case 10:
				if (priv->plat->has_gmac) {
					ctrl |= priv->hw->link.port;
					if (phydev->speed == SPEED_100)
						ctrl |= priv->hw->link.speed;
					else
						ctrl &= ~(priv->hw->link.speed);
				} else {
					ctrl &= ~priv->hw->link.port;
				}
				stmmac_hw_fix_mac_speed(priv);
				break;
			default:
				if (netif_msg_link(priv))
					pr_warn("%s: Speed (%d) is not 10"
						   " or 100!\n", dev->name,
						   phydev->speed);
				break;
			}

			priv->speed = phydev->speed;
		}

		writel(ctrl, priv->ioaddr + MAC_CTRL_REG);

		if (!priv->oldlink) {
			new_state = 1;
			priv->oldlink = 1;
		}
	} else if (priv->oldlink) {
		new_state = 1;
		priv->oldlink = 0;
		priv->speed = 0;
		priv->oldduplex = -1;
	}

	if (new_state) {
		stmmac_syscfg_phy_cfg(priv, phydev->speed, phydev->duplex,
				      phydev->link);

		if (netif_msg_link(priv))
			phy_print_status(phydev);
	}

	spin_unlock_irqrestore(&priv->lock, flags);

	DBG(probe, DEBUG, "stmmac_adjust_link: exiting\n");
}

/**
 * stmmac_init_phy - PHY initialization
 * @dev: net device structure
 * Description: it initializes the driver's PHY state, and attaches the PHY
 * to the mac driver.
 *  Return value:
 *  0 on success
 */
static int stmmac_init_phy(struct net_device *dev)
{
	struct stmmac_priv *priv = netdev_priv(dev);
	struct phy_device *phydev;
	char phy_id[MII_BUS_ID_SIZE + 3];
	char bus_id[MII_BUS_ID_SIZE];

	priv->oldlink = 0;
	priv->speed = 0;
	priv->oldduplex = -1;

	netif_carrier_off(dev);

	if (priv->phy_addr == -1) {
		/* We don't have a PHY, so do nothing */
		return 0;
	}

	snprintf(bus_id, MII_BUS_ID_SIZE, "%x", priv->plat->bus_id);
	snprintf(phy_id, MII_BUS_ID_SIZE + 3, PHY_ID_FMT, bus_id,
		 priv->phy_addr);
	pr_debug("stmmac_init_phy:  trying to attach to %s\n", phy_id);

	phydev = phy_connect(dev, phy_id, &stmmac_adjust_link,
			     priv->phy_interface);

	if (IS_ERR(phydev)) {
		pr_err("%s: Could not attach to PHY\n", dev->name);
		return PTR_ERR(phydev);
	}

	if ((priv->phy_interface == PHY_INTERFACE_MODE_MII)
			|| (priv->phy_interface == PHY_INTERFACE_MODE_RMII)) {
		phydev->advertising &= ~(ADVERTISED_1000baseT_Full
				| ADVERTISED_1000baseT_Half);
	}

	phydev->advertising |= ADVERTISED_Pause;
	phydev->supported |= ADVERTISED_Pause;

	/*
	 * Broken HW is sometimes missing the pull-up resistor on the
	 * MDIO line, which results in reads to non-existent devices returning
	 * 0 rather than 0xffff. Catch this here and treat 0 as a non-existent
	 * device as well.
	 * Note: phydev->phy_id is the result of reading the UID PHY registers.
	 */
/*	if (phydev->phy_id == 0) { */
/*		phy_disconnect(phydev); */
/*		return -ENODEV; */
/*	} */
	pr_debug("stmmac_init_phy:  %s: attached to PHY (UID 0x%x)"
		 " Link = %d\n", dev->name, phydev->phy_id, phydev->link);

	priv->phydev = phydev;

	return 0;
}

static inline void stmmac_enable_mac(void __iomem *ioaddr)
{
	u32 value = readl(ioaddr + MAC_CTRL_REG);

	value |= MAC_RNABLE_RX | MAC_ENABLE_TX;
	writel(value, ioaddr + MAC_CTRL_REG);
}

static inline void stmmac_disable_mac(void __iomem *ioaddr)
{
	u32 value = readl(ioaddr + MAC_CTRL_REG);

	value &= ~(MAC_ENABLE_TX | MAC_RNABLE_RX);
	writel(value, ioaddr + MAC_CTRL_REG);
}

static inline void stmmac_disable_mac_tx(void __iomem *ioaddr)
{
	u32 value = readl(ioaddr + MAC_CTRL_REG);

	value &= ~MAC_ENABLE_TX;
	writel(value, ioaddr + MAC_CTRL_REG);
}

static inline void stmmac_disable_mac_rx(void __iomem *ioaddr)
{
	u32 value = readl(ioaddr + MAC_CTRL_REG);

	value &= ~MAC_RNABLE_RX;
	writel(value, ioaddr + MAC_CTRL_REG);
}

/**
 * display_ring
 * @p: pointer to the ring.
 * @size: size of the ring.
 * Description: display all the descriptors within the ring.
 */
static void display_ring(struct dma_desc *p, int size)
{
	struct tmp_s {
		u64 a;
		unsigned int b;
		unsigned int c;
	};
	int i;
	for (i = 0; i < size; i++) {
		struct tmp_s *x = (struct tmp_s *)(p + i);
		pr_info("\t%d [0x%x]: DES0=0x%x DES1=0x%x BUF1=0x%x BUF2=0x%x",
			i, (unsigned int)virt_to_phys(&p[i]),
			(unsigned int)(x->a), (unsigned int)((x->a) >> 32),
			x->b, x->c);
		pr_info("\n");
	}
}

/**
 * init_dma_desc_rings - init the RX/TX descriptor rings
 * @dev: net device structure
 * Description:  this function initializes the DMA RX/TX descriptors
 * and allocates the socket buffers.
 */
static int init_dma_desc_rings(struct net_device *dev)
{
	int i;
	struct stmmac_priv *priv = netdev_priv(dev);
	struct sk_buff *skb;
	unsigned int txsize = priv->dma_tx_size;
	unsigned int rxsize = priv->dma_rx_size;
	unsigned int bfsize = priv->dma_buf_sz;
	int buff2_needed = 0, dis_ic = 0;

	/* Set the Buffer size according to the MTU;
	 * indeed, in case of jumbo we need to bump-up the buffer sizes.
	 */
#ifdef TNK_JUMBO_FRAMES_SUPPORTED
	if (unlikely(dev->mtu >= BUF_SIZE_8KiB))
		bfsize = BUF_SIZE_16KiB;
	else if (unlikely(dev->mtu >= BUF_SIZE_4KiB))
		bfsize = BUF_SIZE_8KiB;
	else if (unlikely(dev->mtu >= BUF_SIZE_2KiB))
		bfsize = BUF_SIZE_4KiB;
	else if (unlikely(dev->mtu >= DMA_BUFFER_SIZE))
		bfsize = BUF_SIZE_2KiB;
	else
#endif
		bfsize = DMA_BUFFER_SIZE;

#ifdef CONFIG_STMMAC_TIMER
	/* Disable interrupts on completion for the reception if timer is on */
	if (likely(priv->tm->enable))
		dis_ic = 1;
#endif
	/* If the MTU exceeds 8k so use the second buffer in the chain */
	if (bfsize >= BUF_SIZE_8KiB)
		buff2_needed = 1;

	DBG(probe, INFO, "stmmac: txsize %d, rxsize %d, bfsize %d\n",
	    txsize, rxsize, bfsize);

	priv->rx_skbuff_dma = kzalloc(rxsize * sizeof(dma_addr_t), GFP_KERNEL);
	priv->rx_skbuff =
	    kzalloc(sizeof(struct sk_buff *) * rxsize, GFP_KERNEL);
	priv->dma_rx =
	    (struct dma_desc *)dma_alloc_coherent(priv->device,
						  rxsize *
						  sizeof(struct dma_desc),
						  &priv->dma_rx_phy,
						  GFP_KERNEL);
	priv->tx_skbuff = kzalloc(sizeof(struct sk_buff *) * txsize,
				  GFP_KERNEL);
	priv->tx_page = kzalloc(sizeof(struct page *) * txsize, GFP_KERNEL);
	priv->dma_tx =
	    (struct dma_desc *)dma_alloc_coherent(priv->device,
						  txsize *
						  sizeof(struct dma_desc),
						  &priv->dma_tx_phy,
						  GFP_KERNEL);

	if ((priv->rx_skbuff_dma == NULL) || (priv->rx_skbuff == NULL)) {
		pr_err("%s:ERROR kzalloc rx_skbuff_dma/rx_skbuff\n", __func__);
		return -ENOMEM;
	}

	if ((priv->tx_skbuff == NULL) || (priv->tx_page == NULL)) {
		pr_err("%s:ERROR kzalloc the tx_skbuff/tx_page\n", __func__);
		return -ENOMEM;
	}

	if ((priv->dma_rx == NULL) || (priv->dma_tx == NULL)) {
		pr_err("%s:ERROR allocating the DMA Tx/Rx desc\n", __func__);
		return -ENOMEM;
	}

	DBG(probe, INFO, "stmmac (%s) DMA desc rings: virt addr (Rx %p, "
	    "Tx %p)\n\tDMA phy addr (Rx 0x%08x, Tx 0x%08x)\n",
	    dev->name, priv->dma_rx, priv->dma_tx,
	    (unsigned int)priv->dma_rx_phy, (unsigned int)priv->dma_tx_phy);

	/* RX INITIALIZATION */
	DBG(probe, INFO, "stmmac: SKB addresses:\n"
	    "skb\t\tskb data\tdma data\n");

	for (i = 0; i < rxsize; i++) {
		struct dma_desc *p = priv->dma_rx + i;

		skb = netdev_alloc_skb_ip_align(dev, bfsize);
		if (unlikely(skb == NULL)) {
			pr_err("%s: Rx init fails; skb is NULL\n", __func__);
			return -ENOMEM;
		}
		priv->rx_skbuff[i] = skb;
		priv->rx_skbuff_dma[i] = dma_map_single(priv->device, skb->data,
							bfsize,
							DMA_FROM_DEVICE);

		p->des2 = priv->rx_skbuff_dma[i];
		DBG(probe, INFO, "[%p]\t[%p]\t[%x]\n", priv->rx_skbuff[i],
		    priv->rx_skbuff[i]->data, priv->rx_skbuff_dma[i]);
	}
	priv->cur_rx = 0;
	priv->dirty_rx = (unsigned int)(i - rxsize);
	priv->dma_buf_sz = bfsize;
	buf_sz = bfsize;

	/* TX INITIALIZATION */
	for (i = 0; i < txsize; i++) {
		priv->tx_skbuff[i] = NULL;
		priv->tx_page[i] = NULL;
		priv->dma_tx[i].des2 = 0;
	}
	priv->dirty_tx = 0;
	priv->cur_tx = 0;

	/* Clear the Rx/Tx descriptors */
	priv->hw->desc->init_rx_desc(priv->dma_rx, rxsize, dis_ic);
	priv->hw->desc->init_tx_desc(priv->dma_tx, txsize);

	/* Add multi-packet interrupt for receive */
	for (i = 0; i < rxsize; i++) {
		struct dma_desc *p = priv->dma_rx + i;

		if (i % TNK_RX_NAPI_LIMIT)
			p->des01.erx.disable_ic = 1;
	}

	if (netif_msg_hw(priv)) {
		pr_info("RX descriptor ring:\n");
		display_ring(priv->dma_rx, rxsize);
		pr_info("TX descriptor ring:\n");
		display_ring(priv->dma_tx, txsize);
	}

	return 0;
}

static void dma_free_rx_skbufs(struct stmmac_priv *priv)
{
	int i;

	if (priv->rx_skbuff == NULL)
		return;

	for (i = 0; i < priv->dma_rx_size; i++) {
		if (priv->rx_skbuff[i]) {
			dma_unmap_single(priv->device, priv->rx_skbuff_dma[i],
					 priv->dma_buf_sz, DMA_FROM_DEVICE);
			dev_kfree_skb_any(priv->rx_skbuff[i]);
		}
		priv->rx_skbuff[i] = NULL;
	}
}

static void dma_free_tx_skbufs(struct stmmac_priv *priv)
{
	int i;
	struct dma_desc *p;

	for (i = 0; i < priv->dma_tx_size; i++) {
		if (priv->dma_tx) {
			p = priv->dma_tx + i;
			if (p->des2)
				dma_unmap_single(priv->device, p->des2,
						priv->hw->desc->get_tx_len(p),
						DMA_TO_DEVICE);
		}
		if (priv->tx_skbuff && priv->tx_skbuff[i] != NULL) {
			dev_kfree_skb_any(priv->tx_skbuff[i]);
			priv->tx_skbuff[i] = NULL;
		} else if (priv->tx_page && priv->tx_page[i] != NULL) {
			put_page(priv->tx_page[i]);
			priv->tx_page[i] = NULL;
		}
	}
}

static void free_dma_desc_resources(struct stmmac_priv *priv)
{
	/* Release the DMA TX/RX socket buffers */
	dma_free_rx_skbufs(priv);
	dma_free_tx_skbufs(priv);

	/* Free the region of consistent memory previously allocated for
	 * the DMA */
	if (priv->dma_tx) {
		dma_free_coherent(priv->device,
				priv->dma_tx_size * sizeof(struct dma_desc),
				priv->dma_tx, priv->dma_tx_phy);
	}
	if (priv->dma_rx) {
		dma_free_coherent(priv->device,
				priv->dma_rx_size * sizeof(struct dma_desc),
				priv->dma_rx, priv->dma_rx_phy);
	}
	kfree(priv->rx_skbuff_dma);
	priv->rx_skbuff_dma = NULL;
	kfree(priv->rx_skbuff);
	priv->rx_skbuff = NULL;
	kfree(priv->tx_skbuff);
	priv->tx_skbuff = NULL;
	kfree(priv->tx_page);
	priv->tx_page = NULL;
}

/**
 *  stmmac_dma_operation_mode - HW DMA operation mode
 *  @priv : pointer to the private device structure.
 *  Description: it sets the DMA operation mode: tx/rx DMA thresholds
 *  or Store-And-Forward capability.
 */
static void stmmac_dma_operation_mode(struct stmmac_priv *priv)
{
	if (likely((priv->plat->tx_coe) && (!priv->no_csum_insertion))) {
		/* In case of GMAC, SF mode has to be enabled
		 * to perform the TX COE. This depends on:
		 * 1) TX COE if actually supported
		 * 2) There is no bugged Jumbo frame support
		 *    that needs to not insert csum in the TDES.
		 */
		priv->hw->dma->dma_mode(priv->dma_ioaddr, priv->dma_channel,
					SF_DMA_MODE, SF_DMA_MODE, rfa, rfd);
		tc = SF_DMA_MODE;
	} else
		priv->hw->dma->dma_mode(priv->dma_ioaddr, priv->dma_channel,
					tc, SF_DMA_MODE, rfa, rfd);
}

/**
 * stmmac_dma_tx_index:
 * @priv: private driver structure
 * Description: it returns the current DMA Tx Descriptor position
 */
static inline unsigned stmmac_dma_tx_index(struct stmmac_priv *priv)
{
	unsigned int dma_addr;

	/* Get the current ring position of the DMA engine
	 * Make sure that we don't overtake it */
	dma_addr =
	    readl(priv->dma_ioaddr + (priv->dma_channel * 0x100) +
		  DMA_CUR_TX_DESC_ADDR);
	return (dma_addr - priv->dma_tx_phy) / sizeof(struct dma_desc);
}

/**
 * stmmac_dma_rx_index:
 * @priv: private driver structure
 * Description: it returns the current DMA Rx Descriptor position
 */
static inline unsigned stmmac_dma_rx_index(struct stmmac_priv *priv)
{
	unsigned int dma_addr;

	/* Get the current ring position of the DMA engine
	 * Make sure that we don't overtake it */
	dma_addr =
	    readl(priv->dma_ioaddr + (priv->dma_channel * 0x100) +
		  DMA_CUR_RX_DESC_ADDR);
	pr_info("%s da=%x phy=%x sz=%d\n", __func__, dma_addr, priv->dma_rx_phy,
	       sizeof(struct dma_desc));

	return (dma_addr -
		(unsigned)priv->dma_rx_phy) / sizeof(struct dma_desc);
}

/**
 * stmmac_tx:
 * @priv: private driver structure
 * Description: it reclaims resources after transmission completes.
 */
static void stmmac_tx(struct stmmac_priv *priv)
{
	unsigned int txsize = priv->dma_tx_size;
	unsigned int hw_dma_index;

	spin_lock(&priv->tlock);

	hw_dma_index = stmmac_dma_tx_index(priv);

	while (priv->dirty_tx != priv->cur_tx) {
		int last;
		unsigned int entry = priv->dirty_tx % txsize;
		struct sk_buff *skb = priv->tx_skbuff[entry];
		struct dma_desc *p = priv->dma_tx + entry;

		/* Ensure that we don't overtake current DMA position */
		if (entry == hw_dma_index)
			break;

		/* Check if the descriptor is owned by the DMA. */
		if (priv->hw->desc->get_tx_owner(p))
			break;

		/* Verify tx error by looking at the last segment */
		last = priv->hw->desc->get_tx_ls(p);
		if (likely(last)) {
			int tx_error =
			    priv->hw->desc->tx_status(&priv->dev->stats,
						      &priv->xstats, p,
						      priv->dma_ioaddr,
						      priv->dma_channel);
			if (likely(tx_error == 0)) {
				priv->dev->stats.tx_packets++;
				priv->xstats.tx_pkt_n++;
			} else
				priv->dev->stats.tx_errors++;
		}
		TX_DBG("%s: curr %d, dirty %d\n", __func__,
		       priv->cur_tx, priv->dirty_tx);

		if (likely(p->des2))
			dma_unmap_single(priv->device, p->des2,
					 priv->hw->desc->get_tx_len(p),
					 DMA_TO_DEVICE);

		if (likely(skb != NULL)) {
			dev_kfree_skb(skb);
			priv->tx_skbuff[entry] = NULL;
		} else if (priv->tx_page[entry] != NULL) {
			put_page(priv->tx_page[entry]);
			priv->tx_page[entry] = NULL;
		}

		priv->hw->desc->release_tx_desc(p);

		entry = (++priv->dirty_tx) % txsize;
	}
	if (unlikely(netif_queue_stopped(priv->dev) &&
		     stmmac_tx_avail(priv) > STMMAC_TX_THRESH(priv))) {
		netif_tx_lock(priv->dev);
		if (netif_queue_stopped(priv->dev) &&
		    stmmac_tx_avail(priv) > STMMAC_TX_THRESH(priv)) {
			TX_DBG("%s: restart transmit\n", __func__);
			netif_wake_queue(priv->dev);
		}
		netif_tx_unlock(priv->dev);
	}

	spin_unlock(&priv->tlock);
}

static inline void stmmac_enable_irq(struct stmmac_priv *priv)
{
#ifdef CONFIG_STMMAC_TIMER
	if (likely(priv->tm->enable))
		priv->tm->timer_start(tmrate);
	else
#endif
		priv->hw->dma->enable_dma_irq(priv->dma_ioaddr,
					      priv->dma_channel);
	if (priv->dma_channel == 0)
		stm_proc.gmac[0].intr_enable = 1;
	else
		stm_proc.gmac[1].intr_enable = 1;
}

static inline void stmmac_disable_irq(struct stmmac_priv *priv)
{
#ifdef CONFIG_STMMAC_TIMER
	if (likely(priv->tm->enable))
		priv->tm->timer_stop();
	else
#endif
		priv->hw->dma->disable_dma_irq(priv->dma_ioaddr,
					       priv->dma_channel);
	if (priv->dma_channel == 0)
		stm_proc.gmac[0].intr_enable = 0;
	else
		stm_proc.gmac[1].intr_enable = 0;
}

static int stmmac_has_work(struct stmmac_priv *priv)
{
	unsigned int has_work = 0;
	int rxret, txret, tx_work = 0;

	rxret = priv->hw->desc->get_rx_owner(priv->dma_rx +
					     (priv->cur_rx %
					      priv->dma_rx_size));

	if (priv->dirty_tx != priv->cur_tx) {
		txret = priv->hw->desc->get_tx_owner(priv->dma_tx +
						     (priv->dirty_tx %
						      priv->dma_tx_size));

		if (!txret)
			tx_work = 1;
	}

	if (likely(!rxret || tx_work))
		has_work = 1;

	return has_work;
}

static void _stmmac_schedule(struct stmmac_priv *priv)
{
	if (likely(stmmac_has_work(priv))) {
		stmmac_disable_irq(priv);
		napi_schedule(&priv->napi);
	}
}

#ifdef CONFIG_STMMAC_TIMER
void stmmac_schedule(struct net_device *dev)
{
	struct stmmac_priv *priv = netdev_priv(dev);

	priv->xstats.sched_timer_n++;

	_stmmac_schedule(priv);
}

static void stmmac_no_timer_started(unsigned int x)
{;
};

static void stmmac_no_timer_stopped(void)
{;
};
#endif

/** stmmac_dma_stop */
static void stmmac_dma_stop(struct stmmac_priv *priv)
{
	int count, limit = 10000;

	/* TOE notice here !!!
	 * we adjust the sequence of disable MAC and DMA to make sure
	 * one port down does not affect the other port.
	 * Sequence is:
	 * disable MAC rx ---> wait time(N ms) ---> disable DMA rx
	 * ---> disable DMA tx ---> wait time(X ms) ---> disable MAC tx.
	 */

	/* Disable the MAC Rx/Tx */
	stmmac_disable_mac_rx(priv->ioaddr);

	mdelay(20);

	/*  Wait for current Rx frame to be written to memory */
	count = 0;
	while ((count < limit) &&
	       (readl(priv->ioaddr + GMAC_DEBUG) & GMAC_DEBUG_RX_FIFO_RD_CTRL))
		count++;
#ifdef STMMAC_DEBUG
	if (count == limit)
		pr_err
		    ("%s: Failed to stop Rx cleanly, debug register: 0x%08X\n",
		     __func__, readl(priv->ioaddr + GMAC_DEBUG));
#endif

	/*  Then disable Rx DMA */
	priv->hw->dma->stop_rx(priv->dma_ioaddr, priv->dma_channel);

	/* Stop TX/RX DMA and clear the descriptors */
	priv->hw->dma->stop_tx(priv->dma_ioaddr, priv->dma_channel);

	mdelay(15);

	/*  Wait for current Tx frame to complete transmission */
	count = 0;
	while ((count < limit) &&
	       (readl(priv->ioaddr + GMAC_DEBUG) & GMAC_DEBUG_TX_FRAME_CTRL))
		count++;
#ifdef STMMAC_DEBUG
	if (count == limit)
		pr_err
		    ("%s: Failed to stop Tx cleanly, debug register: 0x%08X\n",
		     __func__, readl(priv->ioaddr + GMAC_DEBUG));
#endif

	/* Disable the MAC Rx/Tx */
	stmmac_disable_mac_tx(priv->ioaddr);
}

/**
 * stmmac_tx_err:
 * @priv: pointer to the private device structure
 * Description: it cleans the descriptors and restarts the transmission
 * in case of errors.
 */
static void stmmac_tx_err(struct stmmac_priv *priv)
{
	int i;

	netif_stop_queue(priv->dev);

	/*  Stop DMA transfers gracefully */
	stmmac_dma_stop(priv);

	/*  Free Tx buffers and reset descriptors */
	dma_free_tx_skbufs(priv);
	for (i = 0; i < priv->dma_tx_size; i++)
		priv->hw->desc->release_tx_desc(priv->dma_tx + i);
	priv->hw->desc->init_tx_desc(priv->dma_tx, priv->dma_tx_size);
	priv->dirty_tx = priv->cur_tx = stmmac_dma_tx_index(priv);

	/*  Start Tx and Rx DMA, then restart the MAC Tx/Rx */
	priv->hw->dma->start_tx(priv->dma_ioaddr, priv->dma_channel);
	priv->hw->dma->start_rx(priv->dma_ioaddr, priv->dma_channel);
	stmmac_enable_mac(priv->ioaddr);

	priv->dev->stats.tx_errors++;
	netif_wake_queue(priv->dev);
}

static void stmmac_dma_interrupt(struct stmmac_priv *priv)
{
	int status;

	status =
	    priv->hw->dma->dma_interrupt(priv->dma_ioaddr, priv->dma_channel,
					 &priv->xstats);
	if (likely(status == handle_tx_rx))
		_stmmac_schedule(priv);

	else if (unlikely(status == tx_hard_error_bump_tc)) {
		/* Try to bump up the dma threshold on this failure */
		if (unlikely(tc != SF_DMA_MODE) && (tc <= 256)) {
			tc += 64;
			priv->hw->dma->dma_mode(priv->dma_ioaddr,
						priv->dma_channel, tc,
						SF_DMA_MODE, rfa, rfd);
			priv->xstats.threshold = tc;
		}
		stmmac_tx_err(priv);
	} else if (unlikely(status == tx_hard_error))
		stmmac_tx_err(priv);
}

static void stmmac_poll_func(unsigned long arg)
{
	struct net_device *dev = (struct net_device *)arg;
	struct stmmac_priv *priv = netdev_priv(dev);

	int ch = 0;
	unsigned long status;

	for (ch = 0; ch < TNK_NUM_GMACS; ch++) {
		status = readl(priv->ioaddr + (ch * 0x100) + DMA_STATUS);
		if (status & 0x680000) {
			writel(0x0, priv->ioaddr +
					(ch * 0x100) + DMA_XMT_POLL_DEMAND);
			writel(0x0, priv->ioaddr +
					(ch * 0x100) + DMA_RCV_POLL_DEMAND);
		}
	}

	if (hitoe) {
		int max_ch = TNK_NUM_GMACS + 1;
#if SWITCH_MULTI_INTR
		max_ch = TNK_NUM_GMACS + TOE_MULTI_INTR_NUM;
#endif
		for (ch = 2; ch < max_ch; ch++) {
			status = readl(priv->ioaddr +
					(ch * 0x100) + DMA_STATUS);
			if ((status & DMA_STATUS_RS_MASK) ==
				(0x4 << DMA_STATUS_RS_SHIFT)) {
#if SWITCH_MULTI_INTR
				tnkhw_rx_refill(ch - TNK_NUM_GMACS);
#else
				tnkhw_rx_refill();
#endif
			}
		}
	}

	mod_timer(&priv->poll_timer, jiffies + STMMAC_POLL_TIMER);
}

static void stmmac_check_func(unsigned long arg)
{
	struct net_device *dev = (struct net_device *)arg;
	struct stmmac_priv *priv = netdev_priv(dev);

	unsigned int dma_addr;
	unsigned long logic, cur_rx, dirty_rx;

	dma_addr = readl(priv->dma_ioaddr + (priv->dma_channel * 0x100) +
			DMA_CUR_RX_DESC_ADDR);

	cur_rx = priv->cur_rx % DMA_RX_SIZE;
	dirty_rx = priv->dirty_rx % DMA_RX_SIZE;
	logic = (dma_addr - (unsigned)priv->dma_rx_phy)
			/ sizeof(struct dma_desc);

	if ((cur_rx > dirty_rx) && (logic > dirty_rx) && (cur_rx > logic)) {
		if (priv->dma_channel == 0)
			atomic_inc(&stm_proc.gmac[0].out_of_order);
		else
			atomic_inc(&stm_proc.gmac[1].out_of_order);
	}

	mod_timer(&priv->check_timer, jiffies + STMMAC_POLL_TIMER);
}

/**
 *  stmmac_open - open entry point of the driver
 *  @dev : pointer to the device structure.
 *  Description:
 *  This function is the open entry point of the driver.
 *  Return value:
 *  0 on success and an appropriate (-)ve integer as defined in errno.h
 *  file on failure.
 */
static int stmmac_open(struct net_device *dev)
{
	struct stmmac_priv *priv = netdev_priv(dev);
	int ret;

	/* Check that the MAC address is valid.  If its not, refuse
	 * to bring the device up. The user must specify an
	 * address using the following linux command:
	 *      ifconfig eth0 hw ether xx:xx:xx:xx:xx:xx  */
	if (!is_valid_ether_addr(dev->dev_addr)) {
		random_ether_addr(dev->dev_addr);
		pr_warn("%s: generated random MAC address %pM\n", dev->name,
			   dev->dev_addr);
	}

	ret = stmmac_init_phy(dev);
	if (unlikely(ret)) {
		pr_err("%s: Cannot attach to PHY (error: %d)\n", __func__, ret);
		return ret;
	}
#ifdef CONFIG_STMMAC_TIMER
	priv->tm = kzalloc(sizeof(struct stmmac_timer *), GFP_KERNEL);
	if (unlikely(priv->tm == NULL)) {
		pr_err("%s: ERROR: timer memory alloc failed\n", __func__);
		return -ENOMEM;
	}
	priv->tm->freq = tmrate;

	/* Test if the external timer can be actually used.
	 * In case of failure continue without timer. */
	if (unlikely((stmmac_open_ext_timer(dev, priv->tm)) < 0)) {
		pr_warn("stmmaceth: cannot attach the external timer.\n");
		priv->tm->freq = 0;
		priv->tm->timer_start = stmmac_no_timer_started;
		priv->tm->timer_stop = stmmac_no_timer_stopped;
	} else
		priv->tm->enable = 1;
#endif

	/* Copy the MAC addr into the HW  */
	priv->hw->mac->set_umac_addr(priv->ioaddr, dev->dev_addr, 0);
	if (hitoe)
		/* Update the TOE engine also */
		tnkhw_macaddress_set(dev->dev_addr, priv->id);

	/* If required, perform hw setup of the bus. */
	if (priv->plat->bus_setup)
		priv->plat->bus_setup(priv->ioaddr);
	/* Initialize the MAC Core */
	priv->hw->mac->core_init(priv->ioaddr);

	/* Initialise the MMC (if present) to disable all interrupts. */
	writel(0xffffffff, priv->ioaddr + MMC_HIGH_INTR_MASK);
	writel(0xffffffff, priv->ioaddr + MMC_LOW_INTR_MASK);

	/* Extra statistics */
	memset(&priv->xstats, 0, sizeof(struct stmmac_extra_stats));
	priv->xstats.threshold = tc;

	/* Make sure NAPI is enabled before re-activating the
	 * DMA channels, and force a NAPI poll to ensure that
	 * the descriptor rings are replenished in case we
	 * missed an interrupt while bringing the interface down/up
	 */
	napi_enable(&priv->napi);
	napi_schedule(&priv->napi);

	/* Start the ball rolling... */
	DBG(probe, DEBUG, "%s: DMA RX/TX processes started...\n", dev->name);
	priv->hw->dma->start_tx(priv->dma_ioaddr, priv->dma_channel);
	priv->hw->dma->start_rx(priv->dma_ioaddr, priv->dma_channel);

#ifdef CONFIG_STMMAC_TIMER
	priv->tm->timer_start(tmrate);
#endif
	/* Dump DMA/MAC registers */
	if (netif_msg_hw(priv)) {
		priv->hw->mac->dump_regs(priv->ioaddr);
		priv->hw->dma->dump_regs(priv->dma_ioaddr, priv->dma_channel);
	}

	if (priv->phydev)
		phy_start(priv->phydev);

	init_timer(&priv->poll_timer);
	priv->poll_timer.function = stmmac_poll_func;
	priv->poll_timer.data = (unsigned long)dev;
	priv->poll_timer.expires = jiffies + STMMAC_POLL_TIMER;
	add_timer(&priv->poll_timer);



	init_timer(&priv->check_timer);
	priv->check_timer.function = stmmac_check_func;
	priv->check_timer.data = (unsigned long)dev;
	priv->check_timer.expires = jiffies + STMMAC_POLL_TIMER;
	add_timer(&priv->check_timer);

	/* Enable the MAC Rx/Tx */
	stmmac_enable_mac(priv->ioaddr);

	netif_start_queue(dev);

	return 0;
}

/**
 *  stmmac_release - close entry point of the driver
 *  @dev : device pointer.
 *  Description:
 *  This is the stop entry point of the driver.
 */
static int stmmac_release(struct net_device *dev)
{
	struct stmmac_priv *priv = netdev_priv(dev);

#ifdef TNK_BONDING
	if (hitoe)
		tnkhw_bonding_setstatus_slave(priv->id, 0);
#endif

	del_timer_sync(&priv->poll_timer);
	del_timer_sync(&priv->check_timer);

	/* Stop and disconnect the PHY */
	if (priv->phydev) {
		phy_stop(priv->phydev);
		phy_disconnect(priv->phydev);
		priv->phydev = NULL;
	}

	netif_stop_queue(dev);

#ifdef CONFIG_STMMAC_TIMER
	/* Stop and release the timer */
	stmmac_close_ext_timer();
	if (priv->tm != NULL)
		kfree(priv->tm);
#endif

	/*  Stop DMA transfers gracefully */
	stmmac_dma_stop(priv);

	napi_disable(&priv->napi);

	netif_carrier_off(dev);

	return 0;
}

static void stmmac_proc_gmac(struct seq_file *s, int index, char *dir,
			     unsigned int curr,
			     unsigned int dirty,
			     unsigned int logic,
			     int size, struct dma_desc *p, uint32_t phy)
{
	int i;
	int low;
	int high;
	int count;
	struct tmp_s {
		u64 a;
		unsigned int b;
		unsigned int c;
	};

	count = atomic_read(&stm_proc.gmac[index].out_of_order);

	seq_printf(s, "%s %s for %u\n", __func__, dir, index);
	seq_printf(s, "GMAC%u stmmac %s: descriptor ring:\n", index, dir);
	seq_printf(s, "GMAC%u cur=%u (%u)\n", index, curr, curr % size);
	seq_printf(s, "GMAC%u dirty=%u (%u)\n", index, dirty, dirty % size);
	seq_printf(s, "GMAC%u logic=%u\n", index, logic);
	seq_printf(s, "GMAC%u dirty count=%u (of %u)\n", index, curr - dirty,
		   size);

	seq_printf(s, "GMAC%u out_of_order=%d\n", index, count);

	/*  curr %= size; */
	/*  dirty %= size; */

	low = min_t(int, curr, dirty);
	high = max_t(int, curr, dirty);

	low = max_t(int, low - 2, 0);
	high = min_t(int, high + 2, low + size - 1);

	for (i = low; i <= high; i++) {
		struct tmp_s *x = (struct tmp_s *)(p + (i % size));
		seq_printf(s,
			   "\t%3d [0x%08x] / [0x%08X]: DES0=0x%08x DES1=0x%08x BUF1=0x%08x BUF2=0x%08x",
			   (i % size),
			   (unsigned int)virt_to_phys(&p[(i % size)]),
			   (uint32_t) phy +
			   (i % size) * sizeof(struct dma_desc),
			   (unsigned int)(x->a), (unsigned int)((x->a) >> 32),
			   x->b, x->c);
		if (curr == i)
			seq_printf(s, " <= cur");
		if (dirty == i)
			seq_printf(s, " <= dirty");
		if ((i % size) == logic)
			seq_printf(s, " <= logic");
		seq_printf(s, "\n");
	}
}

void stmmac_proc(struct seq_file *s)
{
	int i;

	for (i = TNK_GMAC0_ID; i < TNK_NUM_GMACS; i++) {
		struct net_device *dev = stmmac_device_list[i];
		struct stmmac_priv *priv = netdev_priv(dev);

		stmmac_proc_gmac(s, i, "rx",
				 priv->cur_rx,
				 priv->dirty_rx,
				 stmmac_dma_rx_index(priv),
				 priv->dma_rx_size,
				 priv->dma_rx, priv->dma_rx_phy);

		stmmac_proc_gmac(s, i, "tx",
				 priv->cur_tx,
				 priv->dirty_tx,
				 stmmac_dma_tx_index(priv),
				 priv->dma_tx_size,
				 priv->dma_tx, priv->dma_tx_phy);
	}

	for (i = 0; i < 2; i++) {
		seq_printf(s, "gmac%d intr_enable=%d\n", i,
			   stm_proc.gmac[i].intr_enable);
		seq_printf(s, "gmac%d interrupts=%d\n", i,
			   stm_proc.gmac[i].interrupts);
		seq_printf(s, "gmac%d rx=%d\n", i, stm_proc.gmac[i].rx);
		seq_printf(s, "gmac%d rxfill=%d\n", i, stm_proc.gmac[i].rxfill);
	}

	seq_printf(s, "polls_done=%d\n", stm_proc.polls_done);
	seq_printf(s, "interrupts=%d\n", stm_proc.interrupts);

	for (i = 0; i < STMMAC_CPU_CORE_NUM; i++) {
		seq_printf(s, "cpu %d irq invokes=%d\n", i,
			   stm_proc.cpu[i].irq);
		seq_printf(s, "cpu %d softirq invokes=%d\n", i,
			   stm_proc.cpu[i].softirq);
		seq_printf(s, "cpu %d other invokes=%d\n", i,
			   stm_proc.cpu[i].other);
		seq_printf(s, "cpu %d polls=%d\n", i, stm_proc.cpu[i].polls);
		seq_printf(s, "cpu %d xmits=%d\n", i, stm_proc.cpu[i].xmits);
	}

	seq_printf(s, "max simultaneous rx=%d\n", stm_proc.max_rx_active);
	seq_printf(s, "max simultaneous tx=%d\n", stm_proc.max_tx_active);
}

/* To perform emulated hardware segmentation on skb.
 */
static int stmmac_sw_tso(struct stmmac_priv *priv, struct sk_buff *skb)
{
	struct sk_buff *segs, *curr_skb;
	int gso_segs = skb_shinfo(skb)->gso_segs;

	/* Estimate the number of fragments in the worst case */
	if (unlikely(stmmac_tx_avail(priv) < gso_segs)) {
		netif_stop_queue(priv->dev);
		TX_DBG(KERN_ERR "%s: TSO BUG! Tx Ring full when queue awake\n",
		       __func__);
		if (stmmac_tx_avail(priv) < gso_segs)
			return NETDEV_TX_BUSY;

		netif_wake_queue(priv->dev);
	}
	TX_DBG("\tstmmac_sw_tso: segmenting: skb %p (len %d)\n", skb, skb->len);

	segs = skb_gso_segment(skb, priv->dev->features & ~NETIF_F_TSO);
	if (IS_ERR(segs))
		goto sw_tso_end;

	do {
		curr_skb = segs;
		segs = segs->next;
		TX_DBG("\t\tcurrent skb->len: %d, *curr %p,"
		       "*next %p\n", curr_skb->len, curr_skb, segs);
		curr_skb->next = NULL;
		stmmac_xmit(curr_skb, priv->dev);
	} while (segs);

sw_tso_end:
	dev_kfree_skb(skb);

	return NETDEV_TX_OK;
}

static unsigned int stmmac_handle_jumbo_frames(struct sk_buff *skb,
					       struct net_device *dev,
					       int csum_insertion)
{
	struct stmmac_priv *priv = netdev_priv(dev);
	unsigned int nopaged_len = skb_headlen(skb);
	unsigned int txsize = priv->dma_tx_size;
	unsigned int entry = priv->cur_tx % txsize;
	unsigned int advanced = 0;
	struct dma_desc *desc = priv->dma_tx + entry;

	if (nopaged_len > BUF_SIZE_8KiB) {

		int buf2_size = nopaged_len - BUF_SIZE_8KiB;

		desc->des2 = dma_map_single(priv->device, skb->data,
					    BUF_SIZE_8KiB, DMA_TO_DEVICE);
		priv->hw->desc->prepare_tx_desc(desc, 1, BUF_SIZE_8KiB,
						csum_insertion);

		entry = (entry + 1) % txsize;
		advanced++;
		desc = priv->dma_tx + entry;

		desc->des2 = dma_map_single(priv->device,
					    skb->data + BUF_SIZE_8KiB,
					    buf2_size, DMA_TO_DEVICE);
		priv->hw->desc->prepare_tx_desc(desc, 0, buf2_size,
						csum_insertion);
		priv->hw->desc->set_tx_owner(desc);
		priv->tx_skbuff[entry] = NULL;
		priv->tx_page[entry] = NULL;
	} else {
		desc->des2 = dma_map_single(priv->device, skb->data,
					    nopaged_len, DMA_TO_DEVICE);
		priv->hw->desc->prepare_tx_desc(desc, 1, nopaged_len,
						csum_insertion);
	}
	return advanced;
}

/**
 *  stmmac_xmit:
 *  @skb : the socket buffer
 *  @dev : device pointer
 *  Description : Tx entry point of the driver.
 */
static netdev_tx_t stmmac_xmit(struct sk_buff *skb, struct net_device *dev)
{
	struct stmmac_priv *priv = netdev_priv(dev);
	unsigned int txsize = priv->dma_tx_size;
	unsigned int entry, count = 0;
	int i, csum_insertion = 0;
	int nfrags = skb_shinfo(skb)->nr_frags;
	struct dma_desc *desc, *first;
#ifdef TNK_BONDING
	struct iphdr *iph = ip_hdr(skb);
#endif
	stmmac_xmit_begin();
	pr_debug("%s called\n", __func__);

	dev->trans_start = jiffies;
	if (unlikely(stmmac_tx_avail(priv) < nfrags + 1)) {
		if (!netif_queue_stopped(dev)) {
			netif_stop_queue(dev);
			/* This is a hard error, log it. */
			pr_err("%s: BUG! Tx Ring full when queue awake\n",
			       __func__);
		}
		stmmac_xmit_end();
		return NETDEV_TX_BUSY;
	}
#ifdef STMMAC_XMIT_DEBUG
	if ((skb->len > ETH_FRAME_LEN) || nfrags)
		pr_info("stmmac xmit:\n"
			"\tskb addr %p - len: %d - nopaged_len: %d\n"
			"\tn_frags: %d - ip_summed: %d - %s gso\n",
			skb, skb->len, skb_headlen(skb), nfrags, skb->ip_summed,
			!skb_is_gso(skb) ? "isn't" : "is");
#endif

	if (unlikely(skb_is_gso(skb))) {
		stmmac_xmit_end();
		return stmmac_sw_tso(priv, skb);
	}

	spin_lock(&priv->tlock);

	if (likely((skb->ip_summed == CHECKSUM_PARTIAL))) {
		if (unlikely((!priv->plat->tx_coe) ||
			     (priv->no_csum_insertion)))
			skb_checksum_help(skb);
		else
			csum_insertion = 1;
	}

	/* skb_checksum_help() may linear skb in linux-3.10.y.
	 * do_tcp_sendpages() set SKBTX_SHARED_FRAG
	 *	in skb_shinfo(skb)->tx_flags.
	 * skb_checksum_help() will call __skb_linearize().
	 * so nfrags may be changed if software do checksum calculate.
	 */
	nfrags = skb_shinfo(skb)->nr_frags;
#ifdef TNK_BONDING
	iph = ip_hdr(skb);
#endif

	entry = priv->cur_tx % txsize;

	desc = priv->dma_tx + entry;
	first = desc;

#ifdef STMMAC_XMIT_DEBUG
	if ((nfrags > 0) || (skb->len > ETH_FRAME_LEN))
		pr_debug("stmmac xmit: skb len: %d, nopaged_len: %d,\n"
			 "\t\tn_frags: %d, ip_summed: %d\n",
			 skb->len, skb_headlen(skb), nfrags, skb->ip_summed);
#endif
	priv->tx_skbuff[entry] = skb;
	priv->tx_page[entry] = NULL;
	if (unlikely(skb->len >= BUF_SIZE_4KiB)) {
		count += stmmac_handle_jumbo_frames(skb, dev, csum_insertion);
		entry = (entry + count) % txsize;
		desc = priv->dma_tx + entry;
	} else {
		unsigned int nopaged_len = skb_headlen(skb);
		desc->des2 = dma_map_single(priv->device, skb->data,
					    nopaged_len, DMA_TO_DEVICE);
		priv->hw->desc->prepare_tx_desc(desc, 1, nopaged_len,
						csum_insertion);
	}
	count++;

	for (i = 0; i < nfrags; i++) {
		skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
		int len = frag->size;

		entry = (entry + 1) % txsize;
		desc = priv->dma_tx + entry;

		TX_DBG("\t[entry %d] segment len: %d\n", entry, len);
		desc->des2 = dma_map_page(priv->device, skb_frag_page(frag),
					  frag->page_offset,
					  len, DMA_TO_DEVICE);
		priv->tx_skbuff[entry] = NULL;
		priv->tx_page[entry] = skb_frag_page(frag);
		get_page(skb_frag_page(frag));
#ifdef TNK_BONDING
		/* add for toe bonding about IGMP and ARP data */
		if (hitoe) {
			if (((iph->protocol == IPPROTO_IGMP) &&
				(skb->protocol == htons(ETH_P_IP)))
				|| (skb->protocol == htons(ETH_P_ARP)))
				priv->hw->desc->set_tx_igmp(desc);
			else
				priv->hw->desc->clean_tx_igmp(desc);
		}
#endif
		priv->hw->desc->prepare_tx_desc(desc, 0, len, csum_insertion);
		priv->hw->desc->set_tx_owner(desc);
	}
	count += nfrags;

	/* Interrupt on completition only for the latest segment */
	priv->hw->desc->close_tx_desc(desc);

#ifdef CONFIG_STMMAC_TIMER
	/* Clean IC while using timer */
	if (likely(priv->tm->enable))
		priv->hw->desc->clear_tx_ic(desc);
#endif
#ifdef TNK_BONDING
	/* add for toe bonding about IGMP and ARP data */
	if (hitoe) {
		if (((iph->protocol == IPPROTO_IGMP) &&
					(skb->protocol == htons(ETH_P_IP)))
				|| (skb->protocol == htons(ETH_P_ARP)))
			priv->hw->desc->set_tx_igmp(first);
		else
			priv->hw->desc->clean_tx_igmp(first);
	}
#endif
	/* To avoid raise condition */
	priv->hw->desc->set_tx_owner(first);

	/* Don't move cur_tx forward until all descriptors have been filled */
	priv->cur_tx += count;

#ifdef STMMAC_XMIT_DEBUG
	if (netif_msg_pktdata(priv)) {
		pr_info("stmmac xmit: current=%d, dirty=%d, entry=%d, "
			"first=%p, nfrags=%d\n",
			(priv->cur_tx % txsize), (priv->dirty_tx % txsize),
			entry, first, nfrags);
		display_ring(priv->dma_tx, txsize);
		pr_info(">>> frame to be transmitted: ");
		print_pkt(skb->data, skb->len);
	}
#endif

	if (unlikely(stmmac_tx_avail(priv) <= (MAX_SKB_FRAGS + 1))) {
		TX_DBG("%s: stop transmitted packets\n", __func__);
		netif_stop_queue(dev);
	}

	dev->stats.tx_bytes += skb->len;

	/* This barrier is important here.  It is required to ensure
	 * the ARM CPU flushes it's DMA write buffers before proceeding
	 * to the next instruction, to ensure that the TOE will see
	 * our descriptor changes in memory */
	STMMAC_SYNC_BARRIER();
	priv->hw->dma->enable_dma_transmission(priv->dma_ioaddr,
					       priv->dma_channel);

	spin_unlock(&priv->tlock);

	stmmac_xmit_end();

	return NETDEV_TX_OK;
}

static inline void stmmac_rx_refill(struct stmmac_priv *priv)
{
	unsigned int rxsize = priv->dma_rx_size;
	int bfsize = priv->dma_buf_sz;
	struct dma_desc *p = priv->dma_rx;
	int refilled = 0;
	unsigned long long bitwise_bypass;
	unsigned long flags;

	bitwise_bypass = priv->cur_rx + 0x100000000ull;

	for (; (((priv->cur_rx >= priv->dirty_rx) &&
			(priv->cur_rx > priv->dirty_rx + 2)) ||
			((priv->cur_rx < priv->dirty_rx) &&
			(bitwise_bypass > priv->dirty_rx + 2)));) {

		unsigned int entry = priv->dirty_rx % rxsize;

		priv->dirty_rx++;

		if (priv->hw->desc->get_rx_owner(p + entry)) {
			priv->dirty_rx--;
			break;
		}

		if (!priv->hw->desc->get_rx_curr_flag(p + entry)
			|| priv->hw->desc->get_rx_dirty_flag(p + entry)) {
			priv->dirty_rx--;
			break;
		}

		if (likely(priv->rx_skbuff[entry] == NULL)) {
			struct sk_buff *skb;

			skb = netdev_alloc_skb_ip_align(priv->dev, bfsize);

			if (unlikely(skb == NULL)) {
				priv->dirty_rx--;
				break;
			}
			priv->rx_skbuff[entry] = skb;
			priv->rx_skbuff_dma[entry] =
			    dma_map_single(priv->device, skb->data, bfsize,
					   DMA_FROM_DEVICE);

			(p + entry)->des2 = priv->rx_skbuff_dma[entry];
			RX_DBG(KERN_INFO "\trefill entry #%d\n", entry);
		}
		stm_proc.gmac[priv->dma_channel].rxfill++;

		/* barrier here because hardware may read this desc
		 * before desc is right configured.
		 */
		STMMAC_SYNC_BARRIER();

		priv->hw->desc->set_rx_owner(p + entry);
		refilled = 1;
		spin_lock_irqsave(&priv->rxlock, flags);
		if (priv->hw->desc->get_rx_curr_flag(p + entry)) {
			priv->hw->desc->clear_rx_curr_flag(p + entry);
			priv->hw->desc->set_rx_dirty_flag(p + entry);
		} else
			pr_err("%s dirty point has passed current point,line = %d\n",
					__func__, __LINE__);
		spin_unlock_irqrestore(&priv->rxlock, flags);
	}

	if (refilled) {
		/* This barrier is important here.  It is required to ensure
		 * the ARM CPU flushes it's DMA write buffers before proceeding
		 * to the next instruction, to ensure that the TOE will see
		 * our descriptor changes in memory */
		STMMAC_SYNC_BARRIER();
		priv->hw->dma->enable_dma_receive(priv->dma_ioaddr,
						  priv->dma_channel);
	}
}

static int stmmac_rx(struct stmmac_priv *priv, int limit)
{
	unsigned int rxsize = priv->dma_rx_size;
	unsigned int entry = priv->cur_rx % rxsize;
	unsigned int next_entry;
	unsigned int count = 0;
	struct dma_desc *p = priv->dma_rx + entry;
	struct dma_desc *p_next;
	unsigned long flags;

#ifdef STMMAC_RX_DEBUG
	if (netif_msg_hw(priv)) {
		pr_debug(">>> stmmac_rx: descriptor ring:\n");
		display_ring(priv->dma_rx, rxsize);
	}
#endif

	if (unlikely((limit < 0) || (limit > rxsize)))
		limit = rxsize;

	count = 0;
	while (!priv->hw->desc->get_rx_owner(p)
			&& !priv->hw->desc->get_rx_curr_flag(p)
			&& priv->hw->desc->get_rx_dirty_flag(p)) {
		int status;

		if (count >= limit)
			break;

		count++;

		stm_proc.gmac[priv->dma_channel].rx++;
		next_entry = (++priv->cur_rx) % rxsize;
		p_next = priv->dma_rx + next_entry;
		prefetch(p_next);

		/* read the status of the incoming frame */
		status = (priv->hw->desc->rx_status(&priv->dev->stats,
						    &priv->xstats, p));
		if (unlikely(status == discard_frame))
			priv->dev->stats.rx_errors++;
		else {
			struct sk_buff *skb;
			int frame_len;

			frame_len = priv->hw->desc->get_rx_frame_len(p);
			/* ACS is set; GMAC core strips PAD/FCS for IEEE 802.3
			 * Type frames (LLC/LLC-SNAP) */
			if (unlikely(status != llc_snap))
				frame_len -= ETH_FCS_LEN;
#ifdef STMMAC_RX_DEBUG
			if (frame_len > ETH_FRAME_LEN)
				pr_debug("\tRX frame size %d, COE status: %d\n",
					 frame_len, status);

			if (netif_msg_hw(priv))
				pr_debug("\tdesc: %p [entry %d] buff=0x%x\n",
					 p, entry, p->des2);
#endif
			/* receive packet length too long, drop it */
			if (frame_len > DMA_BUFFER_DESC_SIZE) {
				priv->dev->stats.rx_errors++;
				goto get_next_desc;
			}

			skb = priv->rx_skbuff[entry];
			if (unlikely(!skb)) {
				pr_err("%s: Inconsistent Rx descriptor chain\n",
				       priv->dev->name);
				priv->dev->stats.rx_dropped++;
				spin_lock_irqsave(&priv->rxlock, flags);
				if (priv->hw->desc->get_rx_dirty_flag(p)) {
					priv->hw->desc->clear_rx_dirty_flag(p);
					priv->hw->desc->set_rx_curr_flag(p);
				} else
					pr_err("%s line %d dirty point should be set"
							"here is wrong.\n",
							__func__, __LINE__);
				spin_unlock_irqrestore(&priv->rxlock, flags);
				break;
			}
			prefetch(skb->data - NET_IP_ALIGN);
			priv->rx_skbuff[entry] = NULL;

			skb_put(skb, frame_len);
			dma_unmap_single(priv->device,
					 priv->rx_skbuff_dma[entry],
					 priv->dma_buf_sz, DMA_FROM_DEVICE);
#ifdef STMMAC_RX_DEBUG
			if (netif_msg_pktdata(priv)) {
				pr_info(" frame received (%dbytes)", frame_len);
				print_pkt(skb->data, frame_len);
			}
#endif
			skb->protocol = eth_type_trans(skb, priv->dev);
			skb->dev = priv->dev;

#if 0
			/* TODO: stmmac logic bug, please fix next version.
			 * Once we use TOE, we must disable stmmac rx checksum
			 * offload, so we choose a different branch
			 * to receive skb.
			 */
			if (!priv->rx_coe || (status == csum_none)) {
#else
			if (unlikely(status == csum_none)) {
#endif
				/* always for the old mac 10/100 */
				skb_checksum_none_assert(skb);
				netif_receive_skb(skb);
			} else {
				skb->ip_summed = CHECKSUM_UNNECESSARY;
				napi_gro_receive(&priv->napi, skb);
			}

			priv->dev->stats.rx_packets++;
			priv->dev->stats.rx_bytes += frame_len;
		}
get_next_desc:
		spin_lock_irqsave(&priv->rxlock, flags);
		if (priv->hw->desc->get_rx_dirty_flag(p)) {
			priv->hw->desc->clear_rx_dirty_flag(p);
			priv->hw->desc->set_rx_curr_flag(p);
		} else
			pr_err("%s dirty point should be set,here is wrong\n",
					__func__);

		spin_unlock_irqrestore(&priv->rxlock, flags);
		entry = next_entry;
		p = p_next;	/* use prefetched values */
	}

	stmmac_rx_refill(priv);

	priv->xstats.rx_pkt_n += count;

	return count;
}

/**
 *  stmmac_poll - stmmac poll method (NAPI)
 *  @napi : pointer to the napi structure.
 *  @budget : maximum number of packets that the current CPU can receive from
 *	      all interfaces.
 *  Description :
 *   This function implements the the reception process.
 *   Also it runs the TX completion thread
 */
static int stmmac_poll(struct napi_struct *napi, int budget)
{
	struct stmmac_priv *priv = container_of(napi, struct stmmac_priv, napi);
	int work_done = 0;

	stmmac_poll_begin();

	priv->xstats.poll_n++;
	stmmac_tx(priv);
	work_done = stmmac_rx(priv, budget);

/* changed for softirq 99.9% on demo board 2011-10-24 */
	if (work_done < budget) {
		stm_proc.polls_done++;
		napi_complete(napi);
		stmmac_enable_irq(priv);
	}

	stmmac_poll_end();
	return work_done;
}

/**
 *  stmmac_tx_timeout
 *  @dev : Pointer to net device structure
 *  Description: this function is called when a packet transmission fails to
 *   complete within a reasonable tmrate. The driver will mark the error in the
 *   netdev structure and arrange for the device to be reset to a sane state
 *   in order to transmit a new packet.
 */
static void stmmac_tx_timeout(struct net_device *dev)
{
	struct stmmac_priv *priv = netdev_priv(dev);

	stm_proc.tx_timeouts++;
	/* Clear Tx resources and restart transmitting again */
	stmmac_tx_err(priv);
}

/* Configuration changes (passed on by ifconfig) */
static int stmmac_config(struct net_device *dev, struct ifmap *map)
{
	if (dev->flags & IFF_UP)	/* can't act on a running interface */
		return -EBUSY;

	/* Don't allow changing the I/O address */
	if (map->base_addr != dev->base_addr) {
		pr_warn("%s: can't change I/O address\n", dev->name);
		return -EOPNOTSUPP;
	}

	/* ignore other fields */
	return 0;
}

/**
 *  stmmac_multicast_list - entry point for multicast addressing
 *  @dev : pointer to the device structure
 *  Description:
 *  This function is a driver entry point which gets called by the kernel
 *  whenever multicast addresses must be enabled/disabled.
 *  Return value:
 *  void.
 */
static void stmmac_multicast_list(struct net_device *dev)
{
	struct stmmac_priv *priv = netdev_priv(dev);

	spin_lock(&priv->lock);
	priv->hw->mac->set_filter(dev);
	spin_unlock(&priv->lock);
}

/**
 *  stmmac_change_mtu - entry point to change MTU size for the device.
 *  @dev : device pointer.
 *  @new_mtu : the new MTU size for the device.
 *  Description: the Maximum Transfer Unit (MTU) is used by the network layer
 *  to drive packet transmission. Ethernet has an MTU of 1500 octets
 *  (ETH_DATA_LEN). This value can be changed with ifconfig.
 *  Return value:
 *  0 on success and an appropriate (-)ve integer as defined in errno.h
 *  file on failure.
 */
static int stmmac_change_mtu(struct net_device *dev, int new_mtu)
{
	struct stmmac_priv *priv = netdev_priv(dev);
	int max_mtu;

	if (netif_running(dev)) {
		pr_err("%s: must be stopped to change its MTU\n", dev->name);
		return -EBUSY;
	}
#ifdef TNK_JUMBO_FRAMES_SUPPORTED
	if (priv->plat->has_gmac)
		max_mtu = JUMBO_LEN;
	else
#endif
		max_mtu = ETH_DATA_LEN;

	if ((new_mtu < 46) || (new_mtu > max_mtu)) {
		pr_err("%s: invalid MTU, max MTU is: %d\n", dev->name, max_mtu);
		return -EINVAL;
	}

	/* Some GMAC devices have a bugged Jumbo frame support that
	 * needs to have the Tx COE disabled for oversized frames
	 * (due to limited buffer sizes). In this case we disable
	 * the TX csum insertionin the TDES and not use SF. */
	if ((priv->plat->bugged_jumbo) && (priv->dev->mtu > ETH_DATA_LEN))
		priv->no_csum_insertion = 1;
	else
		priv->no_csum_insertion = 0;

	dev->mtu = new_mtu;

	return 0;
}

#define TNK_INTR_STAT_GMAC0_DATA \
	(TNK_MASK_INTR_STAT_DMA_CH0 << TNK_OFFSET_INTR_STAT_DMA_CH0)
#define TNK_INTR_STAT_GMAC0_CTRL \
	(TNK_MASK_INTR_STAT_GMAC0 << TNK_OFFSET_INTR_STAT_GMAC0)
#define TNK_INTR_STAT_GMAC1_DATA \
	(TNK_MASK_INTR_STAT_DMA_CH1 << TNK_OFFSET_INTR_STAT_DMA_CH1)
#define TNK_INTR_STAT_GMAC1_CTRL \
	(TNK_MASK_INTR_STAT_GMAC1 << TNK_OFFSET_INTR_STAT_GMAC1)
#define TNK_INTR_GROUP_GMAC0 \
	(TNK_INTR_STAT_GMAC0_DATA | TNK_INTR_STAT_GMAC0_CTRL)
#define TNK_INTR_GROUP_GMAC1 \
	(TNK_INTR_STAT_GMAC1_DATA | TNK_INTR_STAT_GMAC1_CTRL)

#if SWITCH_RECV_LRO
#define TNK_INTR_GROUP_TOE \
	((TNK_MASK_INTR_STAT_DMA_TTX_ACK << TNK_OFFSET_INTR_STAT_DMA_TTX_ACK) \
	 | (TNK_MASK_INTR_STAT_DMA_TTX_ERR << TNK_OFFSET_INTR_STAT_DMA_TTX_ERR)\
	 | (TNK_MASK_INTR_STAT_DMA_CH2 << TNK_OFFSET_INTR_STAT_DMA_CH2)	\
	 | (TNK_MASK_INTR_STAT_TOE << TNK_OFFSET_INTR_STAT_TOE) \
	 | (TNK_MASK_INTR_RX_LRO0 << TNK_OFFSET_INTR_RX_LRO0))

#else
#define TNK_INTR_GROUP_TOE \
	((TNK_MASK_INTR_STAT_DMA_TTX_ACK << TNK_OFFSET_INTR_STAT_DMA_TTX_ACK) \
	 | (TNK_MASK_INTR_STAT_DMA_TTX_ERR << TNK_OFFSET_INTR_STAT_DMA_TTX_ERR)\
	 | (TNK_MASK_INTR_STAT_DMA_CH2 << TNK_OFFSET_INTR_STAT_DMA_CH2)	\
	 | (TNK_MASK_INTR_STAT_TOE << TNK_OFFSET_INTR_STAT_TOE))
#endif

static irqreturn_t stmmac_interrupt(int irq, void *arg)
{
	struct net_device *dev;
	struct stmmac_priv *priv;

#if SWITCH_MULTI_INTR
	if (irq == SYNOP_GMAC_IRQNUM) {
#endif
		uint32_t int_status;

		int_status = readl(stmmac_base_ioaddr + TNK_REG_INTR_STAT);
		stm_proc.interrupts++;
		/*  GMAC 0 */
		if (int_status & TNK_INTR_GROUP_GMAC0) {
			stm_proc.gmac[0].interrupts++;
			dev = stmmac_device_list[TNK_GMAC0_ID];
			if (!dev) {
				pr_err("GMAC0 dev not yet initialised\n");
				goto handled;
			}
			priv = netdev_priv(dev);
			if (!priv)
				pr_err("GMAC0 priv not yet initialised\n");
			else {
				if (int_status & TNK_INTR_STAT_GMAC0_DATA)
					stmmac_dma_interrupt(priv);

				if ((int_status & TNK_INTR_STAT_GMAC0_CTRL)
						&& likely(priv->plat->has_gmac))
					priv->hw->mac->
						host_irq_status((void __iomem *)
								dev->base_addr);
			}
		}

#ifdef CONFIG_STMMAC_DUAL_MAC
		/*  GMAC 1 */
		if (int_status & TNK_INTR_GROUP_GMAC1) {
			stm_proc.gmac[1].interrupts++;
			dev = stmmac_device_list[1];
			if (!dev) {
				pr_err("GMAC1 dev not yet initialised\n");
				goto handled;
			}
			priv = netdev_priv(dev);
			if (!priv)
				pr_err("GMAC0 priv not yet initialised\n");
			else {
				if (int_status & TNK_INTR_STAT_GMAC1_DATA)
					stmmac_dma_interrupt(priv);

				if ((int_status & TNK_INTR_STAT_GMAC1_CTRL)
						&& likely(priv->plat->has_gmac))
					priv->hw->mac->
						host_irq_status((void __iomem *)
								dev->base_addr);
			}
		}
#endif

		if (hitoe && (int_status & TNK_INTR_GROUP_TOE))
			/*  TOE */
			tnkhw_interrupt(int_status & TNK_INTR_GROUP_TOE);
#if SWITCH_MULTI_INTR
	} else if (hitoe) {
		uint32_t int_status;
		int i;
		for (i = 1; i < TOE_MULTI_INTR_NUM; i++) {
			if (irq == stmmac_irq_num[i]) {
				int_status = readl(stmmac_base_ioaddr +
					TNK_REG_INTR1_STAT + (i-1) * 0x8);
				tnkhw_channel_interrupt(i, int_status);
			}
		}
	}
#endif
handled:
	return IRQ_HANDLED;
}

#ifdef CONFIG_NET_POLL_CONTROLLER
/* Polling receive - used by NETCONSOLE and other diagnostic tools
 * to allow network I/O with interrupts disabled. */
static void stmmac_poll_controller(struct net_device *dev)
{
	struct stmmac_priv *priv = netdev_priv(dev);

	disable_irq(dev->irq);

	if (priv->plat->has_gmac)
		/* To handle GMAC own interrupts */
		priv->hw->mac->host_irq_status((void __iomem *)dev->base_addr);

	stmmac_dma_interrupt(priv);

	enable_irq(dev->irq);
}
#endif

/**
 *  stmmac_ioctl - Entry point for the Ioctl
 *  @dev: Device pointer.
 *  @rq: An IOCTL specefic structure, that can contain a pointer to
 *  a proprietary structure used to pass information to the driver.
 *  @cmd: IOCTL command
 *  Description:
 *  Currently there are no special functionality supported in IOCTL, just the
 *  phy_mii_ioctl(...) can be invoked.
 */
static int stmmac_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
{
	struct stmmac_priv *priv = netdev_priv(dev);
	int ret;

	if (!netif_running(dev))
		return -EINVAL;

	if (!priv->phydev)
		return -EINVAL;

	spin_lock(&priv->lock);
	ret = phy_mii_ioctl(priv->phydev, rq, cmd);
	spin_unlock(&priv->lock);

	return ret;
}

int stmmac_eth_mac_addr(struct net_device *dev, void *p)
{
	struct sockaddr *addr = p;
	struct stmmac_priv *priv = netdev_priv(dev);

	if (netif_running(dev))
		return -EBUSY;
	if (!is_valid_ether_addr(addr->sa_data))
		return -EADDRNOTAVAIL;
	memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
	/* if device marked as NET_ADDR_RANDOM, reset it */
	dev->addr_assign_type &= ~NET_ADDR_RANDOM;

	/* Copy the MAC addr into the HW  */
	priv->hw->mac->set_umac_addr(priv->ioaddr, dev->dev_addr, 0);
	if (hitoe)
		/* Update the TOE engine also */
		tnkhw_macaddress_set(dev->dev_addr, priv->id);


	return 0;
}
static const struct net_device_ops stmmac_netdev_ops = {
	.ndo_open = stmmac_open,
	.ndo_start_xmit = stmmac_xmit,
	.ndo_stop = stmmac_release,
	.ndo_change_mtu = stmmac_change_mtu,
	.ndo_set_rx_mode = stmmac_multicast_list,
	.ndo_tx_timeout = stmmac_tx_timeout,
	.ndo_do_ioctl = stmmac_ioctl,
	.ndo_set_config = stmmac_config,
#ifdef CONFIG_NET_POLL_CONTROLLER
	.ndo_poll_controller = stmmac_poll_controller,
#endif
	.ndo_set_mac_address = stmmac_eth_mac_addr,
};

/**
 * stmmac_probe - Initialization of the adapter .
 * @dev : device pointer
 * Description: The function initializes the network device structure for
 * the STMMAC driver. It also calls the low level routines
 * in order to init the HW (i.e. the DMA engine)
 */
static int stmmac_probe(struct net_device *dev)
{
	int ret = 0;
	struct stmmac_priv *priv = netdev_priv(dev);

	ether_setup(dev);

	dev->netdev_ops = &stmmac_netdev_ops;
	stmmac_set_ethtool_ops(dev);

	dev->features |= NETIF_F_SG | NETIF_F_HIGHDMA | NETIF_F_IP_CSUM
				| NETIF_F_IPV6_CSUM;

	dev->watchdog_timeo = msecs_to_jiffies(watchdog);
#ifdef STMMAC_VLAN_TAG_USED
	/* Both mac100 and gmac support receive VLAN tag detection */
	dev->features |= NETIF_F_HW_VLAN_CTAG_RX;
#endif
	priv->msg_enable = netif_msg_init(debug, default_msg_level);

	priv->flow_ctrl = flow_ctrl;	/* RX/TX pause on */

	priv->pause = pause;
	netif_napi_add(dev, &priv->napi, stmmac_poll, 64);

	/* Get the MAC address */
	priv->hw->mac->get_umac_addr((void __iomem *)dev->base_addr,
				     dev->dev_addr, 0);

	if (!is_valid_ether_addr(dev->dev_addr))
		pr_warn("\tno valid MAC address for MAC %d;"
			   "please, use ifconfig or nwhwconfig!\n", priv->id);

	spin_lock_init(&priv->lock);
	spin_lock_init(&priv->tlock);
	spin_lock_init(&priv->rxlock);

	ret = register_netdev(dev);
	if (ret) {
		pr_err("%s: ERROR %i registering the device\n", __func__, ret);
		return -ENODEV;
	}

	DBG(probe, DEBUG, "%s: Scatter/Gather: %s - HW checksums: %s\n",
	    dev->name, (dev->features & NETIF_F_SG) ? "on" : "off",
	    (dev->features & NETIF_F_IP_CSUM) ? "on" : "off");

	return ret;
}

/**
 * stmmac_mac_device_setup
 * @dev : device pointer
 * Description: select and initialise the mac device (mac100 or Gmac).
 */
static int stmmac_mac_device_setup(struct net_device *dev)
{
	struct stmmac_priv *priv = netdev_priv(dev);

	struct mac_device_info *device;

	/* Identify the MAC HW device */
	if (priv->plat->has_gmac) {
		priv->dev->priv_flags |= IFF_UNICAST_FLT;
		device = dwmac1000_setup(priv->ioaddr);
	} else
		device = dwmac100_setup(priv->ioaddr);

	if (!device)
		return -ENOMEM;

	if (priv->plat->enh_desc) {
		device->desc = &enh_desc_ops;
		pr_info("\tEnhanced descriptor structure\n");
	} else
		device->desc = &ndesc_ops;

	priv->hw = device;

	if (device_can_wakeup(priv->device)) {
		priv->wolopts = WAKE_MAGIC;	/* Magic Frame as default */
		enable_irq_wake(dev->irq);
	}

	return 0;
}

static int stmmacphy_dvr_probe(struct platform_device *pdev)
{
	struct plat_stmmacphy_data *plat_dat = pdev->dev.platform_data;

	pr_debug("stmmacphy_dvr_probe: added phy for bus %d\n",
		 plat_dat->bus_id);

	return 0;
}

static int stmmacphy_dvr_remove(struct platform_device *pdev)
{
	return 0;
}

static struct platform_driver stmmacphy_driver = {
	.driver = {
		   .name = PHY_RESOURCE_NAME,
		   },
	.probe = stmmacphy_dvr_probe,
	.remove = stmmacphy_dvr_remove,
};

/**
 * w
 * stmmac_associate_phy
 * @dev: pointer to device structure
 * @data: points to the private structure.
 * Description: Scans through all the PHYs we have registered and checks if
 * any are associated with our MAC.  If so, then just fill in
 * the blanks in our local context structure
 */
static int stmmac_associate_phy(struct device *dev, void *data)
{
	struct stmmac_priv *priv = (struct stmmac_priv *)data;
	struct plat_stmmacphy_data *plat_dat = dev->platform_data;
	char *phy_mode_param = NULL;
	phy_interface_t phy_mode = PHY_INTERFACE_MODE_NA;

	/* dev->platform_data is a pointer to an array of one or more
	 * plat_stmmacphy_data structures (one per GMAC).  Advance the
	 * plat_data pointer to the correct structure for this GMAC
	 */
	plat_dat += priv->id;

	if (priv->id)
		phy_mode_param = phy1_mode;
	else
		phy_mode_param = phy0_mode;

	if (phy_mode_param) {
		if (!strncmp(phy_mode_param, "rgmii", strlen("rgmii"))) {
			phy_mode = PHY_INTERFACE_MODE_RGMII;
		} else if (!strncmp(phy_mode_param, "mii", strlen("mii"))) {
			phy_mode = PHY_INTERFACE_MODE_MII;
		} else if (!strncmp(phy_mode_param, "rmii", strlen("rmii"))) {
			phy_mode = PHY_INTERFACE_MODE_RMII;
		} else {
			pr_err("%s: wrong phy mode=%s\n",
				__func__, phy_mode_param);
		}
	}

	DBG(probe, DEBUG, "%s: checking phy for bus %d\n", __func__,
	    plat_dat->bus_id);

	/* Check that this phy is for the MAC being initialised */
	if (priv->plat->bus_id != plat_dat->bus_id)
		return 0;

	/* OK, this PHY is connected to the MAC.
	   Go ahead and get the parameters */
	DBG(probe, DEBUG, "%s: OK. Found PHY config\n", __func__);
	priv->phy_irq =
	    platform_get_irq_byname(to_platform_device(dev), "phyirq");
	DBG(probe, DEBUG, "%s: PHY irq on bus %d is %d\n", __func__,
	    plat_dat->bus_id, priv->phy_irq);

	/* Override with kernel parameters if supplied XXX CRS XXX
	 * this needs to have multiple instances */
	if ((phyaddr >= 0) && (phyaddr <= 31))
		plat_dat->phy_addr = phyaddr;

	/*  Each GMAC will get the next phy on the bus */
	priv->phy_addr = plat_dat->phy_addr;
	priv->phy_mask = plat_dat->phy_mask;

	if (phy_mode == PHY_INTERFACE_MODE_NA)
		priv->phy_interface = plat_dat->interface;
	else
		priv->phy_interface = phy_mode;

	priv->phy_reset = plat_dat->phy_reset;

	pr_info("%s: phy %d mode=%d\n",
		__func__, priv->id, priv->phy_interface);

	DBG(probe, DEBUG, "%s: exiting\n", __func__);
	return 1;		/* forces exit of driver_for_each_device() */
}

static int tnk_init(void __iomem *base_ioaddr, struct device *dev)
{
	int ret = 0;
	uint32_t id = readl(stmmac_base_ioaddr + TNK_REG_ID);
	int hw_max_connections =
	    (id >> TNK_OFFSET_ID_MAX_CONNECTIONS) & TNK_MASK_ID_MAX_CONNECTIONS;
#if 0
#ifdef TNK_HW_PLATFORM_FPGA
	uint32_t reg_val;
#endif
#endif
	/*  Max simultaneous TOE connections can only be set at initialisation
	 *  time and cannot be changed dynamically.  The number of connections
	 *  used is the minimum of the number supported by hardware and
	 *  the number supported by software.  Software defaults to 2048
	 *  but this can be altered with a module parameter.
	 */
	if (max_connections > hw_max_connections)
		max_connections = hw_max_connections + 1;
	else if (max_connections < CONNECTIONS_MIN_VALUE)
		max_connections = CONNECTIONS_MIN_VALUE;

	/*  Initialise the TNK proc interface */
	ret = tnk_proc_init(hitoe ? max_connections : 0);
	if (unlikely(ret)) {
		pr_err("%s:ERROR: initialising TNK proc interface\n", __func__);
		return -1;
	}

#if 0
	/* Currently, the following bit should not be enabled on ASIC hardware
	 * platforms due to a known issue where outgoing ACKs may be dropped by
	 * the TOE when pressure exists on the Tx MAC FIFO
	 *
	 * This issue is already fixed on the FPGA platform (since 25-10-2011)
	 */
#ifdef TNK_HW_PLATFORM_FPGA
	/* Enable MAC FIFO space checking on Tx channels (disabled by default):
	 * This helps to prevent a MAC with a slower clock from restricting
	 * the flow of frames to the faster MAC
	 */
	reg_val = readl(stmmac_base_ioaddr + TNK_REG_TOE_CONFIG0);
	reg_val |=
	    (TNK_MASK_CONFIG0_MAC_SPACE_CHK <<
	     TNK_OFFSET_CONFIG0_MAC_SPACE_CHK);
	writel(reg_val, stmmac_base_ioaddr + TNK_REG_TOE_CONFIG0);
#endif
#endif

	/* Even in bypass mode, bit ipc_stat_en should be
	 * set to let driver know the payload err packet.
	 */
	writel((1 & TNK_MASK_TRX_CTRL_IPC_STAT_EN)
			<< TNK_OFFSET_TRX_CTRL_IPC_STAT_EN,
			stmmac_base_ioaddr + TNK_REG_DMA_TRX_CTRL);

	if (hitoe) {
		tnk_sysctl_init();

		/*  Initialise the TOE engine */
		ret = tnkhw_init(base_ioaddr, max_connections, dev);
		if (unlikely(ret < 0)) {
			pr_err("%s: ERROR: allocating initialising TOE engine"
			       " (error: %d)\n", __func__, ret);
			return ret;
		}

		/*  Initialise the TOE connection manager */
		ret = tnk_ct_init(max_connections);
		if (unlikely(ret < 0)) {
			pr_err("%s: ERROR: allocating initialising TOE connection"
			       " manager (error: %d)\n", __func__, ret);
			return ret;
		}

		tnk_tcp_init();
	}
#ifdef TNK_DEBUG
	ret = tnk_debug_init((unsigned long)base_ioaddr);
#endif

	return ret;
}

static void tnk_shutdown(void)
{
#ifdef TNK_DEBUG
	tnk_debug_shutdown();
#endif
	if (hitoe) {
		tnk_tcp_shutdown();
		tnk_ct_shutdown();
		tnk_proc_shutdown();
		tnk_sysctl_shutdown();
		tnkhw_shutdown();
	} else
		tnk_proc_shutdown();
}

static int stmmac_syscfg_init(struct platform_device *pdev)
{
	struct resource *res;

	/*  TODO - tidy up this function (#defines for constants, etc) */

	res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
	if (!res)
		return -ENODEV;
	pr_info("\tdone!\n");

	syscfg_base_ioaddr = (void *)IO_ADDRESS(res->start);

	return 0;
}

/**
 * stmmac_dvr_remove
 * @pdev: platform device pointer
 * Description: this function resets the TX/RX processes, disables the MAC RX/TX
 * changes the link status, releases the DMA descriptor rings,
 * unregisters the MDIO bus and unmaps the allocated memory.
 */
static int stmmac_dvr_remove(struct platform_device *pdev)
{
	int i = 0;

	pr_info("%s:\tremoving driver\n", __func__);

	if (!stmmac_base_ioaddr)
		return 0;

	/*  Disable all interrupts */
	writel(0, stmmac_base_ioaddr + TNK_REG_INTR_EN);

	/* Free the IRQ lines */
	free_irq(SYNOP_GMAC_IRQNUM, pdev);

#if SWITCH_MULTI_INTR
	for (i = 1; i < TOE_MULTI_INTR_NUM; i++)
		free_irq(stmmac_irq_num[i], pdev);
#endif
	tnk_shutdown();

	for (i = 0; i < TNK_NUM_GMACS; i++) {
		struct net_device *ndev = stmmac_device_list[i];
		if (ndev) {
			struct stmmac_priv *priv;

			netif_carrier_off(ndev);

			stmmac_mdio_unregister(ndev);

			unregister_netdev(ndev);

			priv = netdev_priv(ndev);
			if (priv) {
				/* Release and free the Rx/Tx resources */
				free_dma_desc_resources(priv);

				stmmac_device_list[priv->id] = NULL;

				kfree(priv->hw);
				priv->hw = NULL;
			}

			free_netdev(ndev);
		}
	}

	iounmap(stmmac_base_ioaddr);

	return 0;
}

static int stmmac_reset(void)
{
	int channel;
	int limit;

#if SWITCH_MULTI_INTR
	for (channel = 0; channel < 2 + TOE_MULTI_INTR_NUM; channel++) {
#else
	for (channel = 0; channel < 3; channel++) {
#endif
		/* DMA SW reset */
		writel(DMA_BUS_MODE_SFT_RESET,
		       stmmac_base_ioaddr + (channel * 0x100) + DMA_BUS_MODE);

		/* Set Timeout value for mutipacket interrupt */
		writel(0xff, stmmac_base_ioaddr
				+ (channel * 0x100) + DMA_RCV_WDG_ADDR);

		udelay(100);

		limit = 15000;
		while (limit--) {
			if (!
			    (readl
			     (stmmac_base_ioaddr + (channel * 0x100) +
			      DMA_BUS_MODE) & DMA_BUS_MODE_SFT_RESET))
				break;
		}
		if (limit < 0) {
			pr_err("%s: Failed to reset GMAC\n", __func__);
			return -EBUSY;
		}
	}

	pr_info("%s: RESET COMPLETE!\n", __func__);
	pr_info("\n" "**************************************************\n");
	pr_info("*  TNK driver built on %s at %s\n", __DATE__, __TIME__);
	pr_info("*  TNK driver mode is %s\n", hitoe ? "TOE" : "BYPASS");
	pr_info("**************************************************\n");

	return 0;
}

/* config HI3536 all features switch register */
static void stmmac_switch_enable(void)
{
	unsigned int hi3536_features;

	hi3536_features =
		(SWITCH_DUAL_TXBUF		<< 0) |
		(SWITCH_RETRANS_TWO_PKT		<< 1) |
		(SWITCH_DUPACK_NUM		<< 2) |
		(SWITCH_RETRANS_MAX_CNT		<< 3) |
		(SWITCH_SEND_ACK		<< 4) |
		(SWITCH_REMOVE_TTX_ERR		<< 5) |
		(SWITCH_TOE_LOOPBACK		<< 6) |
		(SWITCH_RCVBUF_ADDR		<< 7) |
		(SWITCH_MULTI_INTR		<< 8) |
		(SWITCH_RTT_CACULATE		<< 9) |
		(SWITCH_IP_HEADER_ID		<< 10) |
		(SWITCH_ZERO_PROBE		<< 11) |
		(SWITCH_CORK			<< 12) |
		(SWITCH_NAGLE			<< 13) |
		(SWITCH_KEEPALIVE		<< 14) |
		(SWITCH_SEND_FIN		<< 15) |
		(SWITCH_THIN_STREAM		<< 16) |
		(SWITCH_MULTI_INTR_RETRANS	<< 17) |
		(SWITCH_RECV_LRO		<< 18) |
		(SWITCH_HW_UPDATE_WND		<< 19) |
		(SWITCH_FOUR_OFO		<< 20) |
		(SWITCH_TOE_ERR_PKT		<< 21) |
		(SWITCH_CV_FIFO			<< 22) |
		(SWITCH_PROBE_SEQ		<< 23) |
		(SWITCH_TTX_FLUSH		<< 24);

	writel(hi3536_features,
			stmmac_base_ioaddr + TNK_REG_TOE_SWITCH_CTRL_V220);
}

/**
 * stmmac_dvr_probe
 * @pdev: platform device pointer
 * Description: the driver is initialized through platform_device.
 */
static int stmmac_dvr_probe(struct platform_device *pdev)
{
	int ret = 0;
	struct resource *res;
	int i = 0;
#if SWITCH_MULTI_INTR
	int j = 0;
#endif

	pr_info("STMMAC driver:\n\tplatform registration... ");

	ret = stmmac_syscfg_init(pdev);
	if (ret < 0)
		return ret;

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!res)
		return -ENODEV;
	pr_info("\tdone!\n");

	if (!request_mem_region(res->start, resource_size(res), pdev->name)) {
		pr_err("%s: ERROR: memory allocation failed"
		       "cannot get the I/O addr 0x%x\n",
		       __func__, (unsigned int)res->start);
		return -EBUSY;
	}

	stmmac_base_ioaddr =
	    ioremap_nocache(res->start, res->end - res->start + 1);
	if (!stmmac_base_ioaddr) {
		pr_err("%s: ERROR: memory mapping failed\n", __func__);
		ret = -ENOMEM;
		goto out_release_region;
	}

	stmmac_verify_args();

	for (i = 0; i < TNK_NUM_GMACS; i++) {
		struct net_device *ndev = NULL;
		struct stmmac_priv *priv = NULL;
		struct plat_stmmacenet_data *plat_dat;

		ndev = alloc_etherdev(sizeof(struct stmmac_priv));
		if (!ndev) {
			pr_err("%s: ERROR: allocating the device\n", __func__);
			ret = -ENOMEM;
			goto ndev_alloc_fail;
		}

		SET_NETDEV_DEV(ndev, &pdev->dev);

		/* Get the MAC information */
		ndev->irq = SYNOP_GMAC_IRQNUM;
		priv = netdev_priv(ndev);
		priv->device = &(pdev->dev);
		priv->id = i;
		priv->dev = ndev;
		plat_dat = pdev->dev.platform_data;

		priv->plat = plat_dat;

		/*  GMAC1 CTRL registers are at offset 0x4000 */
		priv->ioaddr = stmmac_base_ioaddr + (i * 0x4000);
		priv->dma_channel = i;
		/*  DMA access for both MACs is via GMAC 0 register space */
		priv->dma_ioaddr = stmmac_base_ioaddr;
		/*  MDIO access for both MACs is via GMAC 0 register space */
		priv->mii_ioaddr = stmmac_base_ioaddr;

		/* PMT module is not integrated in all the MAC devices. */
		if (plat_dat->pmt) {
			pr_info("\tPMT module supported\n");
			device_set_wakeup_capable(&pdev->dev, 1);
		}

		/* Set the I/O base addr */
		ndev->base_addr = (unsigned long)priv->ioaddr;

		/* Custom initialisation */
		if (priv->plat->init) {
			ret = priv->plat->init(pdev);
			if (unlikely(ret))
				goto ndev_register_fail;
		}

		/* MAC HW revice detection */
		ret = stmmac_mac_device_setup(ndev);
		if (ret < 0)
			goto ndev_register_fail;

		/* Network Device Registration */
		ret = stmmac_probe(ndev);
		if (ret < 0)
			goto ndev_register_fail;

		/* associate a PHY platform bus */
		if (!driver_for_each_device
		    (&(stmmacphy_driver.driver), NULL, (void *)priv,
		     stmmac_associate_phy)) {
			pr_err("No PHY device is associated with this MAC!\n");
			ret = -ENODEV;
			goto ndev_fail;
		}

		stmmac_external_phy_reset(i, syscfg_base_ioaddr);

		pr_info("\t%s - (dev. name: %s - id: %d, IRQ #%d\n"
			"\tIO base addr: 0x%p)\n", ndev->name, pdev->name,
			pdev->id, ndev->irq, priv->ioaddr);

		/* MDIO bus Registration */
		pr_debug("\tMDIO bus (id: %d)...", priv->plat->bus_id);
		ret = stmmac_mdio_register(ndev);
		if (ret < 0)
			goto ndev_fail;

		stmmac_device_list[priv->id] = ndev;
		continue;

ndev_fail:
		unregister_netdev(ndev);
ndev_register_fail:
		free_netdev(ndev);
ndev_alloc_fail:
		goto out_netdev_err;
	}

	/*  This resets the GMAC, DMA and TOE registers */
	ret = stmmac_reset();
	if (ret)
		goto out_netdev_err;

	for (i = 0; i < TNK_NUM_GMACS; i++) {
		struct net_device *ndev = stmmac_device_list[i];
		struct stmmac_priv *priv = netdev_priv(ndev);

#if 0
		if (hitoe)
			/* TOE logic will checksum skb, there is no
			   need to make gmac checksum */
			priv->rx_coe = 0;
		else
#endif
			priv->rx_coe = priv->hw->mac->rx_coe(priv->ioaddr);
		priv->plat->tx_coe = 1;
		if (priv->rx_coe)
			pr_info
			    ("stmmac: Rx Checksum Offload Engine supported\n");
		if (priv->plat->tx_coe)
			pr_info("\tTX Checksum insertion supported\n");

		/* Set the HW DMA mode and the COE */
		stmmac_dma_operation_mode(priv);

		/* Create and initialize the TX/RX descriptors chains. */
		priv->dma_tx_size = STMMAC_ALIGN(dma_txsize);
		priv->dma_rx_size = STMMAC_ALIGN(dma_rxsize);
		priv->dma_buf_sz = STMMAC_ALIGN(buf_sz);
		ret = init_dma_desc_rings(ndev);
		if (ret < 0)
			goto out_netdev_err;

		/* DMA initialization and SW reset */
		if (unlikely(priv->hw->dma->init(priv->dma_ioaddr,
						 priv->dma_channel,
						 priv->plat->pbl,
						 priv->dma_tx_phy,
						 priv->dma_rx_phy, 0) < 0)) {

			pr_err("%s: DMA initialization failed\n", __func__);
			ret = -EBUSY;
			goto out_netdev_err;
		}

		priv->dirty_rx = priv->cur_rx = 0;
		priv->dirty_tx = priv->cur_tx = 0;

		/* Mask GMAC interrupts */
		writel(0x60f, priv->ioaddr + GMAC_INT_MASK);
	}

	ret = tnk_init(stmmac_base_ioaddr, &pdev->dev);
	if (unlikely(ret < 0)) {
		pr_err("%s: failed to initialise TNK component", __func__);
		pr_err(" (error: %d)\n", ret);
		goto out_tnk_init;
	}

	/* Request the IRQ lines */
	ret = request_irq(SYNOP_GMAC_IRQNUM, stmmac_interrupt,
			IRQF_SHARED, STMMAC_RESOURCE_NAME, pdev);
	if (unlikely(ret < 0)) {
		pr_err("%s: ERROR: allocating the IRQ %d (error: %d)\n",
				__func__, SYNOP_GMAC_IRQNUM, ret);
		goto out_tnk_init;
	}

#if SWITCH_MULTI_INTR
	for (i = 1; i < TOE_MULTI_INTR_NUM; i++) {
		ret = request_irq(stmmac_irq_num[i], stmmac_interrupt,
				IRQF_SHARED, STMMAC_RESOURCE_NAME, pdev);
		if (unlikely(ret < 0)) {
			pr_err("%s: ERROR: allocating the IRQ %d (error: %d)\n",
					__func__, stmmac_irq_num[i], ret);
			goto out_free_irq;
		}
	}
#endif

	stmmac_switch_enable();

	/*  Enable all interrupts */
	writel(~0, stmmac_base_ioaddr + TNK_REG_INTR_EN);
#if SWITCH_MULTI_INTR
	writel(~0 & TNK_MASK_INTR, stmmac_base_ioaddr + TNK_REG_INTR_EN);
#if (TOE_MULTI_INTR_NUM > 1)
	writel(~0 & TNK_MASK_INTR1, stmmac_base_ioaddr + TNK_REG_INTR1_EN);
#endif
#if (TOE_MULTI_INTR_NUM > 2)
	writel(~0 & TNK_MASK_INTR2, stmmac_base_ioaddr + TNK_REG_INTR2_EN);
#endif
#if (TOE_MULTI_INTR_NUM > 3)
	writel(~0 & TNK_MASK_INTR3, stmmac_base_ioaddr + TNK_REG_INTR3_EN);
#endif
#endif

	pr_debug("registered!\n");

	return 0;

#if SWITCH_MULTI_INTR
out_free_irq:
	for (j = 1; j < i; j++)
		free_irq(stmmac_irq_num[j], pdev);
#endif
	free_irq(SYNOP_GMAC_IRQNUM, pdev);

out_tnk_init:
	tnk_shutdown();

out_netdev_err:
	for (i = 0; i < TNK_NUM_GMACS; i++) {
		struct net_device *ndev = stmmac_device_list[i];
		if (ndev) {
			struct stmmac_priv *priv;

			netif_carrier_off(ndev);

			stmmac_mdio_unregister(ndev);

			unregister_netdev(ndev);

			priv = netdev_priv(ndev);
			if (priv) {
				/* Release and free the Rx/Tx resources */
				free_dma_desc_resources(priv);

				stmmac_device_list[priv->id] = NULL;

				kfree(priv->hw);
				priv->hw = NULL;
			}

			free_netdev(ndev);
		}
	}

	iounmap(stmmac_base_ioaddr);

out_release_region:
	release_mem_region(res->start, resource_size(res));

	return ret;
}

#ifdef CONFIG_PM
static int stmmac_suspend(struct device *dev)
{
	int i = 0;
	for (i = 0; i < TNK_NUM_GMACS; i++) {
		struct net_device *ndev = stmmac_device_list[i];
		if (ndev) {
			struct stmmac_priv *priv = netdev_priv(ndev);
			int dis_ic = 0;

			if (!ndev || !netif_running(ndev))
				return 0;

			spin_lock(&priv->lock);

			netif_device_detach(ndev);
			netif_stop_queue(ndev);
			if (priv->phydev)
				phy_stop(priv->phydev);

#ifdef CONFIG_STMMAC_TIMER
			priv->tm->timer_stop();
			if (likely(priv->tm->enable))
				dis_ic = 1;
#endif
			napi_disable(&priv->napi);

			/* Stop TX/RX DMA */
			priv->hw->dma->stop_tx(priv->dma_ioaddr,
					       priv->dma_channel);
			priv->hw->dma->stop_rx(priv->dma_ioaddr,
					       priv->dma_channel);
			/* Clear the Rx/Tx descriptors */
			priv->hw->desc->init_rx_desc(priv->dma_rx,
						     priv->dma_rx_size, dis_ic);
			priv->hw->desc->init_tx_desc(priv->dma_tx,
						     priv->dma_tx_size);

			/* Enable Power down mode by programming the PMT regs */
			if (device_may_wakeup(priv->device))
				priv->hw->mac->pmt(priv->ioaddr, priv->wolopts);
			else
				stmmac_disable_mac(priv->ioaddr);

			spin_unlock(&priv->lock);
		}
	}

	return 0;
}

static int stmmac_resume(struct device *dev)
{
	int i;
	for (i = 0; i < TNK_NUM_GMACS; i++) {
		struct net_device *ndev = stmmac_device_list[i];
		if (ndev) {
			struct stmmac_priv *priv = netdev_priv(ndev);

			if (!netif_running(ndev))
				return 0;

			spin_lock(&priv->lock);

			/* Power Down bit, into the PM register, is cleared
			 * automatically as soon as a magic packet or a Wake-up
			 * frame is received. Anyway, it's better to manually
			 * clear this bit because it can generate problems
			 * while resuming from another devices
			 * (e.g. serial console). */
			if (device_may_wakeup(priv->device))
				priv->hw->mac->pmt(priv->ioaddr, 0);

			netif_device_attach(ndev);

			/* Enable the MAC and DMA */
			stmmac_enable_mac(priv->ioaddr);
			priv->hw->dma->start_tx(priv->dma_ioaddr,
						priv->dma_channel);
			priv->hw->dma->start_rx(priv->dma_ioaddr,
						priv->dma_channel);

#ifdef CONFIG_STMMAC_TIMER
			if (likely(priv->tm->enable))
				priv->tm->timer_start(tmrate);
#endif
			napi_enable(&priv->napi);

			if (priv->phydev)
				phy_start(priv->phydev);

			netif_start_queue(ndev);

			spin_unlock(&priv->lock);
		}
	}
	return 0;
}

static int stmmac_freeze(struct device *dev)
{
	int ret = 0;
	int i = 0;

	for (i = 0; i < TNK_NUM_GMACS; i++) {
		struct net_device *ndev = stmmac_device_list[i];
		if (ndev && netif_running(ndev)) {
			ret = stmmac_release(ndev);
			if (ret)
				return ret;
		}
	}

	return 0;
}

static int stmmac_restore(struct device *dev)
{
	int ret = 0;
	int i = 0;

	for (i = 0; i < TNK_NUM_GMACS; i++) {
		struct net_device *ndev = stmmac_device_list[i];
		if (ndev && netif_running(ndev)) {
			ret = stmmac_open(ndev);
			if (ret)
				return ret;
		}
	}

	return 0;
}

static const struct dev_pm_ops stmmac_pm_ops = {
	.suspend = stmmac_suspend,
	.resume = stmmac_resume,
	.freeze = stmmac_freeze,
	.thaw = stmmac_restore,
	.restore = stmmac_restore,
};
#else
static const struct dev_pm_ops stmmac_pm_ops;
#endif /* CONFIG_PM */

static void stmmacphy_platform_device_release(struct device *dev)
{
}

static struct plat_stmmacphy_data stmmac_phy_private_data[] = {
	/* PHY associated with GMAC #0 */
	[0] = {
		.bus_id = 1,
		.phy_addr = CONFIG_STMMAC_PHY0_ID,
		.phy_mask = 0,
		.interface = CONFIG_STMMAC_PHY0_INTERFACE_MODE,
	},
#ifdef CONFIG_STMMAC_DUAL_MAC
	/* PHY associated with GMAC #1 */
	[1] = {
		.bus_id = 1,
		.phy_addr = CONFIG_STMMAC_PHY1_ID,
		.phy_mask = 0,
		.interface = CONFIG_STMMAC_PHY1_INTERFACE_MODE,
	}
#endif
};

static struct platform_device stmmac_phy_devices = {
	.name = "stmmacphy",
	.id = 1,
	.num_resources = 0,
	.dev = {
		.platform_data = &stmmac_phy_private_data[0],
		.release = stmmacphy_platform_device_release,
	}
};

static struct resource stmmac_resources[] = {
	[0] = {
	       .start = SYNOP_GMAC_IOBASE,
	       .end = SYNOP_GMAC_IOBASE + SYNOP_GMAC_IOSIZE - 1,
	       .flags = IORESOURCE_MEM,
	       },
	[1] = {
	       .start = SYNOP_SYSTEM_IOBASE,
	       .end = SYNOP_SYSTEM_IOBASE + SYNOP_SYSTEM_IOSIZE - 1,
	       .flags = IORESOURCE_MEM,
	       },
	[2] = {
	       .start = SYNOP_GMAC_IRQNUM,
	       .end = SYNOP_GMAC_IRQNUM,
	       .flags = IORESOURCE_IRQ,
	       }
};				/* baseaddr for synopsis          L00181686 */

static void stmmac_platform_device_release(struct device *dev)
{
}

static struct plat_stmmacenet_data stmmac_ethernet_platform_data = {
	.bus_id = 1,
	.pbl = DMA_BURST_LEN,
	.has_gmac = 1,
	.enh_desc = 1,
#ifdef TNK_HW_PLATFORM_FPGA
	.clk_csr = 0x2,		/*  For 24Mhz bus clock input */
#else
	.clk_csr = 0x4,		/*  For 155Mhz bus clock input */
#endif
};

static u64 stmmac_dmamask = DMA_BIT_MASK(32);

static struct platform_device stmmac_platform_device = {
	.name = STMMAC_RESOURCE_NAME,
	.id = 0,
	.dev = {
		.platform_data = &stmmac_ethernet_platform_data,
		.dma_mask = &stmmac_dmamask,
		.coherent_dma_mask = DMA_BIT_MASK(32),
		.release = stmmac_platform_device_release,
		},
	.num_resources = ARRAY_SIZE(stmmac_resources),
	.resource = stmmac_resources,
};

static struct platform_driver stmmac_driver = {
	.probe = stmmac_dvr_probe,
	.remove = stmmac_dvr_remove,
	.driver = {
		   .name = STMMAC_RESOURCE_NAME,
		   .owner = THIS_MODULE,
		   .pm = &stmmac_pm_ops,
		   },
};

/**
 * stmmac_init_module - Entry point for the driver
 * Description: This function is the entry point for the driver.
 */
static int __init stmmac_init_module(void)
{
	int ret;

	/*  TODO - check return values */
	ret = platform_device_register(&stmmac_phy_devices);
	ret = platform_device_register(&stmmac_platform_device);

	if (platform_driver_register(&stmmacphy_driver)) {
		pr_err("No PHY devices registered!\n");
		return -ENODEV;
	}

	if (platform_driver_register(&stmmac_driver)) {
		pr_err("No STMMAC devices registered!\n");
		return -ENODEV;
	}

	return ret;
}

/**
 * stmmac_cleanup_module - Cleanup routine for the driver
 * Description: This function is the cleanup routine for the driver.
 */
static void __exit stmmac_cleanup_module(void)
{
	platform_driver_unregister(&stmmac_driver);
	platform_driver_unregister(&stmmacphy_driver);

	platform_device_unregister(&stmmac_platform_device);
	platform_device_unregister(&stmmac_phy_devices);
}

#ifndef MODULE
static int __init stmmac_cmdline_opt(char *str)
{
	char *opt;

	if (!str || !*str)
		return -EINVAL;
	while ((opt = strsep(&str, ",")) != NULL) {
		if (!strncmp(opt, "debug:", 6)) {
			if (kstrtoul(opt + 6, 0, (unsigned long *)&debug))
				goto err;
		} else if (!strncmp(opt, "phyaddr:", 8)) {
			if (kstrtoul(opt + 8, 0,
					(unsigned long *)&phyaddr))
				goto err;
		} else if (!strncmp(opt, "dma_txsize:", 11)) {
			if (kstrtoul(opt + 11, 0,
				       (unsigned long *)&dma_txsize))
				goto err;
		} else if (!strncmp(opt, "dma_rxsize:", 11)) {
			if (kstrtoul(opt + 11, 0,
				       (unsigned long *)&dma_rxsize))
				goto err;
		} else if (!strncmp(opt, "buf_sz:", 7)) {
			if (kstrtoul(opt + 7, 0,
					(unsigned long *)&buf_sz))
				goto err;
		} else if (!strncmp(opt, "tc:", 3)) {
			if (kstrtoul(opt + 3, 0, (unsigned long *)&tc))
				goto err;
		} else if (!strncmp(opt, "watchdog:", 9)) {
			if (kstrtoul(opt + 9, 0,
					(unsigned long *)&watchdog))
				goto err;
		} else if (!strncmp(opt, "flow_ctrl:", 10)) {
			if (kstrtoul(opt + 10, 0,
				       (unsigned long *)&flow_ctrl))
				goto err;
		} else if (!strncmp(opt, "pause:", 6)) {
			if (kstrtoul(opt + 6, 0, (unsigned long *)&pause))
				goto err;
#ifdef CONFIG_STMMAC_TIMER
		} else if (!strncmp(opt, "tmrate:", 7)) {
			if (kstrtoul(opt + 7, 0,
					(unsigned long *)&tmrate))
				goto err;
#endif
		}
	}
	return 0;

err:
	pr_err("%s: ERROR broken module parameter conversion", __func__);
	return -EINVAL;
}

__setup("stmmaceth=", stmmac_cmdline_opt);
#endif

module_init(stmmac_init_module);
module_exit(stmmac_cleanup_module);

MODULE_DESCRIPTION("TNK-2G Ethernet/TOE driver");
MODULE_AUTHOR("Emutex Ltd <info@emutex.com>");
MODULE_LICENSE("GPL");
