$date
	Sun Dec 25 16:34:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! count [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module M0 $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 8 & count [7:0] $end
$var reg 4 ' state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#2
$dumpvars
b0 '
b1 &
0%
1$
1#
0"
b1 !
$end
#5
b10 &
b10 !
b1 '
1"
1$
#10
0"
0$
#15
b1 &
b1 !
b10 '
1"
1$
#20
0"
0$
#25
b100 &
b100 !
b11 '
1"
1$
#30
0"
0$
#35
b1 &
b1 !
b100 '
1"
1$
#40
0"
0$
#45
b1000 &
b1000 !
b101 '
1"
1$
#50
0"
0$
#55
b1 &
b1 !
b110 '
1"
1$
#60
0"
0$
#65
b10000 &
b10000 !
b111 '
1"
1$
#70
0"
0$
#75
b1 &
b1 !
b1000 '
1"
1$
#80
0"
0$
#85
b100000 &
b100000 !
b1001 '
1"
1$
#90
0"
0$
#95
b1 &
b1 !
b1010 '
1"
1$
#100
0"
0$
#105
b1000000 &
b1000000 !
b1011 '
1"
1$
#110
0"
0$
#115
b1 &
b1 !
b1100 '
1"
1$
#120
0"
0$
#125
b10000000 &
b10000000 !
b1101 '
1"
1$
#130
0"
0$
#135
b0 &
b0 !
b1110 '
1"
1$
#140
0"
0$
#145
b1111 '
1"
1$
#150
0"
0$
#155
b1 &
b1 !
b0 '
1"
1$
#160
0"
0$
#165
b10 &
b10 !
b1 '
1"
1$
#170
0"
0$
#175
b1 &
b1 !
b10 '
1"
1$
#180
0"
0$
#185
b100 &
b100 !
b11 '
1"
1$
#190
0"
0$
#195
b1 &
b1 !
b100 '
1"
1$
#200
0"
0$
