# Curriculum Tracker

Status of every lesson and a roadmap of what still needs to be written.
Lessons are keyed by slug (matches `src/lessons/index.js`). Reference material
from https://github.com/karimmahmoud22/SystemVerilog-For-Verification (KM repo)
and *SystemVerilog Assertions and Functional Coverage* by Ashok B. Mehta,
3rd ed. (Springer, 2020) â€” cited as **Mehta Â§N** throughout â€” are noted
where they are directly usable as a basis for a lesson.

Legend: âœ… exists Â· ðŸ“ planned (prioritised) Â· ðŸ’¡ optional/stretch

Scores are out of 27 (9 dimensions Ã— 3 max). See `RUBRIC.md` for the rubric.
Flag numbers identify the weak dimension(s): 1=Concept Focus, 2=Starter Calibration,
3=Description Quality, 4=Progression, 5=Dual Coding, 6=Solution Idiom,
7=Concept Importance, 8=Lesson Novelty, 9=Visual Novelty.

---

## Part 1 â€” SystemVerilog Basics

### Chapter: Introduction
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sv/welcome` | Welcome | âœ… | 19/27 âš ï¸2,4,5,9 | â€” | `module`/`endmodule`, `$display`, simulation loop, tutorial roadmap |
| `sv/modules-and-ports` | Modules and Ports | âœ… | 23/27 âš ï¸2 | `sv/welcome` | port directions (`input`/`output`), `logic`, vectors, `assign`, module instantiation |
| `sv/data-types` | Data Types | âœ… | 22/27 âš ï¸5 | `sv/modules-and-ports` | 4-state `logic` (RTL) vs 2-state `int`/`bit` (testbench), X state, `$isunknown()` |

### Chapter: Combinational Logic
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sv/always-comb` | always_comb and case | âœ… | 23/27 âš ï¸9 | `sv/modules-and-ports` | `always_comb`, `case`/`if` in procedural block, combinational output |
| `sv/priority-enc` | Priority Encoder (casez) | âœ… | 22/27 | `sv/always-comb` | `casez`, `?` wildcard match, priority-ordered selection |
| `sv/assign-operators` | Operators & Arithmetic | ðŸ“ | â€” | `sv/modules-and-ports` | `assign`, bit/reduction/ternary operators, signed arithmetic, overflow |

> Cover reduction operators (`|req`), ternary, signed arithmetic,
> overflow â€” sets up concepts used in SVA and UVM lessons.
> Ref: `TipsAndTricks/ExpressionWidth.sv`, `TipsAndTricks/Casting.sv`

### Chapter: Sequential Logic
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sv/always-ff` | Flip-Flops with always_ff | âœ… | 24/27 | `sv/modules-and-ports`, `sv/always-comb` | `always_ff`, `posedge`, non-blocking `<=`, unpacked array `mem[]`, 1-cycle read latency |
| `sv/counter` | Up-Counter | âœ… | 24/27 | `sv/always-ff` | enable/reset counter, address stepping, `@(posedge clk)` in `initial` |
| `sv/shift-reg` | Shift Register | ðŸ“ | â€” | `sv/always-ff` | bit shift, concatenation `{}`, serial-in/serial-out |

> Introduces `[*]` bus shift and multi-bit `always_ff`; prerequisite
> for pipeline assertions in Part 2.

### Chapter: Parameterized Modules
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sv/parameters` | Parameters and localparam | âœ… | 25/27 | `sv/always-ff` | `parameter`, `localparam`, `$clog2()`, parameterized port widths, generic instantiation |
| `sv/generate` | generate for / if | ðŸ“ | â€” | `sv/parameters` | `generate for`/`if`, replicated instances, conditional elaboration |

> `for generate` to replicate instances; used in every real chip.
> A parameterised N-bit adder array is a natural exercise.

### Chapter: Data Types
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sv/packed-structs` | Packed Structs and Unions | âœ… | 20/27 âš ï¸2 | `sv/parameters`, `sv/always-ff` | `struct`, `packed`, `typedef`, `package`, bit-field layout, struct literal |
| `sv/typedef` | typedef and type aliases | ðŸ“ | â€” | `sv/packed-structs` | standalone `typedef`, type parameters, abstract type reuse |
| `sv/arrays-static` | Static Arrays (packed & unpacked) | ðŸ“ | â€” | `sv/always-ff`, `sv/packed-structs` | packed vs unpacked, multi-dimensional arrays, `$size`/`$dimensions` |

> `sv/typedef` and `sv/arrays-static` remain open.
> Packed arrays underpin multi-bit signals.
> Ref: `DataTypes/DataTypes.sv`, `Arrays/PackedArrays.sv`,
> `Arrays/Packed_UnpackedArrays.sv`

### Chapter: Interfaces & Procedures
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sv/interfaces` | Interfaces and modport | âœ… | 21/27 âš ï¸2 | `sv/modules-and-ports`, `sv/parameters` | `interface`, `modport` (initiator/target), `virtual interface`, interface ports |
| `sv/tasks-functions` | Tasks and Functions | âœ… | 24/27 | `sv/interfaces`, `sv/parameters` | `task` (automatic, timing-aware), `function` (pure), driving DUT via virtual interface |
| `sv/clocking-blocks` | Clocking Blocks | ðŸ’¡ | â€” | `sv/interfaces` | `clocking` block, input/output skew, synchronous testbench sampling |

### Chapter: State Machines
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sv/enums` | typedef enum | âœ… | 23/27 | `sv/always-ff`, `sv/always-comb` | `typedef enum`, named constants, enum in `case`, apostrophe cast `state_t'(bits)` |
| `sv/fsm` | Two-Always Moore FSM | âœ… | 25/27 | `sv/enums`, `sv/always-ff`, `sv/always-comb` | two-always Moore pattern (FF state + comb output), FSM-gated SRAM write/read |
| `sv/mealy-fsm` | Mealy FSM | ðŸ“ | â€” | `sv/fsm` | Mealy output depends on current input, single-always style |

> Moore-only leaves students unable to recognise the more common Mealy
> pattern in real codebases.

### Chapter: Covergroups
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sv/covergroup-basics` | covergroup and coverpoint | âœ… | 17/27 âš ï¸2,5 | `sv/parameters` | `covergroup`, `coverpoint`, `sample()`, `$get_coverage()`, functional coverage concept |
| `sv/coverpoint-bins` | Bins and ignore_bins | âœ… | 19/27 âš ï¸2,5 | `sv/covergroup-basics` | explicit `bins`, range bins, `ignore_bins`, auto bins |
| `sv/cross-coverage` | Cross coverage | âœ… | 19/27 âš ï¸2,5 | `sv/coverpoint-bins` | `cross`, 2D coverage matrix, identifying uncovered `{addr, we}` pairs |

---

## Part 2 â€” SystemVerilog Assertions

### Chapter: Runtime Assertions
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sva/concurrent-sim` | Concurrent Assertions in Simulation | âœ… | 25/27 | `sv/always-ff`, `sv/parameters` | `assert property`, `@(posedge clk)`, concurrent assertion semantics in simulation |
| `sva/vacuous-pass` | Vacuous Pass | âœ… | 24/27 | `sva/concurrent-sim` | vacuous satisfaction, antecedent never fires, silent pass hazard |
| `sva/isunknown` | $isunknown â€” Detecting X and Z | âœ… | 20/27 âš ï¸2 | `sva/concurrent-sim` | `$isunknown()`, X/Z detection, X-optimism hazard |

### Chapter: Your First Formal Assertion
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sva/immediate-assert` | Immediate Assertions | âœ… | 18/27 âš ï¸4 | `sv/always-comb`, `sv/always-ff` | `assert` (immediate), deferred (`#0`/final), procedural assertion context |
| `sva/sequence-basics` | Sequences and Properties | âœ… | 23/27 | `sva/concurrent-sim` | `sequence` keyword, `property` keyword, named reuse |

### Chapter: Implication & BMC
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sva/implication` | Implication: \|->, \|=> | âœ… | 23/27 | `sva/sequence-basics` | `\|->` (overlapping), `\|=>` (non-overlapping), antecedent/consequent |
| `sva/formal-intro` | Bounded Model Checking | âœ… | 23/27 âš ï¸9 | `sva/implication` | BMC, `circt-bmc`, exhaustive proof vs simulation, bounded depth |

### Chapter: Core Sequences
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sva/clock-delay` | Clock Delay ##m and ##[m:n] | âœ… | 21/27 | `sva/sequence-basics` | `##m`, `##[m:n]`, clock-cycle delay in sequences |
| `sva/rose-fell` | $rose and $fell | âœ… | 23/27 | `sva/clock-delay` | `$rose()`, `$fell()`, edge detection within sequences |
| `sva/req-ack` | Request / Acknowledge | âœ… | 18/27 âš ï¸8,9 | `sva/implication`, `sva/clock-delay` | handshake protocol assertion, delay-bounded acknowledgement |

### Chapter: Repetition Operators
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sva/consecutive-rep` | Consecutive Repetition [*m] | âœ… | 20/27 âš ï¸9 | `sva/clock-delay` | `[*m]`, `[*m:n]`, consecutive cycle repetition |
| `sva/nonconsec-rep` | Goto Repetition [->m] | âœ… | 21/27 | `sva/consecutive-rep` | `[->m]`, goto (non-consecutive) repetition |
| `sva/nonconsec-eq` | Non-Consecutive Equal Repetition [=m] | âœ… | 18/27 âš ï¸7,8 | `sva/nonconsec-rep` | `[=m]`, equality across non-consecutive occurrences |

### Chapter: Sequence Operators
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sva/throughout` | throughout â€” Stability During a Sequence | âœ… | 21/27 | `sva/clock-delay` | `throughout`, signal stability constraint over sequence duration |
| `sva/sequence-ops` | Sequence Composition: intersect, within, and, or | âœ… | 19/27 âš ï¸1 | `sva/throughout` | `intersect`, `within`, `and`, `or` â€” sequence algebra |

### Chapter: Sampled Value Functions
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sva/stable-past` | $stable and $past | âœ… | 21/27 âš ï¸2 | `sva/concurrent-sim` | `$stable()`, `$past(n)`, sampled-value semantics |
| `sva/changed` | $changed and $sampled | âœ… | 19/27 âš ï¸2,8 | `sva/stable-past` | `$changed()`, `$sampled()` |

### Chapter: Protocols & Coverage
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sva/disable-iff` | disable iff â€” Reset Handling | âœ… | 22/27 âš ï¸2 | `sva/implication` | `disable iff`, async reset gating of properties |
| `sva/abort` | Aborting Properties: reject_on and accept_on | âœ… | 21/27 âš ï¸2 | `sva/disable-iff` | `reject_on`, `accept_on`, mid-sequence abort |
| `sva/cover-property` | cover property | âœ… | 23/27 âš ï¸2 | `sva/sequence-basics` | `cover property`, reachability vs correctness, cover vs assert intent |

### Chapter: Advanced Properties
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sva/local-vars` | Local Variables in Sequences | âœ… | 23/27 âš ï¸2 | `sva/clock-delay` | `local var`, data capture across sequence steps |
| `sva/onehot` | $onehot, $onehot0, $countones | âœ… | 21/27 âš ï¸2 | `sva/concurrent-sim` | `$onehot()`, `$onehot0()`, `$countones()` â€” bit-count system functions |
| `sva/triggered` | .triggered â€” Sequence Endpoint Detection | âœ… | 21/27 âš ï¸2 | `sva/sequence-basics` | `.triggered`, detecting sequence completion at a named endpoint |
| `sva/checker` | The checker Construct | âœ… | 23/27 âš ï¸2 | `sva/implication`, `sva/disable-iff` | `checker` construct, encapsulating assertions into reusable modules |
| `sva/recursive` | Recursive Properties | âœ… | 20/27 âš ï¸2 | `sva/implication` | recursive `property`, inductive-style reasoning |
| `sva/bind` | bind â€” Non-Invasive Assertion Attachment | ðŸ“ | â€” | `sva/checker` | `bind` statement, attaching checkers without modifying RTL source |
| `sva/let` | let Declarations | ðŸ’¡ | â€” | `sva/sequence-basics` | `let` declaration, scoped parameterisable macro alternative to `` `define `` |

**`sva/bind`** (Mehta Â§6.12-6.14, p. 79-82)
> `bind target_module checker_or_module inst_name (port_connections);`
> attaches assertion logic to any module without touching its source.
> Exercise: bind a property checker to the existing `counter` module
> from Part 1.

**`sva/let`** (Mehta Â§21, p. 325-333)
> `let name [(ports)] = expression;` â€” scoped, parameterisable macro
> alternative to `` `define `` without text-substitution pitfalls.

### Chapter: Formal Verification
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `sva/formal-assume` | assume property | âœ… | 24/27 âš ï¸2 | `sva/formal-intro` | `assume property`, constraining formal input space |
| `sva/always-eventually` | always and s_eventually | âœ… | 22/27 âš ï¸2 | `sva/formal-assume` | `always`/`s_eventually`, liveness vs safety properties |
| `sva/until` | until and s_until | âœ… | 20/27 âš ï¸2 | `sva/always-eventually` | `until`, `s_until`, weak/strong until |
| `sva/lec` | Logical Equivalence Checking | âœ… | 23/27 âš ï¸2,4 | `sva/formal-intro` | LEC, two-module equivalence, miter circuit concept |
| `sva/followed-by` | Followed-By: #-# and #=# | ðŸ“ | â€” | `sva/implication`, `sva/formal-intro` | `#-#`, `#=#`, non-vacuous implication operators |

**`sva/followed-by`** (Mehta Â§20.8, p. 295-296)
> `seq #-# prop` and `seq #=# prop` fail if the antecedent doesn't
> match â€” unlike `|->` / `|=>` which pass vacuously.
> Exercise: compare the two forms on a burst read; observe the `#=#`
> failure when the burst never occurs vs the `|=>` silent pass.
> *Requires circt-bmc for the formal comparison half.*

---

## Part 3 â€” Universal Verification Methodology

### Chapter: UVM Foundations
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `uvm/reporting` | The First UVM Test | âœ… | 25/27 âš ï¸4,5 | `sv/modules-and-ports`, `sv/interfaces` | `uvm_component`, `uvm_test`, `` `uvm_info/warning/error ``, severity levels, `build_phase`/`run_phase`, objections |
| `uvm/seq-item` | Sequence Items | âœ… | 26/27 âš ï¸9 | `uvm/reporting`, `sv/packed-structs` | `uvm_sequence_item`, `` `uvm_object_utils ``, `rand` fields, constraints, `convert2string` |

### Chapter: Stimulus
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `uvm/sequence` | Sequences | âœ… | 27/27 | `uvm/seq-item` | `uvm_sequence`, `body()`, `start_item`/`randomize`/`finish_item` loop |
| `uvm/driver` | The Driver | âœ… | 24/27 âš ï¸1,4,5 | `uvm/sequence`, `sv/interfaces`, `sv/always-ff` | `uvm_driver`, `get_next_item`/`item_done`, virtual interface driving, 1-cycle latency capture |
| `uvm/constrained-random` | Constrained-Random Scenarios | âœ… | 24/27 âš ï¸1,4,9 | `uvm/seq-item` | `dist`, inline `randomize() with {}`, `constraint_mode()` |

### Chapter: Checking
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `uvm/monitor` | Monitor and Scoreboard | âœ… | 25/27 âš ï¸1,4 | `uvm/driver`, `uvm/seq-item` | `uvm_monitor`, `uvm_analysis_port`, `write()`, `uvm_scoreboard`, shadow memory |
| `uvm/env` | Environment and Test | âœ… | 26/27 âš ï¸4 | `uvm/monitor` | `uvm_env`, `uvm_agent`, analysis port â†’ scoreboard wiring |

### Chapter: Functional Coverage
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `uvm/covergroup` | Functional Coverage | âœ… | 25/27 âš ï¸4,9 | `uvm/monitor`, `sv/covergroup-basics` | functional coverage in UVM, `uvm_subscriber`, sampling transactions |
| `uvm/cross-coverage` | Cross Coverage | âœ… | 27/27 | `uvm/covergroup`, `sv/cross-coverage` | cross in UVM context, `addr Ã— we` 2D coverage |
| `uvm/coverage-driven` | Coverage-Driven Verification | âœ… | 26/27 âš ï¸4 | `uvm/cross-coverage` | coverage-driven loop, `get_coverage()` exit condition |

### Chapter: Advanced UVM
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `uvm/factory-override` | Factory Overrides | âœ… | 24/27 âš ï¸2,7,9 | `uvm/seq-item` | `uvm_factory`, `type_id::set_type_override`, corner-case testing via type substitution |
| `uvm/virtual-seq` | Virtual Sequences | ðŸ’¡ | â€” | `uvm/env` | `uvm_virtual_sequencer`, coordinating stimulus across multiple agents |
| `uvm/ral` | Register Abstraction Layer (RAL) | ðŸ’¡ | â€” | `uvm/driver` | `uvm_reg_block`, `uvm_reg`, frontdoor/backdoor register access |

---

## Part 4 â€” cocotb

### Chapter: cocotb Basics
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `cocotb/first-test` | Your First cocotb Test | âœ… | 23/27 âš ï¸2,4 | `sv/always-ff` (Python basics assumed) | `@cocotb.test()`, `dut.signal.value`, `await Timer()`, VCD generation |
| `cocotb/clock-and-timing` | Clock and Timing | âœ… | 23/27 âš ï¸2 | `cocotb/first-test` | `Clock()`, `start_soon()`, `await ClockCycles()`, sim time queries |

### Chapter: Triggers & Clocks
| Slug | Title | Status | Score | Prereqs | Teaches |
|---|---|---|---|---|---|
| `cocotb/edge-triggers` | Edge Triggers | âœ… | 25/27 | `cocotb/clock-and-timing` | `RisingEdge`, `FallingEdge`, awaiting edge trigger objects |
| `cocotb/clockcycles-patterns` | Clock Cycles & Patterns | âœ… | 25/27 | `cocotb/edge-triggers` | multi-cycle sequences, burst patterns, structured test routines |

---

## Remaining gaps / priority order

### SV Basics
1. `sv/mealy-fsm` â€” completes the FSM chapter
2. `sv/shift-reg` â€” completes Sequential Logic
3. `sv/generate` â€” common RTL pattern
4. `sv/typedef` + `sv/arrays-static` â€” complete the Data Types chapter
5. `sv/assign-operators` â€” arithmetic foundation

### SVA
6. `sva/followed-by` (`#-#` / `#=#`) â€” no-vacuous-pass operators; pairs with `sva/formal-assume`
7. `sva/bind` â€” non-invasive attachment; reuses Part 1 `counter` module
8. `sva/let` â€” optional polish

### UVM
9. `uvm/virtual-seq` â€” orchestrates multiple agents
10. `uvm/ral` â€” register model; needed for IP-level verification

### TB-focused SV (potential new Part 5)
> OOP fundamentals, randomization techniques, dynamic arrays/queues,
> fork/join concurrency â€” bridging SV basics and UVM.
> Ref: `OOP/`, `Randomization/`, `Arrays/`, `ThreadsAndInterProcessCommunication/`
