
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -0.49

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -0.06

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -0.06

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.38 source latency uart_tx_inst.prescale_reg[11]$_SDFFE_PP0P_/CLK ^
  -0.39 target latency uart_tx_inst.data_reg[2]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.02 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rxd (input port clocked by core_clock)
Endpoint: uart_rx_inst.rxd_reg$_SDFF_PP1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.50    0.50 ^ input external delay
     1    0.00    0.00    0.00    0.50 ^ rxd (in)
                                         rxd (net)
                  0.00    0.00    0.50 ^ input14/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.07    0.08    0.58 ^ input14/X (sky130_fd_sc_hd__clkbuf_1)
                                         net15 (net)
                  0.07    0.00    0.58 ^ _709_/B (sky130_fd_sc_hd__or2_0)
     1    0.00    0.05    0.10    0.68 ^ _709_/X (sky130_fd_sc_hd__or2_0)
                                         _054_ (net)
                  0.05    0.00    0.68 ^ uart_rx_inst.rxd_reg$_SDFF_PP1_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.68   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.07    0.14    0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.14    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.05    0.10    0.20    0.39 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.10    0.00    0.39 ^ uart_rx_inst.rxd_reg$_SDFF_PP1_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.39   clock reconvergence pessimism
                         -0.03    0.36   library hold time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.data_reg[3]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.07    0.14    0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.14    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.05    0.10    0.20    0.39 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6__leaf_clk (net)
                  0.10    0.00    0.39 ^ uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.34    0.72 v uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         uart_rx_inst.prescale_reg[11] (net)
                  0.03    0.00    0.72 v _439_/A (sky130_fd_sc_hd__or4_4)
     3    0.01    0.10    0.55    1.27 v _439_/X (sky130_fd_sc_hd__or4_4)
                                         _088_ (net)
                  0.10    0.00    1.27 v _440_/C (sky130_fd_sc_hd__or3_4)
     5    0.02    0.09    0.37    1.64 v _440_/X (sky130_fd_sc_hd__or3_4)
                                         _089_ (net)
                  0.09    0.00    1.64 v _446_/C (sky130_fd_sc_hd__or3_4)
     5    0.02    0.09    0.38    2.03 v _446_/X (sky130_fd_sc_hd__or3_4)
                                         _095_ (net)
                  0.09    0.00    2.03 v _450_/A (sky130_fd_sc_hd__or3_4)
     3    0.03    0.10    0.45    2.48 v _450_/X (sky130_fd_sc_hd__or3_4)
                                         _099_ (net)
                  0.10    0.00    2.48 v _451_/B (sky130_fd_sc_hd__nor2_8)
     8    0.04    0.17    0.18    2.66 ^ _451_/Y (sky130_fd_sc_hd__nor2_8)
                                         _001_ (net)
                  0.17    0.00    2.66 ^ uart_rx_inst.data_reg[3]$_SDFFCE_PP0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.66   data arrival time

                          2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock source latency
     1    0.02    0.00    0.00    2.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    2.50 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.07    0.14    0.18    2.68 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.14    0.00    2.68 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.10    0.20    2.88 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5__leaf_clk (net)
                  0.10    0.00    2.89 ^ uart_rx_inst.data_reg[3]$_SDFFCE_PP0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    2.89   clock reconvergence pessimism
                         -0.29    2.60   library setup time
                                  2.60   data required time
-----------------------------------------------------------------------------
                                  2.60   data required time
                                 -2.66   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.data_reg[3]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.07    0.14    0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.14    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.05    0.10    0.20    0.39 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6__leaf_clk (net)
                  0.10    0.00    0.39 ^ uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.34    0.72 v uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         uart_rx_inst.prescale_reg[11] (net)
                  0.03    0.00    0.72 v _439_/A (sky130_fd_sc_hd__or4_4)
     3    0.01    0.10    0.55    1.27 v _439_/X (sky130_fd_sc_hd__or4_4)
                                         _088_ (net)
                  0.10    0.00    1.27 v _440_/C (sky130_fd_sc_hd__or3_4)
     5    0.02    0.09    0.37    1.64 v _440_/X (sky130_fd_sc_hd__or3_4)
                                         _089_ (net)
                  0.09    0.00    1.64 v _446_/C (sky130_fd_sc_hd__or3_4)
     5    0.02    0.09    0.38    2.03 v _446_/X (sky130_fd_sc_hd__or3_4)
                                         _095_ (net)
                  0.09    0.00    2.03 v _450_/A (sky130_fd_sc_hd__or3_4)
     3    0.03    0.10    0.45    2.48 v _450_/X (sky130_fd_sc_hd__or3_4)
                                         _099_ (net)
                  0.10    0.00    2.48 v _451_/B (sky130_fd_sc_hd__nor2_8)
     8    0.04    0.17    0.18    2.66 ^ _451_/Y (sky130_fd_sc_hd__nor2_8)
                                         _001_ (net)
                  0.17    0.00    2.66 ^ uart_rx_inst.data_reg[3]$_SDFFCE_PP0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.66   data arrival time

                          2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock source latency
     1    0.02    0.00    0.00    2.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    2.50 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.07    0.14    0.18    2.68 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.14    0.00    2.68 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.10    0.20    2.88 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5__leaf_clk (net)
                  0.10    0.00    2.89 ^ uart_rx_inst.data_reg[3]$_SDFFCE_PP0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    2.89   clock reconvergence pessimism
                         -0.29    2.60   library setup time
                                  2.60   data required time
-----------------------------------------------------------------------------
                                  2.60   data required time
                                 -2.66   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.983720600605011

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.4888180494308472

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6607

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.02893141284584999

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.03388400003314018

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8538

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 8

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.data_reg[3]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.20    0.39 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.39 ^ uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.34    0.72 v uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_2)
   0.55    1.27 v _439_/X (sky130_fd_sc_hd__or4_4)
   0.38    1.64 v _440_/X (sky130_fd_sc_hd__or3_4)
   0.38    2.03 v _446_/X (sky130_fd_sc_hd__or3_4)
   0.45    2.48 v _450_/X (sky130_fd_sc_hd__or3_4)
   0.18    2.66 ^ _451_/Y (sky130_fd_sc_hd__nor2_8)
   0.00    2.66 ^ uart_rx_inst.data_reg[3]$_SDFFCE_PP0P_/DE (sky130_fd_sc_hd__edfxtp_1)
           2.66   data arrival time

   2.50    2.50   clock core_clock (rise edge)
   0.00    2.50   clock source latency
   0.00    2.50 ^ clk (in)
   0.18    2.68 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.20    2.88 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    2.89 ^ uart_rx_inst.data_reg[3]$_SDFFCE_PP0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    2.89   clock reconvergence pessimism
  -0.29    2.60   library setup time
           2.60   data required time
---------------------------------------------------------
           2.60   data required time
          -2.66   data arrival time
---------------------------------------------------------
          -0.06   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.21    0.39 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.39 ^ uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.40    0.79 ^ uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.07    0.86 v _736_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.86 v uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.86   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.21    0.39 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.39 ^ uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.39   clock reconvergence pessimism
  -0.04    0.36   library hold time
           0.36   data required time
---------------------------------------------------------
           0.36   data required time
          -0.86   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.3867

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.3865

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.6596

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.0619

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-2.327418

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.75e-03   4.26e-04   6.63e-10   2.18e-03  30.3%
Combinational          1.58e-03   2.36e-03   1.22e-09   3.95e-03  54.9%
Clock                  4.73e-04   5.98e-04   1.01e-10   1.07e-03  14.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-03   3.39e-03   1.99e-09   7.19e-03 100.0%
                          52.9%      47.1%       0.0%
