$date
	Sun Oct 23 06:29:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#540515
b1010 !
1"
#540518
b1010 &
b1010 %
1$
#540519
0"
#540522
b101 &
b101 %
#540526
b10000 &
b10000 %
#540530
b1000 &
b1000 %
#540534
b100 &
b100 %
#540538
b10 &
b10 %
#540542
b1 &
1#
b1 %
#540546
b0 &
b0 %
0#
0$
#1610799
b100 !
1"
#1610802
b100 &
b100 %
1$
#1610803
0"
#1610806
b10 &
b10 %
#1610810
b1 &
b1 %
1#
#1610814
b0 &
0#
b0 %
0$
#2573667
b1010 !
1"
#2573670
b1010 &
b1010 %
1$
#2573671
0"
#2573674
b101 &
b101 %
#2573678
b10000 &
b10000 %
#2573682
b1000 &
b1000 %
#2573686
b100 &
b100 %
#2573690
b10 &
b10 %
#2573694
b1 &
1#
b1 %
#2573698
b0 &
b0 %
0#
0$
#4500012
