--
--	Conversion of LIN_Mst_test.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Feb 24 14:24:41 2014
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_145 : bit;
SIGNAL Net_153 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL Net_141 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL Net_146 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL Net_158 : bit;
SIGNAL \LIN:Net_9\ : bit;
SIGNAL Net_159 : bit;
SIGNAL \LIN:Net_61\ : bit;
SIGNAL \LIN:BUART:clock_op\ : bit;
SIGNAL \LIN:BUART:reset_reg\ : bit;
SIGNAL \LIN:BUART:tx_hd_send_break\ : bit;
SIGNAL \LIN:BUART:HalfDuplexSend\ : bit;
SIGNAL \LIN:BUART:FinalParityType_1\ : bit;
SIGNAL \LIN:BUART:FinalParityType_0\ : bit;
SIGNAL \LIN:BUART:FinalAddrMode_2\ : bit;
SIGNAL \LIN:BUART:FinalAddrMode_1\ : bit;
SIGNAL \LIN:BUART:FinalAddrMode_0\ : bit;
SIGNAL \LIN:BUART:tx_ctrl_mark\ : bit;
SIGNAL \LIN:BUART:reset_reg_dp\ : bit;
SIGNAL \LIN:BUART:reset_sr\ : bit;
SIGNAL \LIN:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \LIN:BUART:txn\ : bit;
SIGNAL \LIN:BUART:tx_interrupt_out\ : bit;
SIGNAL \LIN:BUART:rx_interrupt_out\ : bit;
SIGNAL \LIN:BUART:tx_state_1\ : bit;
SIGNAL \LIN:BUART:tx_state_0\ : bit;
SIGNAL \LIN:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \LIN:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LIN:BUART:tx_shift_out\ : bit;
SIGNAL \LIN:BUART:tx_fifo_notfull\ : bit;
SIGNAL \LIN:BUART:tx_fifo_empty\ : bit;
SIGNAL \LIN:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:counter_load\ : bit;
SIGNAL \LIN:BUART:tx_state_2\ : bit;
SIGNAL \LIN:BUART:tx_bitclk\ : bit;
SIGNAL \LIN:BUART:counter_load_not\ : bit;
SIGNAL \LIN:BUART:tx_bitclk_dp\ : bit;
SIGNAL \LIN:BUART:tx_counter_dp\ : bit;
SIGNAL \LIN:BUART:sc_out_7\ : bit;
SIGNAL \LIN:BUART:sc_out_6\ : bit;
SIGNAL \LIN:BUART:sc_out_5\ : bit;
SIGNAL \LIN:BUART:sc_out_4\ : bit;
SIGNAL \LIN:BUART:sc_out_3\ : bit;
SIGNAL \LIN:BUART:sc_out_2\ : bit;
SIGNAL \LIN:BUART:sc_out_1\ : bit;
SIGNAL \LIN:BUART:sc_out_0\ : bit;
SIGNAL \LIN:BUART:tx_counter_tc\ : bit;
SIGNAL \LIN:BUART:tx_status_6\ : bit;
SIGNAL \LIN:BUART:tx_status_5\ : bit;
SIGNAL \LIN:BUART:tx_status_4\ : bit;
SIGNAL \LIN:BUART:tx_status_0\ : bit;
SIGNAL \LIN:BUART:tx_status_1\ : bit;
SIGNAL \LIN:BUART:tx_status_2\ : bit;
SIGNAL \LIN:BUART:tx_status_3\ : bit;
SIGNAL Net_156 : bit;
SIGNAL \LIN:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \LIN:BUART:tx_mark\ : bit;
SIGNAL \LIN:BUART:tx_parity_bit\ : bit;
SIGNAL \LIN:BUART:rx_addressmatch\ : bit;
SIGNAL \LIN:BUART:rx_addressmatch1\ : bit;
SIGNAL \LIN:BUART:rx_addressmatch2\ : bit;
SIGNAL \LIN:BUART:rx_state_1\ : bit;
SIGNAL \LIN:BUART:rx_state_0\ : bit;
SIGNAL \LIN:BUART:rx_bitclk_enable\ : bit;
SIGNAL \LIN:BUART:rx_postpoll\ : bit;
ATTRIBUTE soft of \LIN:BUART:rx_postpoll\:SIGNAL IS '1';
SIGNAL \LIN:BUART:rx_load_fifo\ : bit;
SIGNAL \LIN:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LIN:BUART:hd_shift_out\ : bit;
SIGNAL \LIN:BUART:rx_fifonotempty\ : bit;
SIGNAL \LIN:BUART:rx_fifofull\ : bit;
SIGNAL \LIN:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \LIN:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \LIN:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LIN:BUART:rx_counter_load\ : bit;
SIGNAL \LIN:BUART:rx_state_3\ : bit;
SIGNAL \LIN:BUART:rx_state_2\ : bit;
SIGNAL \LIN:BUART:rx_bitclk_pre\ : bit;
SIGNAL \LIN:BUART:rx_count_2\ : bit;
SIGNAL \LIN:BUART:rx_count_1\ : bit;
SIGNAL \LIN:BUART:rx_count_0\ : bit;
SIGNAL \LIN:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \LIN:BUART:rx_count_6\ : bit;
SIGNAL \LIN:BUART:rx_count_5\ : bit;
SIGNAL \LIN:BUART:rx_count_4\ : bit;
SIGNAL \LIN:BUART:rx_count_3\ : bit;
SIGNAL \LIN:BUART:rx_count7_tc\ : bit;
SIGNAL \LIN:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \LIN:BUART:rx_bitclk\ : bit;
SIGNAL \LIN:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \LIN:BUART:rx_poll_bit1\ : bit;
SIGNAL \LIN:BUART:rx_poll_bit2\ : bit;
SIGNAL \LIN:BUART:pollingrange\ : bit;
SIGNAL \LIN:BUART:pollcount_1\ : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \LIN:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \LIN:BUART:rx_status_0\ : bit;
SIGNAL \LIN:BUART:rx_markspace_status\ : bit;
SIGNAL \LIN:BUART:rx_status_1\ : bit;
SIGNAL \LIN:BUART:rx_break_status\ : bit;
SIGNAL \LIN:BUART:rx_status_2\ : bit;
SIGNAL \LIN:BUART:rx_parity_error_status\ : bit;
SIGNAL \LIN:BUART:rx_status_3\ : bit;
SIGNAL \LIN:BUART:rx_stop_bit_error\ : bit;
SIGNAL \LIN:BUART:rx_status_4\ : bit;
SIGNAL \LIN:BUART:rx_status_5\ : bit;
SIGNAL \LIN:BUART:rx_status_6\ : bit;
SIGNAL \LIN:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_155 : bit;
SIGNAL \LIN:BUART:rx_break_detect\ : bit;
SIGNAL \LIN:BUART:rx_markspace_pre\ : bit;
SIGNAL \LIN:BUART:rx_parity_error_pre\ : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \LIN:BUART:rx_address_detected\ : bit;
SIGNAL \LIN:BUART:rx_last\ : bit;
SIGNAL \LIN:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \LIN:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:newa_6\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:newa_5\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:newa_4\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:newa_3\ : bit;
SIGNAL MODIN5_6 : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:newa_2\ : bit;
SIGNAL MODIN5_5 : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL MODIN5_4 : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL MODIN5_3 : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:newb_6\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:newb_5\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:newb_4\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:newb_3\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:newb_2\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:dataa_6\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:dataa_5\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:dataa_4\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:dataa_3\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:dataa_2\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:datab_6\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:datab_5\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:datab_4\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:datab_3\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:datab_2\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:lta_6\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:gta_6\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:lta_5\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:gta_5\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:lta_4\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:gta_4\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:lta_3\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:gta_3\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:lta_2\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:gta_2\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \LIN:BUART:sRX:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL Net_168 : bit;
SIGNAL Net_220 : bit;
SIGNAL \UART_2:Net_9\ : bit;
SIGNAL \UART_2:Net_61\ : bit;
SIGNAL \UART_2:BUART:clock_op\ : bit;
SIGNAL \UART_2:BUART:reset_reg\ : bit;
SIGNAL Net_198 : bit;
SIGNAL \UART_2:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_2:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_2:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_2:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_2:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_2:BUART:reset_reg_dp\ : bit;
SIGNAL \UART_2:BUART:reset_sr\ : bit;
SIGNAL \UART_2:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_171 : bit;
SIGNAL \UART_2:BUART:txn\ : bit;
SIGNAL \UART_2:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_221 : bit;
SIGNAL \UART_2:BUART:tx_state_1\ : bit;
SIGNAL \UART_2:BUART:tx_state_0\ : bit;
SIGNAL \UART_2:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:tx_shift_out\ : bit;
SIGNAL \UART_2:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_2:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:counter_load\ : bit;
SIGNAL \UART_2:BUART:tx_state_2\ : bit;
SIGNAL \UART_2:BUART:tx_bitclk\ : bit;
SIGNAL \UART_2:BUART:counter_load_not\ : bit;
SIGNAL \UART_2:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_2:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_2:BUART:sc_out_7\ : bit;
SIGNAL \UART_2:BUART:sc_out_6\ : bit;
SIGNAL \UART_2:BUART:sc_out_5\ : bit;
SIGNAL \UART_2:BUART:sc_out_4\ : bit;
SIGNAL \UART_2:BUART:sc_out_3\ : bit;
SIGNAL \UART_2:BUART:sc_out_2\ : bit;
SIGNAL \UART_2:BUART:sc_out_1\ : bit;
SIGNAL \UART_2:BUART:sc_out_0\ : bit;
SIGNAL \UART_2:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_2:BUART:tx_status_6\ : bit;
SIGNAL \UART_2:BUART:tx_status_5\ : bit;
SIGNAL \UART_2:BUART:tx_status_4\ : bit;
SIGNAL \UART_2:BUART:tx_status_0\ : bit;
SIGNAL \UART_2:BUART:tx_status_1\ : bit;
SIGNAL \UART_2:BUART:tx_status_2\ : bit;
SIGNAL \UART_2:BUART:tx_status_3\ : bit;
SIGNAL Net_217 : bit;
SIGNAL \UART_2:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_2:BUART:tx_mark\ : bit;
SIGNAL \UART_2:BUART:tx_parity_bit\ : bit;
SIGNAL tmpOE__Tx_2_net_0 : bit;
SIGNAL tmpFB_0__Tx_2_net_0 : bit;
SIGNAL tmpIO_0__Tx_2_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_2_net_0 : bit;
SIGNAL \LIN_Timer:Net_260\ : bit;
SIGNAL Net_295 : bit;
SIGNAL \LIN_Timer:Net_55\ : bit;
SIGNAL Net_285 : bit;
SIGNAL \LIN_Timer:Net_53\ : bit;
SIGNAL Net_10 : bit;
SIGNAL \LIN_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \LIN_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \LIN_Timer:TimerUDB:control_7\ : bit;
SIGNAL \LIN_Timer:TimerUDB:control_6\ : bit;
SIGNAL \LIN_Timer:TimerUDB:control_5\ : bit;
SIGNAL \LIN_Timer:TimerUDB:control_4\ : bit;
SIGNAL \LIN_Timer:TimerUDB:control_3\ : bit;
SIGNAL \LIN_Timer:TimerUDB:control_2\ : bit;
SIGNAL \LIN_Timer:TimerUDB:control_1\ : bit;
SIGNAL \LIN_Timer:TimerUDB:control_0\ : bit;
SIGNAL \LIN_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \LIN_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \LIN_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \LIN_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \LIN_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \LIN_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \LIN_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \LIN_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \LIN_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \LIN_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \LIN_Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \LIN_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \LIN_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \LIN_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \LIN_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \LIN_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \LIN_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \LIN_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \LIN_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \LIN_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \LIN_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_299 : bit;
SIGNAL \LIN_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \LIN_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \LIN_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \LIN_Timer:TimerUDB:status_6\ : bit;
SIGNAL \LIN_Timer:TimerUDB:status_5\ : bit;
SIGNAL \LIN_Timer:TimerUDB:status_4\ : bit;
SIGNAL \LIN_Timer:TimerUDB:status_0\ : bit;
SIGNAL \LIN_Timer:TimerUDB:status_1\ : bit;
SIGNAL \LIN_Timer:TimerUDB:status_2\ : bit;
SIGNAL \LIN_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \LIN_Timer:TimerUDB:status_3\ : bit;
SIGNAL \LIN_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_12 : bit;
SIGNAL \LIN_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \LIN_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \LIN_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LIN_Timer:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LIN_Timer:Net_102\ : bit;
SIGNAL \LIN_Timer:Net_266\ : bit;
SIGNAL Net_318 : bit;
SIGNAL tmpOE__PS2_IN_net_0 : bit;
SIGNAL Net_306 : bit;
SIGNAL tmpIO_0__PS2_IN_net_0 : bit;
TERMINAL tmpSIOVREF__PS2_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PS2_IN_net_0 : bit;
SIGNAL \PS2:Net_9\ : bit;
SIGNAL Net_375 : bit;
SIGNAL \PS2:Net_61\ : bit;
SIGNAL \PS2:BUART:clock_op\ : bit;
SIGNAL \PS2:BUART:reset_reg\ : bit;
SIGNAL \PS2:BUART:tx_hd_send_break\ : bit;
SIGNAL \PS2:BUART:HalfDuplexSend\ : bit;
SIGNAL \PS2:BUART:FinalParityType_1\ : bit;
SIGNAL \PS2:BUART:FinalParityType_0\ : bit;
SIGNAL \PS2:BUART:FinalAddrMode_2\ : bit;
SIGNAL \PS2:BUART:FinalAddrMode_1\ : bit;
SIGNAL \PS2:BUART:FinalAddrMode_0\ : bit;
SIGNAL \PS2:BUART:tx_ctrl_mark\ : bit;
SIGNAL \PS2:BUART:reset_reg_dp\ : bit;
SIGNAL \PS2:BUART:reset_sr\ : bit;
SIGNAL \PS2:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_370 : bit;
SIGNAL \PS2:BUART:txn\ : bit;
SIGNAL Net_374 : bit;
SIGNAL \PS2:BUART:rx_interrupt_out\ : bit;
SIGNAL \PS2:BUART:rx_addressmatch\ : bit;
SIGNAL \PS2:BUART:rx_addressmatch1\ : bit;
SIGNAL \PS2:BUART:rx_addressmatch2\ : bit;
SIGNAL \PS2:BUART:rx_state_1\ : bit;
SIGNAL \PS2:BUART:rx_state_0\ : bit;
SIGNAL \PS2:BUART:rx_bitclk_enable\ : bit;
SIGNAL \PS2:BUART:rx_postpoll\ : bit;
SIGNAL \PS2:BUART:rx_load_fifo\ : bit;
SIGNAL \PS2:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \PS2:BUART:hd_shift_out\ : bit;
SIGNAL \PS2:BUART:rx_fifonotempty\ : bit;
SIGNAL \PS2:BUART:rx_fifofull\ : bit;
SIGNAL \PS2:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \PS2:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \PS2:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PS2:BUART:rx_counter_load\ : bit;
SIGNAL \PS2:BUART:rx_state_3\ : bit;
SIGNAL \PS2:BUART:rx_state_2\ : bit;
SIGNAL \PS2:BUART:rx_bitclk_pre\ : bit;
SIGNAL \PS2:BUART:rx_count_2\ : bit;
SIGNAL \PS2:BUART:rx_count_1\ : bit;
SIGNAL \PS2:BUART:rx_count_0\ : bit;
SIGNAL \PS2:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \PS2:BUART:rx_count_6\ : bit;
SIGNAL \PS2:BUART:rx_count_5\ : bit;
SIGNAL \PS2:BUART:rx_count_4\ : bit;
SIGNAL \PS2:BUART:rx_count_3\ : bit;
SIGNAL \PS2:BUART:rx_count7_tc\ : bit;
SIGNAL \PS2:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \PS2:BUART:rx_bitclk\ : bit;
SIGNAL \PS2:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \PS2:BUART:rx_poll_bit1\ : bit;
SIGNAL \PS2:BUART:rx_poll_bit2\ : bit;
SIGNAL \PS2:BUART:pollingrange\ : bit;
SIGNAL \PS2:BUART:pollcount_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_1\ : bit;
SIGNAL \PS2:BUART:pollcount_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODIN6_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODIN6_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODIN7_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODIN7_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODIN8_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODIN8_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \PS2:BUART:rx_status_0\ : bit;
SIGNAL \PS2:BUART:rx_markspace_status\ : bit;
SIGNAL \PS2:BUART:rx_status_1\ : bit;
SIGNAL \PS2:BUART:rx_status_2\ : bit;
SIGNAL \PS2:BUART:rx_parity_error_status\ : bit;
SIGNAL \PS2:BUART:rx_status_3\ : bit;
SIGNAL \PS2:BUART:rx_stop_bit_error\ : bit;
SIGNAL \PS2:BUART:rx_status_4\ : bit;
SIGNAL \PS2:BUART:rx_status_5\ : bit;
SIGNAL \PS2:BUART:rx_status_6\ : bit;
SIGNAL \PS2:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_371 : bit;
SIGNAL \PS2:BUART:rx_markspace_pre\ : bit;
SIGNAL \PS2:BUART:rx_parity_error_pre\ : bit;
SIGNAL \PS2:BUART:rx_break_status\ : bit;
SIGNAL \PS2:BUART:sRX:cmp_vv_vv_MODGEN_10\ : bit;
SIGNAL \PS2:BUART:rx_address_detected\ : bit;
SIGNAL \PS2:BUART:rx_last\ : bit;
SIGNAL \PS2:BUART:rx_parity_bit\ : bit;
SIGNAL \PS2:BUART:sRX:cmp_vv_vv_MODGEN_11\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:newa_6\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:newa_5\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:newa_4\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:newa_3\ : bit;
SIGNAL \PS2:BUART:sRX:MODIN9_6\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:newa_2\ : bit;
SIGNAL \PS2:BUART:sRX:MODIN9_5\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:newa_1\ : bit;
SIGNAL \PS2:BUART:sRX:MODIN9_4\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:newa_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODIN9_3\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:newb_6\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:newb_5\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:newb_4\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:newb_3\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:newb_2\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:newb_1\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:newb_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:dataa_6\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:dataa_5\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:dataa_4\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:dataa_3\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:dataa_2\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:dataa_1\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:dataa_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:datab_6\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:datab_5\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:datab_4\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:datab_3\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:datab_2\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:datab_1\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:datab_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:lta_6\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:gta_6\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:lta_5\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:gta_5\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:lta_4\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:gta_4\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:lta_3\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:gta_3\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:lta_2\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:gta_2\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:lta_1\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:gta_1\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:lta_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_10:g2:a0:gta_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:newa_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:newb_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:dataa_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:datab_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:xeq\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:xneq\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:xlt\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:xlte\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:xgt\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:g1:a0:xgte\ : bit;
SIGNAL \PS2:BUART:sRX:MODULE_11:lt\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:MODULE_11:lt\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:MODULE_11:eq\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:MODULE_11:eq\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:MODULE_11:gt\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:MODULE_11:gt\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:MODULE_11:gte\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:MODULE_11:gte\:SIGNAL IS 2;
SIGNAL \PS2:BUART:sRX:MODULE_11:lte\ : bit;
ATTRIBUTE port_state_att of \PS2:BUART:sRX:MODULE_11:lte\:SIGNAL IS 2;
SIGNAL tmpOE__air_1_net_0 : bit;
SIGNAL tmpFB_0__air_1_net_0 : bit;
SIGNAL tmpIO_0__air_1_net_0 : bit;
TERMINAL tmpSIOVREF__air_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__air_1_net_0 : bit;
SIGNAL tmpOE__air_2_net_0 : bit;
SIGNAL tmpFB_0__air_2_net_0 : bit;
SIGNAL tmpIO_0__air_2_net_0 : bit;
TERMINAL tmpSIOVREF__air_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__air_2_net_0 : bit;
SIGNAL tmpOE__air_3_net_0 : bit;
SIGNAL tmpFB_0__air_3_net_0 : bit;
SIGNAL tmpIO_0__air_3_net_0 : bit;
TERMINAL tmpSIOVREF__air_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__air_3_net_0 : bit;
SIGNAL tmpOE__air_4_net_0 : bit;
SIGNAL tmpFB_0__air_4_net_0 : bit;
SIGNAL tmpIO_0__air_4_net_0 : bit;
TERMINAL tmpSIOVREF__air_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__air_4_net_0 : bit;
SIGNAL tmpOE__air_5_net_0 : bit;
SIGNAL tmpFB_0__air_5_net_0 : bit;
SIGNAL tmpIO_0__air_5_net_0 : bit;
TERMINAL tmpSIOVREF__air_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__air_5_net_0 : bit;
SIGNAL tmpOE__air_6_net_0 : bit;
SIGNAL tmpFB_0__air_6_net_0 : bit;
SIGNAL tmpIO_0__air_6_net_0 : bit;
TERMINAL tmpSIOVREF__air_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__air_6_net_0 : bit;
SIGNAL tmpOE__air_7_net_0 : bit;
SIGNAL tmpFB_0__air_7_net_0 : bit;
SIGNAL tmpIO_0__air_7_net_0 : bit;
TERMINAL tmpSIOVREF__air_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__air_7_net_0 : bit;
SIGNAL tmpOE__air_8_net_0 : bit;
SIGNAL tmpFB_0__air_8_net_0 : bit;
SIGNAL tmpIO_0__air_8_net_0 : bit;
TERMINAL tmpSIOVREF__air_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__air_8_net_0 : bit;
SIGNAL \LIN:BUART:reset_reg\\D\ : bit;
SIGNAL \LIN:BUART:txn\\D\ : bit;
SIGNAL \LIN:BUART:tx_state_1\\D\ : bit;
SIGNAL \LIN:BUART:tx_state_0\\D\ : bit;
SIGNAL \LIN:BUART:tx_state_2\\D\ : bit;
SIGNAL \LIN:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_156D : bit;
SIGNAL \LIN:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \LIN:BUART:tx_mark\\D\ : bit;
SIGNAL \LIN:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \LIN:BUART:rx_state_1\\D\ : bit;
SIGNAL \LIN:BUART:rx_state_0\\D\ : bit;
SIGNAL \LIN:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \LIN:BUART:rx_state_3\\D\ : bit;
SIGNAL \LIN:BUART:rx_state_2\\D\ : bit;
SIGNAL \LIN:BUART:rx_bitclk\\D\ : bit;
SIGNAL \LIN:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \LIN:BUART:pollcount_1\\D\ : bit;
SIGNAL \LIN:BUART:pollcount_0\\D\ : bit;
SIGNAL \LIN:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \LIN:BUART:rx_break_status\\D\ : bit;
SIGNAL \LIN:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \LIN:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \LIN:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \LIN:BUART:rx_break_detect\\D\ : bit;
SIGNAL \LIN:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \LIN:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \LIN:BUART:rx_address_detected\\D\ : bit;
SIGNAL \LIN:BUART:rx_last\\D\ : bit;
SIGNAL \LIN:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_2:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_2:BUART:txn\\D\ : bit;
SIGNAL \UART_2:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_2:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_2:BUART:tx_state_2\\D\ : bit;
SIGNAL \UART_2:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_217D : bit;
SIGNAL \UART_2:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_2:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_2:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \LIN_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \LIN_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \LIN_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \LIN_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \PS2:BUART:reset_reg\\D\ : bit;
SIGNAL \PS2:BUART:rx_state_1\\D\ : bit;
SIGNAL \PS2:BUART:rx_state_0\\D\ : bit;
SIGNAL \PS2:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \PS2:BUART:rx_state_3\\D\ : bit;
SIGNAL \PS2:BUART:rx_state_2\\D\ : bit;
SIGNAL \PS2:BUART:rx_bitclk\\D\ : bit;
SIGNAL \PS2:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \PS2:BUART:pollcount_1\\D\ : bit;
SIGNAL \PS2:BUART:pollcount_0\\D\ : bit;
SIGNAL \PS2:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \PS2:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \PS2:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \PS2:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \PS2:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \PS2:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \PS2:BUART:rx_break_status\\D\ : bit;
SIGNAL \PS2:BUART:rx_address_detected\\D\ : bit;
SIGNAL \PS2:BUART:rx_last\\D\ : bit;
SIGNAL \PS2:BUART:rx_parity_bit\\D\ : bit;
BEGIN

Net_145 <=  ('0') ;

tmpOE__Tx_1_net_0 <=  ('1') ;

Net_141 <= (not \LIN:BUART:txn\);

\LIN:BUART:counter_load_not\ <= ((not \LIN:BUART:tx_state_1\ and \LIN:BUART:tx_state_2\)
	OR (not \LIN:BUART:tx_state_2\ and \LIN:BUART:tx_state_0\)
	OR (not \LIN:BUART:tx_state_0\ and \LIN:BUART:tx_state_1\)
	OR (not \LIN:BUART:tx_bitclk\ and \LIN:BUART:tx_state_2\));

\LIN:BUART:tx_bitclk_enable_pre\ <= (not \LIN:BUART:tx_bitclk_dp\);

\LIN:BUART:tx_status_0\ <= ((\LIN:BUART:tx_state_1\ and \LIN:BUART:tx_state_0\ and \LIN:BUART:tx_fifo_empty\ and \LIN:BUART:tx_state_2\ and \LIN:BUART:tx_bitclk\));

\LIN:BUART:tx_status_2\ <= (not \LIN:BUART:tx_fifo_notfull\);

\LIN:BUART:tx_mark\\D\ <= ((not \LIN:BUART:reset_reg\ and \LIN:BUART:tx_mark\));

\LIN:BUART:tx_state_2\\D\ <= ((not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_state_2\ and not \LIN:BUART:tx_counter_dp\ and \LIN:BUART:tx_state_1\ and \LIN:BUART:tx_bitclk\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_state_2\ and \LIN:BUART:tx_state_1\ and \LIN:BUART:tx_state_0\ and \LIN:BUART:tx_bitclk\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_bitclk\ and \LIN:BUART:tx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_state_0\ and \LIN:BUART:tx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_state_1\ and \LIN:BUART:tx_state_2\));

\LIN:BUART:tx_state_1\\D\ <= ((not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_state_1\ and not \LIN:BUART:tx_state_2\ and \LIN:BUART:tx_state_0\ and \LIN:BUART:tx_bitclk\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_state_0\ and \LIN:BUART:tx_state_1\ and \LIN:BUART:tx_counter_dp\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_state_0\ and \LIN:BUART:tx_state_2\ and \LIN:BUART:tx_bitclk\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_bitclk\ and \LIN:BUART:tx_state_1\));

\LIN:BUART:tx_state_0\\D\ <= ((not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_state_1\ and not \LIN:BUART:tx_state_0\ and not \LIN:BUART:tx_fifo_empty\ and not \LIN:BUART:tx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_fifo_empty\ and \LIN:BUART:tx_state_0\ and \LIN:BUART:tx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_state_1\ and \LIN:BUART:tx_state_2\ and \LIN:BUART:tx_bitclk\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_bitclk\ and \LIN:BUART:tx_state_0\));

\LIN:BUART:txn\\D\ <= ((not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_state_0\ and not \LIN:BUART:tx_shift_out\ and not \LIN:BUART:tx_state_2\ and \LIN:BUART:tx_state_1\ and \LIN:BUART:tx_bitclk\ and \LIN:BUART:tx_counter_dp\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_state_1\ and not \LIN:BUART:tx_state_2\ and not \LIN:BUART:tx_bitclk\ and \LIN:BUART:tx_state_0\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_state_1\ and not \LIN:BUART:tx_shift_out\ and not \LIN:BUART:tx_state_2\ and \LIN:BUART:tx_state_0\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:tx_bitclk\ and \LIN:BUART:txn\ and \LIN:BUART:tx_state_1\)
	OR (not \LIN:BUART:reset_reg\ and \LIN:BUART:txn\ and \LIN:BUART:tx_state_2\));

\LIN:BUART:tx_parity_bit\\D\ <= ((not \LIN:BUART:tx_state_0\ and \LIN:BUART:txn\ and \LIN:BUART:tx_parity_bit\)
	OR (not \LIN:BUART:tx_state_1\ and not \LIN:BUART:tx_state_0\ and \LIN:BUART:tx_parity_bit\)
	OR \LIN:BUART:tx_parity_bit\);

\LIN:BUART:rx_counter_load\ <= ((not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_state_0\ and not \LIN:BUART:rx_state_3\ and not \LIN:BUART:rx_state_2\));

\LIN:BUART:rx_bitclk_pre\ <= ((not \LIN:BUART:rx_count_2\ and not \LIN:BUART:rx_count_1\ and not \LIN:BUART:rx_count_0\));

\LIN:BUART:rx_state_stop1_reg\\D\ <= (not \LIN:BUART:rx_state_2\
	OR not \LIN:BUART:rx_state_3\
	OR \LIN:BUART:rx_state_0\
	OR \LIN:BUART:rx_state_1\);

\LIN:BUART:pollcount_1\\D\ <= ((not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_count_2\ and not \LIN:BUART:rx_count_1\ and not MODIN1_1 and Net_146 and MODIN1_0)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_count_2\ and not \LIN:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not Net_146 and not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_count_2\ and not \LIN:BUART:rx_count_1\ and MODIN1_1));

\LIN:BUART:pollcount_0\\D\ <= ((not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_count_2\ and not \LIN:BUART:rx_count_1\ and not MODIN1_0 and Net_146)
	OR (not Net_146 and not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_count_2\ and not \LIN:BUART:rx_count_1\ and MODIN1_0));

\LIN:BUART:rx_postpoll\ <= ((Net_146 and MODIN1_0)
	OR MODIN1_1);

\LIN:BUART:rx_status_4\ <= ((\LIN:BUART:rx_load_fifo\ and \LIN:BUART:rx_fifofull\));

\LIN:BUART:rx_status_5\ <= ((\LIN:BUART:rx_fifonotempty\ and \LIN:BUART:rx_state_stop1_reg\));

\LIN:BUART:rx_stop_bit_error\\D\ <= ((not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_state_0\ and not \LIN:BUART:rx_postpoll\ and \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_state_3\ and \LIN:BUART:rx_state_2\));

\LIN:BUART:rx_break_status\\D\ <= ((not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_3\ and not \LIN:BUART:rx_break_detect\ and not MODIN4_6 and not MODIN4_5 and not MODIN4_4 and not MODIN4_3 and \LIN:BUART:rx_state_1\ and \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_state_2\));

\LIN:BUART:rx_load_fifo\\D\ <= ((not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_state_0\ and not \LIN:BUART:rx_state_2\ and \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_state_3\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_state_3\ and not \LIN:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \LIN:BUART:rx_state_0\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_state_3\ and not \LIN:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \LIN:BUART:rx_state_0\));

\LIN:BUART:rx_state_3\\D\ <= ((not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \LIN:BUART:rx_state_0\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \LIN:BUART:rx_state_0\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_state_3\)
	OR (not \LIN:BUART:reset_reg\ and \LIN:BUART:rx_state_1\ and \LIN:BUART:rx_state_3\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_2\ and \LIN:BUART:rx_state_3\)
	OR (not \LIN:BUART:reset_reg\ and \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_state_3\));

\LIN:BUART:rx_state_2\\D\ <= ((not Net_146 and not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_state_0\ and not \LIN:BUART:rx_state_3\ and not \LIN:BUART:rx_state_2\ and \LIN:BUART:rx_last\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_postpoll\ and not \LIN:BUART:rx_break_detect\ and \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_postpoll\ and not \LIN:BUART:rx_break_detect\ and \LIN:BUART:rx_state_3\ and \LIN:BUART:rx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_state_3\ and \LIN:BUART:rx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_state_0\ and not \LIN:BUART:rx_state_2\ and \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_state_3\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \LIN:BUART:rx_state_0\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \LIN:BUART:rx_state_0\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_state_1\ and \LIN:BUART:rx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_state_2\));

\LIN:BUART:rx_state_1\\D\ <= ((not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_0\ and not \LIN:BUART:rx_postpoll\ and not \LIN:BUART:rx_break_detect\ and \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_state_3\ and \LIN:BUART:rx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_postpoll\ and not \LIN:BUART:rx_break_detect\ and \LIN:BUART:rx_state_1\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_state_1\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_2\ and \LIN:BUART:rx_state_1\)
	OR (not \LIN:BUART:reset_reg\ and \LIN:BUART:rx_state_1\ and \LIN:BUART:rx_state_3\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_state_1\));

\LIN:BUART:rx_state_0\\D\ <= ((not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_2\ and \LIN:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_postpoll\ and not \LIN:BUART:rx_break_detect\ and \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_2\ and \LIN:BUART:rx_state_0\ and MODIN4_6)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_postpoll\ and not \LIN:BUART:rx_state_3\ and \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_postpoll\ and not \LIN:BUART:rx_break_detect\ and \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_2\ and \LIN:BUART:rx_state_1\ and \LIN:BUART:rx_state_0\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_state_3\));

\LIN:BUART:rx_last\\D\ <= ((not \LIN:BUART:reset_reg\ and Net_146));

\LIN:BUART:rx_address_detected\\D\ <= ((not \LIN:BUART:reset_reg\ and \LIN:BUART:rx_address_detected\));

\LIN:BUART:rx_parity_bit\\D\ <= ((not \LIN:BUART:rx_state_0\ and not \LIN:BUART:rx_state_2\ and \LIN:BUART:rx_parity_bit\)
	OR (\LIN:BUART:rx_postpoll\ and \LIN:BUART:rx_state_2\ and \LIN:BUART:rx_parity_bit\)
	OR (not \LIN:BUART:rx_postpoll\ and \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_parity_bit\)
	OR \LIN:BUART:rx_parity_bit\);

\LIN:BUART:rx_break_detect\\D\ <= ((not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and not MODIN4_4 and not MODIN4_3 and \LIN:BUART:rx_state_1\ and \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_state_2\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_state_0\ and not \LIN:BUART:rx_state_2\ and \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_postpoll\ and \LIN:BUART:rx_state_3\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_1\ and not \LIN:BUART:rx_state_3\ and not \LIN:BUART:rx_state_2\ and \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_postpoll\)
	OR (not \LIN:BUART:reset_reg\ and not \LIN:BUART:rx_state_3\ and \LIN:BUART:rx_state_1\ and \LIN:BUART:rx_state_0\ and \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_postpoll\ and \LIN:BUART:rx_state_2\)
	OR (not \LIN:BUART:rx_bitclk_enable\ and \LIN:BUART:rx_break_detect\)
	OR (\LIN:BUART:reset_reg\ and \LIN:BUART:rx_break_detect\)
	OR (\LIN:BUART:rx_state_3\ and \LIN:BUART:rx_break_detect\)
	OR (not \LIN:BUART:rx_state_2\ and \LIN:BUART:rx_break_detect\)
	OR (\LIN:BUART:rx_state_1\ and \LIN:BUART:rx_break_detect\)
	OR (\LIN:BUART:rx_postpoll\ and \LIN:BUART:rx_break_detect\)
	OR (\LIN:BUART:rx_state_0\ and \LIN:BUART:rx_break_detect\));

Net_171 <= (not \UART_2:BUART:txn\);

\UART_2:BUART:counter_load_not\ <= ((not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_state_2\)
	OR \UART_2:BUART:tx_state_0\
	OR \UART_2:BUART:tx_state_1\);

\UART_2:BUART:tx_bitclk_enable_pre\ <= (not \UART_2:BUART:tx_bitclk_dp\);

\UART_2:BUART:tx_status_0\ <= ((not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_fifo_empty\ and \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_bitclk\));

\UART_2:BUART:tx_status_2\ <= (not \UART_2:BUART:tx_fifo_notfull\);

\UART_2:BUART:tx_mark\\D\ <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:tx_mark\));

\UART_2:BUART:tx_state_2\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_counter_dp\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:tx_state_1\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_counter_dp\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_state_1\));

\UART_2:BUART:tx_state_0\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_fifo_empty\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_0\ and not \UART_2:BUART:tx_fifo_empty\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_fifo_empty\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_state_0\));

\UART_2:BUART:txn\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and not \UART_2:BUART:tx_shift_out\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_counter_dp\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_shift_out\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:txn\ and \UART_2:BUART:tx_state_1\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:txn\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:tx_parity_bit\\D\ <= ((not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:txn\ and \UART_2:BUART:tx_parity_bit\)
	OR (not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_parity_bit\)
	OR \UART_2:BUART:tx_parity_bit\);

\LIN_Timer:TimerUDB:status_tc\ <= ((\LIN_Timer:TimerUDB:control_7\ and \LIN_Timer:TimerUDB:per_zero\));

\PS2:BUART:rx_counter_load\ <= ((not \PS2:BUART:rx_state_1\ and not \PS2:BUART:rx_state_0\ and not \PS2:BUART:rx_state_3\ and not \PS2:BUART:rx_state_2\));

\PS2:BUART:rx_bitclk_pre\ <= ((not \PS2:BUART:rx_count_2\ and not \PS2:BUART:rx_count_1\ and not \PS2:BUART:rx_count_0\));

\PS2:BUART:rx_state_stop1_reg\\D\ <= (not \PS2:BUART:rx_state_2\
	OR not \PS2:BUART:rx_state_3\
	OR \PS2:BUART:rx_state_0\
	OR \PS2:BUART:rx_state_1\);

\PS2:BUART:pollcount_1\\D\ <= ((not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_count_2\ and not \PS2:BUART:rx_count_1\ and not \PS2:BUART:pollcount_1\ and Net_306 and \PS2:BUART:pollcount_0\)
	OR (not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_count_2\ and not \PS2:BUART:rx_count_1\ and not \PS2:BUART:pollcount_0\ and \PS2:BUART:pollcount_1\)
	OR (not Net_306 and not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_count_2\ and not \PS2:BUART:rx_count_1\ and \PS2:BUART:pollcount_1\));

\PS2:BUART:pollcount_0\\D\ <= ((not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_count_2\ and not \PS2:BUART:rx_count_1\ and not \PS2:BUART:pollcount_0\ and Net_306)
	OR (not Net_306 and not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_count_2\ and not \PS2:BUART:rx_count_1\ and \PS2:BUART:pollcount_0\));

\PS2:BUART:rx_postpoll\ <= ((Net_306 and \PS2:BUART:pollcount_0\)
	OR \PS2:BUART:pollcount_1\);

\PS2:BUART:rx_status_4\ <= ((\PS2:BUART:rx_load_fifo\ and \PS2:BUART:rx_fifofull\));

\PS2:BUART:rx_status_5\ <= ((\PS2:BUART:rx_fifonotempty\ and \PS2:BUART:rx_state_stop1_reg\));

\PS2:BUART:rx_stop_bit_error\\D\ <= ((not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_state_1\ and not \PS2:BUART:rx_state_0\ and not \PS2:BUART:pollcount_1\ and not \PS2:BUART:pollcount_0\ and \PS2:BUART:rx_bitclk_enable\ and \PS2:BUART:rx_state_3\ and \PS2:BUART:rx_state_2\)
	OR (not Net_306 and not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_state_1\ and not \PS2:BUART:rx_state_0\ and not \PS2:BUART:pollcount_1\ and \PS2:BUART:rx_bitclk_enable\ and \PS2:BUART:rx_state_3\ and \PS2:BUART:rx_state_2\));

\PS2:BUART:rx_load_fifo\\D\ <= ((not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_state_1\ and not \PS2:BUART:rx_state_0\ and not \PS2:BUART:rx_state_2\ and \PS2:BUART:rx_bitclk_enable\ and \PS2:BUART:rx_state_3\)
	OR (not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_state_1\ and not \PS2:BUART:rx_state_3\ and not \PS2:BUART:rx_state_2\ and not \PS2:BUART:rx_count_6\ and not \PS2:BUART:rx_count_4\ and \PS2:BUART:rx_state_0\)
	OR (not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_state_1\ and not \PS2:BUART:rx_state_3\ and not \PS2:BUART:rx_state_2\ and not \PS2:BUART:rx_count_6\ and not \PS2:BUART:rx_count_5\ and \PS2:BUART:rx_state_0\));

\PS2:BUART:rx_state_3\\D\ <= ((not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_state_1\ and not \PS2:BUART:rx_state_2\ and not \PS2:BUART:rx_count_6\ and not \PS2:BUART:rx_count_4\ and \PS2:BUART:rx_state_0\)
	OR (not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_state_1\ and not \PS2:BUART:rx_state_2\ and not \PS2:BUART:rx_count_6\ and not \PS2:BUART:rx_count_5\ and \PS2:BUART:rx_state_0\)
	OR (not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_bitclk_enable\ and \PS2:BUART:rx_state_3\)
	OR (not \PS2:BUART:reset_reg\ and \PS2:BUART:rx_state_1\ and \PS2:BUART:rx_state_3\)
	OR (not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_state_2\ and \PS2:BUART:rx_state_3\)
	OR (not \PS2:BUART:reset_reg\ and \PS2:BUART:rx_state_0\ and \PS2:BUART:rx_state_3\));

\PS2:BUART:rx_state_2\\D\ <= ((not Net_306 and not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_state_1\ and not \PS2:BUART:rx_state_0\ and not \PS2:BUART:rx_state_3\ and not \PS2:BUART:rx_state_2\ and \PS2:BUART:rx_last\)
	OR (not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_state_1\ and not \PS2:BUART:rx_state_0\ and not \PS2:BUART:rx_state_2\ and \PS2:BUART:rx_bitclk_enable\ and \PS2:BUART:rx_state_3\)
	OR (not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_state_1\ and not \PS2:BUART:rx_state_3\ and not \PS2:BUART:rx_count_6\ and not \PS2:BUART:rx_count_4\ and \PS2:BUART:rx_state_0\)
	OR (not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_state_1\ and not \PS2:BUART:rx_state_3\ and not \PS2:BUART:rx_count_6\ and not \PS2:BUART:rx_count_5\ and \PS2:BUART:rx_state_0\)
	OR (not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_bitclk_enable\ and \PS2:BUART:rx_state_2\)
	OR (not \PS2:BUART:reset_reg\ and \PS2:BUART:rx_state_1\ and \PS2:BUART:rx_state_2\)
	OR (not \PS2:BUART:reset_reg\ and \PS2:BUART:rx_state_0\ and \PS2:BUART:rx_state_2\));

\PS2:BUART:rx_state_1\\D\ <= ((not \PS2:BUART:reset_reg\ and \PS2:BUART:rx_state_1\));

\PS2:BUART:rx_state_0\\D\ <= ((not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_state_1\ and not \PS2:BUART:rx_state_3\ and not \PS2:BUART:pollcount_1\ and not \PS2:BUART:pollcount_0\ and \PS2:BUART:rx_bitclk_enable\ and \PS2:BUART:rx_state_2\)
	OR (not Net_306 and not \PS2:BUART:reset_reg\ and not \PS2:BUART:rx_state_1\ and not \PS2:BUART:rx_state_3\ and not \PS2:BUART:pollcount_1\ and \PS2:BUART:rx_bitclk_enable\ and \PS2:BUART:rx_state_2\)
	OR (not \PS2:BUART:reset_reg\ and \PS2:BUART:rx_state_0\ and \PS2:BUART:rx_count_5\ and \PS2:BUART:rx_count_4\)
	OR (not \PS2:BUART:reset_reg\ and \PS2:BUART:rx_state_0\ and \PS2:BUART:rx_count_6\)
	OR (not \PS2:BUART:reset_reg\ and \PS2:BUART:rx_state_0\ and \PS2:BUART:rx_state_3\)
	OR (not \PS2:BUART:reset_reg\ and \PS2:BUART:rx_state_1\ and \PS2:BUART:rx_state_0\)
	OR (not \PS2:BUART:reset_reg\ and \PS2:BUART:rx_state_0\ and \PS2:BUART:rx_state_2\));

\PS2:BUART:rx_last\\D\ <= ((not \PS2:BUART:reset_reg\ and Net_306));

\PS2:BUART:rx_address_detected\\D\ <= ((not \PS2:BUART:reset_reg\ and \PS2:BUART:rx_address_detected\));

Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Tx_1_net_0),
		y=>Net_141,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>Net_145,
		in_clock_en=>tmpOE__Tx_1_net_0,
		in_reset=>Net_145,
		out_clock=>Net_145,
		out_clock_en=>tmpOE__Tx_1_net_0,
		out_reset=>Net_145,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Tx_1_net_0),
		y=>(Net_145),
		fb=>Net_146,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>Net_145,
		in_clock_en=>tmpOE__Tx_1_net_0,
		in_reset=>Net_145,
		out_clock=>Net_145,
		out_clock_en=>tmpOE__Tx_1_net_0,
		out_reset=>Net_145,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
\LIN:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_158);
\LIN:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"6510416666.66667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\LIN:Net_9\,
		dig_domain_out=>open);
\LIN:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_159);
\LIN:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\LIN:Net_9\,
		enable=>tmpOE__Tx_1_net_0,
		clock_out=>\LIN:BUART:clock_op\);
\LIN:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LIN:BUART:reset_reg\,
		clk=>\LIN:BUART:clock_op\,
		cs_addr=>(\LIN:BUART:tx_state_1\, \LIN:BUART:tx_state_0\, \LIN:BUART:tx_bitclk_enable_pre\),
		route_si=>Net_145,
		route_ci=>Net_145,
		f0_load=>Net_145,
		f1_load=>Net_145,
		d0_load=>Net_145,
		d1_load=>Net_145,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LIN:BUART:tx_shift_out\,
		f0_bus_stat=>\LIN:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\LIN:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_145,
		co=>open,
		sir=>Net_145,
		sor=>open,
		sil=>Net_145,
		sol=>open,
		msbi=>Net_145,
		msbo=>open,
		cei=>(Net_145, Net_145),
		ceo=>open,
		cli=>(Net_145, Net_145),
		clo=>open,
		zi=>(Net_145, Net_145),
		zo=>open,
		fi=>(Net_145, Net_145),
		fo=>open,
		capi=>(Net_145, Net_145),
		capo=>open,
		cfbi=>Net_145,
		cfbo=>open,
		pi=>(Net_145, Net_145, Net_145, Net_145,
			Net_145, Net_145, Net_145, Net_145),
		po=>open);
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LIN:BUART:reset_reg\,
		clk=>\LIN:BUART:clock_op\,
		cs_addr=>(Net_145, Net_145, \LIN:BUART:counter_load_not\),
		route_si=>Net_145,
		route_ci=>Net_145,
		f0_load=>Net_145,
		f1_load=>Net_145,
		d0_load=>Net_145,
		d1_load=>Net_145,
		ce0=>open,
		cl0=>\LIN:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\LIN:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_145,
		co=>open,
		sir=>Net_145,
		sor=>open,
		sil=>Net_145,
		sol=>open,
		msbi=>Net_145,
		msbo=>open,
		cei=>(Net_145, Net_145),
		ceo=>open,
		cli=>(Net_145, Net_145),
		clo=>open,
		zi=>(Net_145, Net_145),
		zo=>open,
		fi=>(Net_145, Net_145),
		fo=>open,
		capi=>(Net_145, Net_145),
		capo=>open,
		cfbi=>Net_145,
		cfbo=>open,
		pi=>(Net_145, Net_145, Net_145, Net_145,
			Net_145, Net_145, Net_145, Net_145),
		po=>(\LIN:BUART:sc_out_7\, \LIN:BUART:sc_out_6\, \LIN:BUART:sc_out_5\, \LIN:BUART:sc_out_4\,
			\LIN:BUART:sc_out_3\, \LIN:BUART:sc_out_2\, \LIN:BUART:sc_out_1\, \LIN:BUART:sc_out_0\));
\LIN:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LIN:BUART:reset_reg\,
		clock=>\LIN:BUART:clock_op\,
		status=>(Net_145, Net_145, Net_145, \LIN:BUART:tx_fifo_notfull\,
			\LIN:BUART:tx_status_2\, \LIN:BUART:tx_fifo_empty\, \LIN:BUART:tx_status_0\),
		interrupt=>Net_158);
\LIN:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LIN:BUART:reset_reg\,
		clk=>\LIN:BUART:clock_op\,
		cs_addr=>(\LIN:BUART:rx_state_1\, \LIN:BUART:rx_state_0\, \LIN:BUART:rx_bitclk_enable\),
		route_si=>\LIN:BUART:rx_postpoll\,
		route_ci=>Net_145,
		f0_load=>\LIN:BUART:rx_load_fifo\,
		f1_load=>Net_145,
		d0_load=>Net_145,
		d1_load=>Net_145,
		ce0=>\LIN:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\LIN:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LIN:BUART:hd_shift_out\,
		f0_bus_stat=>\LIN:BUART:rx_fifonotempty\,
		f0_blk_stat=>\LIN:BUART:rx_fifofull\,
		f1_bus_stat=>\LIN:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\LIN:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_145,
		co=>open,
		sir=>Net_145,
		sor=>open,
		sil=>Net_145,
		sol=>open,
		msbi=>Net_145,
		msbo=>open,
		cei=>(Net_145, Net_145),
		ceo=>open,
		cli=>(Net_145, Net_145),
		clo=>open,
		zi=>(Net_145, Net_145),
		zo=>open,
		fi=>(Net_145, Net_145),
		fo=>open,
		capi=>(Net_145, Net_145),
		capo=>open,
		cfbi=>Net_145,
		cfbo=>open,
		pi=>(Net_145, Net_145, Net_145, Net_145,
			Net_145, Net_145, Net_145, Net_145),
		po=>open);
\LIN:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\LIN:BUART:clock_op\,
		reset=>\LIN:BUART:reset_reg\,
		load=>\LIN:BUART:rx_counter_load\,
		enable=>tmpOE__Tx_1_net_0,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\LIN:BUART:rx_count_2\, \LIN:BUART:rx_count_1\, \LIN:BUART:rx_count_0\),
		tc=>\LIN:BUART:rx_count7_tc\);
\LIN:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LIN:BUART:reset_reg\,
		clock=>\LIN:BUART:clock_op\,
		status=>(Net_145, \LIN:BUART:rx_status_5\, \LIN:BUART:rx_status_4\, \LIN:BUART:rx_status_3\,
			\LIN:BUART:rx_status_2\, \LIN:BUART:rx_status_1\, Net_145),
		interrupt=>Net_159);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9c7954c1-50f2-47ce-8267-9b3ef3a541c7",
		source_clock_id=>"",
		divisor=>0,
		period=>"20000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_168,
		dig_domain_out=>open);
isr_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_168);
\UART_2:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_220);
\UART_2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"76f6f26a-a36f-4a01-9024-dab3c75cd6bb/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"3255208333.33333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_2:Net_9\,
		dig_domain_out=>open);
\UART_2:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_2:Net_9\,
		enable=>tmpOE__Tx_1_net_0,
		clock_out=>\UART_2:BUART:clock_op\);
\UART_2:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clk=>\UART_2:BUART:clock_op\,
		cs_addr=>(\UART_2:BUART:tx_state_1\, \UART_2:BUART:tx_state_0\, \UART_2:BUART:tx_bitclk_enable_pre\),
		route_si=>Net_145,
		route_ci=>Net_145,
		f0_load=>Net_145,
		f1_load=>Net_145,
		d0_load=>Net_145,
		d1_load=>Net_145,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_2:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_2:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_2:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_145,
		co=>open,
		sir=>Net_145,
		sor=>open,
		sil=>Net_145,
		sol=>open,
		msbi=>Net_145,
		msbo=>open,
		cei=>(Net_145, Net_145),
		ceo=>open,
		cli=>(Net_145, Net_145),
		clo=>open,
		zi=>(Net_145, Net_145),
		zo=>open,
		fi=>(Net_145, Net_145),
		fo=>open,
		capi=>(Net_145, Net_145),
		capo=>open,
		cfbi=>Net_145,
		cfbo=>open,
		pi=>(Net_145, Net_145, Net_145, Net_145,
			Net_145, Net_145, Net_145, Net_145),
		po=>open);
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clk=>\UART_2:BUART:clock_op\,
		cs_addr=>(Net_145, Net_145, \UART_2:BUART:counter_load_not\),
		route_si=>Net_145,
		route_ci=>Net_145,
		f0_load=>Net_145,
		f1_load=>Net_145,
		d0_load=>Net_145,
		d1_load=>Net_145,
		ce0=>open,
		cl0=>\UART_2:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\UART_2:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_145,
		co=>open,
		sir=>Net_145,
		sor=>open,
		sil=>Net_145,
		sol=>open,
		msbi=>Net_145,
		msbo=>open,
		cei=>(Net_145, Net_145),
		ceo=>open,
		cli=>(Net_145, Net_145),
		clo=>open,
		zi=>(Net_145, Net_145),
		zo=>open,
		fi=>(Net_145, Net_145),
		fo=>open,
		capi=>(Net_145, Net_145),
		capo=>open,
		cfbi=>Net_145,
		cfbo=>open,
		pi=>(Net_145, Net_145, Net_145, Net_145,
			Net_145, Net_145, Net_145, Net_145),
		po=>(\UART_2:BUART:sc_out_7\, \UART_2:BUART:sc_out_6\, \UART_2:BUART:sc_out_5\, \UART_2:BUART:sc_out_4\,
			\UART_2:BUART:sc_out_3\, \UART_2:BUART:sc_out_2\, \UART_2:BUART:sc_out_1\, \UART_2:BUART:sc_out_0\));
\UART_2:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clock=>\UART_2:BUART:clock_op\,
		status=>(Net_145, Net_145, Net_145, \UART_2:BUART:tx_fifo_notfull\,
			\UART_2:BUART:tx_status_2\, \UART_2:BUART:tx_fifo_empty\, \UART_2:BUART:tx_status_0\),
		interrupt=>Net_220);
uart_tx_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_158);
Tx_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"34a3b139-6ec3-42b0-9faa-961d95f4e284",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Tx_1_net_0),
		y=>Net_171,
		fb=>(tmpFB_0__Tx_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_2_net_0),
		siovref=>(tmpSIOVREF__Tx_2_net_0),
		annotation=>(open),
		in_clock=>Net_145,
		in_clock_en=>tmpOE__Tx_1_net_0,
		in_reset=>Net_145,
		out_clock=>Net_145,
		out_clock_en=>tmpOE__Tx_1_net_0,
		out_reset=>Net_145,
		interrupt=>tmpINTERRUPT_0__Tx_2_net_0);
uart_rx_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_159);
\LIN_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__Tx_1_net_0,
		clock_out=>\LIN_Timer:TimerUDB:ClockOutFromEnBlock\);
\LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__Tx_1_net_0,
		clock_out=>\LIN_Timer:TimerUDB:Clk_Ctl_i\);
\LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_145,
		clock=>\LIN_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\LIN_Timer:TimerUDB:control_7\, \LIN_Timer:TimerUDB:control_6\, \LIN_Timer:TimerUDB:control_5\, \LIN_Timer:TimerUDB:control_4\,
			\LIN_Timer:TimerUDB:control_3\, \LIN_Timer:TimerUDB:control_2\, \LIN_Timer:TimerUDB:control_1\, \LIN_Timer:TimerUDB:control_0\));
\LIN_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_145,
		clock=>\LIN_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(Net_145, Net_145, Net_145, \LIN_Timer:TimerUDB:status_3\,
			\LIN_Timer:TimerUDB:status_2\, Net_145, \LIN_Timer:TimerUDB:status_tc\),
		interrupt=>\LIN_Timer:Net_55\);
\LIN_Timer:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_145,
		clk=>\LIN_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_145, \LIN_Timer:TimerUDB:control_7\, \LIN_Timer:TimerUDB:per_zero\),
		route_si=>Net_145,
		route_ci=>Net_145,
		f0_load=>Net_145,
		f1_load=>Net_145,
		d0_load=>Net_145,
		d1_load=>Net_145,
		ce0=>open,
		cl0=>open,
		z0=>\LIN_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\LIN_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\LIN_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_145,
		co=>open,
		sir=>Net_145,
		sor=>open,
		sil=>Net_145,
		sol=>open,
		msbi=>Net_145,
		msbo=>open,
		cei=>(Net_145, Net_145),
		ceo=>open,
		cli=>(Net_145, Net_145),
		clo=>open,
		zi=>(Net_145, Net_145),
		zo=>open,
		fi=>(Net_145, Net_145),
		fo=>open,
		capi=>(Net_145, Net_145),
		capo=>open,
		cfbi=>Net_145,
		cfbo=>open,
		pi=>(Net_145, Net_145, Net_145, Net_145,
			Net_145, Net_145, Net_145, Net_145),
		po=>open);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"920ac626-75fc-42be-bddc-386ba9cec7f2",
		source_clock_id=>"",
		divisor=>0,
		period=>"78125000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
lin_timer_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_285);
PS2_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b8e0c792-7af5-4cf2-bd21-f95a82de6784",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Tx_1_net_0),
		y=>(Net_145),
		fb=>Net_306,
		analog=>(open),
		io=>(tmpIO_0__PS2_IN_net_0),
		siovref=>(tmpSIOVREF__PS2_IN_net_0),
		annotation=>(open),
		in_clock=>Net_145,
		in_clock_en=>tmpOE__Tx_1_net_0,
		in_reset=>Net_145,
		out_clock=>Net_145,
		out_clock_en=>tmpOE__Tx_1_net_0,
		out_reset=>Net_145,
		interrupt=>tmpINTERRUPT_0__PS2_IN_net_0);
\PS2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2d10fb29-9b4d-4ce4-9d31-cbe4e0475c53/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"3255208333.33333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\PS2:Net_9\,
		dig_domain_out=>open);
\PS2:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_375);
\PS2:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\PS2:Net_9\,
		enable=>tmpOE__Tx_1_net_0,
		clock_out=>\PS2:BUART:clock_op\);
\PS2:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\PS2:BUART:reset_reg\,
		clk=>\PS2:BUART:clock_op\,
		cs_addr=>(\PS2:BUART:rx_state_1\, \PS2:BUART:rx_state_0\, \PS2:BUART:rx_bitclk_enable\),
		route_si=>\PS2:BUART:rx_postpoll\,
		route_ci=>Net_145,
		f0_load=>\PS2:BUART:rx_load_fifo\,
		f1_load=>Net_145,
		d0_load=>Net_145,
		d1_load=>Net_145,
		ce0=>\PS2:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\PS2:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\PS2:BUART:hd_shift_out\,
		f0_bus_stat=>\PS2:BUART:rx_fifonotempty\,
		f0_blk_stat=>\PS2:BUART:rx_fifofull\,
		f1_bus_stat=>\PS2:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\PS2:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_145,
		co=>open,
		sir=>Net_145,
		sor=>open,
		sil=>Net_145,
		sol=>open,
		msbi=>Net_145,
		msbo=>open,
		cei=>(Net_145, Net_145),
		ceo=>open,
		cli=>(Net_145, Net_145),
		clo=>open,
		zi=>(Net_145, Net_145),
		zo=>open,
		fi=>(Net_145, Net_145),
		fo=>open,
		capi=>(Net_145, Net_145),
		capo=>open,
		cfbi=>Net_145,
		cfbo=>open,
		pi=>(Net_145, Net_145, Net_145, Net_145,
			Net_145, Net_145, Net_145, Net_145),
		po=>open);
\PS2:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\PS2:BUART:clock_op\,
		reset=>\PS2:BUART:reset_reg\,
		load=>\PS2:BUART:rx_counter_load\,
		enable=>tmpOE__Tx_1_net_0,
		count=>(\PS2:BUART:rx_count_6\, \PS2:BUART:rx_count_5\, \PS2:BUART:rx_count_4\, \PS2:BUART:rx_count_3\,
			\PS2:BUART:rx_count_2\, \PS2:BUART:rx_count_1\, \PS2:BUART:rx_count_0\),
		tc=>\PS2:BUART:rx_count7_tc\);
\PS2:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\PS2:BUART:reset_reg\,
		clock=>\PS2:BUART:clock_op\,
		status=>(Net_145, \PS2:BUART:rx_status_5\, \PS2:BUART:rx_status_4\, \PS2:BUART:rx_status_3\,
			\PS2:BUART:rx_status_2\, Net_145, Net_145),
		interrupt=>Net_375);
air_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Tx_1_net_0),
		y=>(Net_145),
		fb=>(tmpFB_0__air_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__air_1_net_0),
		siovref=>(tmpSIOVREF__air_1_net_0),
		annotation=>(open),
		in_clock=>Net_145,
		in_clock_en=>tmpOE__Tx_1_net_0,
		in_reset=>Net_145,
		out_clock=>Net_145,
		out_clock_en=>tmpOE__Tx_1_net_0,
		out_reset=>Net_145,
		interrupt=>tmpINTERRUPT_0__air_1_net_0);
air_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e2a5e820-efba-4cd1-9416-1fe7209d765e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Tx_1_net_0),
		y=>(Net_145),
		fb=>(tmpFB_0__air_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__air_2_net_0),
		siovref=>(tmpSIOVREF__air_2_net_0),
		annotation=>(open),
		in_clock=>Net_145,
		in_clock_en=>tmpOE__Tx_1_net_0,
		in_reset=>Net_145,
		out_clock=>Net_145,
		out_clock_en=>tmpOE__Tx_1_net_0,
		out_reset=>Net_145,
		interrupt=>tmpINTERRUPT_0__air_2_net_0);
air_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f4745e66-0bfc-4b2d-b32c-88001d702c78",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Tx_1_net_0),
		y=>(Net_145),
		fb=>(tmpFB_0__air_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__air_3_net_0),
		siovref=>(tmpSIOVREF__air_3_net_0),
		annotation=>(open),
		in_clock=>Net_145,
		in_clock_en=>tmpOE__Tx_1_net_0,
		in_reset=>Net_145,
		out_clock=>Net_145,
		out_clock_en=>tmpOE__Tx_1_net_0,
		out_reset=>Net_145,
		interrupt=>tmpINTERRUPT_0__air_3_net_0);
air_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fd9b3da0-6cd5-4882-b0f6-acd2ad50426a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Tx_1_net_0),
		y=>(Net_145),
		fb=>(tmpFB_0__air_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__air_4_net_0),
		siovref=>(tmpSIOVREF__air_4_net_0),
		annotation=>(open),
		in_clock=>Net_145,
		in_clock_en=>tmpOE__Tx_1_net_0,
		in_reset=>Net_145,
		out_clock=>Net_145,
		out_clock_en=>tmpOE__Tx_1_net_0,
		out_reset=>Net_145,
		interrupt=>tmpINTERRUPT_0__air_4_net_0);
air_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"48db2c53-5f57-4fd4-b457-fa7b05dd5b58",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Tx_1_net_0),
		y=>(Net_145),
		fb=>(tmpFB_0__air_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__air_5_net_0),
		siovref=>(tmpSIOVREF__air_5_net_0),
		annotation=>(open),
		in_clock=>Net_145,
		in_clock_en=>tmpOE__Tx_1_net_0,
		in_reset=>Net_145,
		out_clock=>Net_145,
		out_clock_en=>tmpOE__Tx_1_net_0,
		out_reset=>Net_145,
		interrupt=>tmpINTERRUPT_0__air_5_net_0);
air_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"793e5a69-af7a-41fb-a302-fada1e3e1182",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Tx_1_net_0),
		y=>(Net_145),
		fb=>(tmpFB_0__air_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__air_6_net_0),
		siovref=>(tmpSIOVREF__air_6_net_0),
		annotation=>(open),
		in_clock=>Net_145,
		in_clock_en=>tmpOE__Tx_1_net_0,
		in_reset=>Net_145,
		out_clock=>Net_145,
		out_clock_en=>tmpOE__Tx_1_net_0,
		out_reset=>Net_145,
		interrupt=>tmpINTERRUPT_0__air_6_net_0);
air_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"162bef52-69f3-4a2b-8f5f-c415a11948d3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Tx_1_net_0),
		y=>(Net_145),
		fb=>(tmpFB_0__air_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__air_7_net_0),
		siovref=>(tmpSIOVREF__air_7_net_0),
		annotation=>(open),
		in_clock=>Net_145,
		in_clock_en=>tmpOE__Tx_1_net_0,
		in_reset=>Net_145,
		out_clock=>Net_145,
		out_clock_en=>tmpOE__Tx_1_net_0,
		out_reset=>Net_145,
		interrupt=>tmpINTERRUPT_0__air_7_net_0);
air_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6b327522-203e-4aec-ab3d-38d722dfbb72",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Tx_1_net_0),
		y=>(Net_145),
		fb=>(tmpFB_0__air_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__air_8_net_0),
		siovref=>(tmpSIOVREF__air_8_net_0),
		annotation=>(open),
		in_clock=>Net_145,
		in_clock_en=>tmpOE__Tx_1_net_0,
		in_reset=>Net_145,
		out_clock=>Net_145,
		out_clock_en=>tmpOE__Tx_1_net_0,
		out_reset=>Net_145,
		interrupt=>tmpINTERRUPT_0__air_8_net_0);
\LIN:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_145,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:reset_reg\);
\LIN:BUART:txn\:cy_dff
	PORT MAP(d=>\LIN:BUART:txn\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:txn\);
\LIN:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\LIN:BUART:tx_state_1\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:tx_state_1\);
\LIN:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\LIN:BUART:tx_state_0\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:tx_state_0\);
\LIN:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\LIN:BUART:tx_state_2\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:tx_state_2\);
\LIN:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\LIN:BUART:tx_bitclk_enable_pre\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:tx_bitclk\);
Net_156:cy_dff
	PORT MAP(d=>Net_145,
		clk=>\LIN:BUART:clock_op\,
		q=>Net_156);
\LIN:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\LIN:BUART:tx_ctrl_mark_last\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:tx_ctrl_mark_last\);
\LIN:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\LIN:BUART:tx_mark\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:tx_mark\);
\LIN:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\LIN:BUART:tx_parity_bit\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:tx_parity_bit\);
\LIN:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_state_1\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_state_1\);
\LIN:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_state_0\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_state_0\);
\LIN:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_load_fifo\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_load_fifo\);
\LIN:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_state_3\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_state_3\);
\LIN:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_state_2\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_state_2\);
\LIN:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_bitclk_pre\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_bitclk_enable\);
\LIN:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_state_stop1_reg\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_state_stop1_reg\);
\LIN:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\LIN:BUART:pollcount_1\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>MODIN1_1);
\LIN:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\LIN:BUART:pollcount_0\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>MODIN1_0);
\LIN:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>Net_145,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_markspace_status\);
\LIN:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_break_status\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_status_1\);
\LIN:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>Net_145,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_status_2\);
\LIN:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_stop_bit_error\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_status_3\);
\LIN:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>Net_145,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_addr_match_status\);
\LIN:BUART:rx_break_detect\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_break_detect\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_break_detect\);
\LIN:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_markspace_pre\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_markspace_pre\);
\LIN:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_parity_error_pre\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_parity_error_pre\);
\LIN:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_address_detected\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_address_detected\);
\LIN:BUART:rx_last\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_last\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_last\);
\LIN:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\LIN:BUART:rx_parity_bit\\D\,
		clk=>\LIN:BUART:clock_op\,
		q=>\LIN:BUART:rx_parity_bit\);
\UART_2:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_145,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:reset_reg\);
\UART_2:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_2:BUART:txn\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:txn\);
\UART_2:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_state_1\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_state_1\);
\UART_2:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_state_0\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_state_0\);
\UART_2:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_state_2\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_state_2\);
\UART_2:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_bitclk_enable_pre\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_bitclk\);
Net_217:cy_dff
	PORT MAP(d=>Net_145,
		clk=>\UART_2:BUART:clock_op\,
		q=>Net_217);
\UART_2:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_ctrl_mark_last\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_ctrl_mark_last\);
\UART_2:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_mark\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_mark\);
\UART_2:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_parity_bit\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_parity_bit\);
\LIN_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_145,
		clk=>\LIN_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\LIN_Timer:TimerUDB:capture_last\);
\LIN_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\LIN_Timer:TimerUDB:status_tc\,
		clk=>\LIN_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_285);
\LIN_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\LIN_Timer:TimerUDB:control_7\,
		clk=>\LIN_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\LIN_Timer:TimerUDB:hwEnable_reg\);
\LIN_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>Net_145,
		clk=>\LIN_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\LIN_Timer:TimerUDB:capture_out_reg_i\);
\PS2:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_145,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:reset_reg\);
\PS2:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\PS2:BUART:rx_state_1\\D\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_state_1\);
\PS2:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\PS2:BUART:rx_state_0\\D\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_state_0\);
\PS2:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\PS2:BUART:rx_load_fifo\\D\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_load_fifo\);
\PS2:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\PS2:BUART:rx_state_3\\D\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_state_3\);
\PS2:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\PS2:BUART:rx_state_2\\D\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_state_2\);
\PS2:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\PS2:BUART:rx_bitclk_pre\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_bitclk_enable\);
\PS2:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\PS2:BUART:rx_state_stop1_reg\\D\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_state_stop1_reg\);
\PS2:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\PS2:BUART:pollcount_1\\D\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:pollcount_1\);
\PS2:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\PS2:BUART:pollcount_0\\D\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:pollcount_0\);
\PS2:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>Net_145,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_markspace_status\);
\PS2:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>Net_145,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_status_2\);
\PS2:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\PS2:BUART:rx_stop_bit_error\\D\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_status_3\);
\PS2:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>Net_145,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_addr_match_status\);
\PS2:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\PS2:BUART:rx_markspace_pre\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_markspace_pre\);
\PS2:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\PS2:BUART:rx_parity_error_pre\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_parity_error_pre\);
\PS2:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>Net_145,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_break_status\);
\PS2:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\PS2:BUART:rx_address_detected\\D\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_address_detected\);
\PS2:BUART:rx_last\:cy_dff
	PORT MAP(d=>\PS2:BUART:rx_last\\D\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_last\);
\PS2:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\PS2:BUART:rx_parity_bit\,
		clk=>\PS2:BUART:clock_op\,
		q=>\PS2:BUART:rx_parity_bit\);

END R_T_L;
