// Seed: 2655212343
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'h0;
  module_2 modCall_1 ();
endmodule
module module_1;
  always id_1 <= id_1;
  wire id_2;
  initial id_1 <= 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  always $display(id_1 | -1, -1);
  assign module_0.id_2 = 0;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = -1;
  assign id_1.id_2 = -1 == id_2;
  initial id_1 = 1'b0;
  assign id_1 = id_2;
  bit id_3;
  always id_1 = id_3 & -1;
  module_2 modCall_1 ();
  id_4(
      .id_0(id_2), .id_1(id_2 != id_3)
  );
  always id_3 <= 1;
  int id_5 = (-1);
  wire id_6, id_7;
  if ("") wire id_8;
  else id_9(1);
endmodule
