// Seed: 1224995097
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2,
    input wand id_3,
    output wand id_4,
    input wor id_5,
    output tri0 id_6,
    output uwire id_7,
    input supply0 id_8,
    output supply1 id_9,
    input wire id_10,
    input supply1 id_11,
    input supply0 id_12,
    input tri1 id_13,
    input uwire id_14,
    input wire id_15,
    input wand id_16,
    output supply1 id_17,
    input wor id_18,
    input uwire id_19,
    input wor id_20,
    input supply1 id_21,
    input wor id_22,
    input wor id_23,
    output wire id_24,
    input tri id_25,
    input wor id_26,
    output wor id_27,
    input tri1 id_28,
    output tri1 id_29,
    output wand id_30,
    output logic id_31
);
  always id_31 = new(1, 1, 1'b0 && 1, id_0);
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input wire id_2,
    input logic id_3,
    output logic id_4
);
  final begin
    id_4 <= id_3;
    id_4 <= 1'b0;
    id_1 = {id_2{1'h0}};
  end
  wire id_6;
  module_0(
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_4
  );
endmodule
