# Tue Jul 12 14:38:27 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03X+7t
Install: /eda/synpro/fpga/R-2021.03X
OS: Ubuntu 20.04.4 LTS
Hostname: OMEN
max virtual memory: unlimited (bytes)
max user processes: 31123
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version map202103acx, Build 143R, Built Sep 30 2021 09:54:49, @3999424


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 209MB peak: 209MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 275MB peak: 275MB)

Reading constraint file: /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/constraints/mlp_conv2d_synplify.sdc
Reading constraint file: /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/constraints/mlp_conv2d.fdc
@L: /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/mlp_conv2d_top_scck.rpt 
See clock summary report "/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/mlp_conv2d_top_scck.rpt"
@W: BN238 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/constraints/mlp_conv2d_synplify.sdc":8:0:8:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_multicycle_path -from *mlp_multi_data_out* -setup 2
@W: BN238 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/constraints/mlp_conv2d_synplify.sdc":9:0:9:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_multicycle_path -from *mlp_multi_data_out* -hold 1
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 349MB peak: 349MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 349MB peak: 349MB)

Reading custom part data from path: /eda/synpro/fpga/R-2021.03X/lib/generic/custom_partdata.txt
Resources available on the part ac7t1500es0f53a0 :
blockrams = 2560 
logicrams = 2560 
dsps = 2560 
registers = 691200 

Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 352MB peak: 352MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 354MB peak: 354MB)

@N: FX493 |Applying initial value "000" on instance last_del[2:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: BN115 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/mlp_conv2d_top.sv":82:4:82:9|Removing instance nap_in (in view: work.mlp_conv2d_top(verilog)) of type view:work.t_AXI4_Z3186180(verilog) because it does not drive other instances.
@N: BN115 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/mlp_conv2d_top.sv":88:4:88:10|Removing instance nap_out (in view: work.mlp_conv2d_top(verilog)) of type view:work.t_AXI4_Z3186181(verilog) because it does not drive other instances.
@W: BN132 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/out_fifo.sv":187:4:187:9|Removing sequential instance i_out_fifo.addr_offset_inc[3:0] because it is equivalent to instance i_out_fifo.mlp_ack[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/mlp_conv2d_top.sv":136:36:136:53|Tristate driver mlp_data_out_valid (in view: work.mlp_conv2d_top(verilog)) on net mlp_data_out_valid (in view: work.mlp_conv2d_top(verilog)) has its enable tied to GND.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":465:4:465:9|Removing sequential instance in_fifo_rd_en_d (in view: work.dataflow_control_Z3017380(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":406:4:406:9|Removing sequential instance in_fifo_rd_en (in view: work.dataflow_control_Z3017380(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Encoding state machine un1_matrix_calc_state[1:0] (in view: work.dataflow_control_Z3017380(verilog))
original code -> new code
   001 -> 0
   100 -> 1
@N: MO225 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":406:4:406:9|There are no possible illegal states for state machine un1_matrix_calc_state[1:0] (in view: work.dataflow_control_Z3017380(verilog)); safe FSM implementation is not required.
@W: BN132 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":473:4:473:9|Removing sequential instance i_control.mlp_matrix_addr[8] because it is equivalent to instance i_control.mlp_matrix_addr[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":473:4:473:9|Removing sequential instance i_control.mlp_matrix_addr_d[8] because it is equivalent to instance i_control.mlp_matrix_addr_d[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":473:4:473:9|Removing sequential instance i_control.mlp_matrix_addr_2d[8] because it is equivalent to instance i_control.mlp_matrix_addr_2d[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine matrix_calc_state[1:0] (in view: work.dataflow_control_Z3017380(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":406:4:406:9|There are no possible illegal states for state machine matrix_calc_state[1:0] (in view: work.dataflow_control_Z3017380(verilog)); safe FSM implementation is not required.
Encoding state machine un1_lines_to_load_dec[6:0] (in view: work.dataflow_control_Z3017380(verilog))
original code -> new code
   0000000001 -> 000
   0000010000 -> 001
   0000100000 -> 010
   0001000000 -> 011
   0010000000 -> 100
   0100000000 -> 101
   1000000000 -> 110
Encoding state machine nap_in_state[6:0] (in view: work.dataflow_control_Z3017380(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000
   00000000000000000000000000000001 -> 001
   00000000000000000000000000000010 -> 010
   00000000000000000000000000000011 -> 011
   00000000000000000000000000000100 -> 100
   00000000000000000000000000000101 -> 101
   00000000000000000000000000000110 -> 110
Encoding state machine addr_state[1:0] (in view: work.out_fifo_Z5190600(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/out_fifo.sv":187:4:187:9|There are no possible illegal states for state machine addr_state[1:0] (in view: work.out_fifo_Z5190600(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 584MB peak: 584MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 593MB peak: 593MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 593MB peak: 593MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 593MB peak: 593MB)

@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/reset_processor.sv":57:8:57:13|Removing sequential instance gb_per_clk\[0\]\.pipe_rstn[4] (in view: work.reset_processor_3s_1s_5s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/reset_processor.sv":57:8:57:13|Removing sequential instance gb_per_clk\[0\]\.pipe_rstn[3] (in view: work.reset_processor_3s_1s_5s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/reset_processor.sv":57:8:57:13|Removing sequential instance gb_per_clk\[0\]\.pipe_rstn[2] (in view: work.reset_processor_3s_1s_5s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/reset_processor.sv":57:8:57:13|Removing sequential instance gb_per_clk\[0\]\.pipe_rstn[1] (in view: work.reset_processor_3s_1s_5s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/reset_processor.sv":57:8:57:13|Removing sequential instance gb_per_clk\[0\]\.pipe_rstn[0] (in view: work.reset_processor_3s_1s_5s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 593MB peak: 593MB)



Clock Summary
******************

          Start                                                 Requested     Requested     Clock        Clock                    Clock
Level     Clock                                                 Frequency     Period        Type         Group                    Load 
---------------------------------------------------------------------------------------------------------------------------------------
0 -       clk                                                   602.4 MHz     1.660         declared     default_clkgroup         3041 
                                                                                                                                       
0 -       System                                                200.0 MHz     5.000         system       system_clkgroup          0    
                                                                                                                                       
0 -       ACX_BRAM72K_Z576400_0|mlpram_rden_inferred_clock      200.0 MHz     5.000         inferred     Inferred_clkgroup_3      1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z576400_1|mlpram_rden_inferred_clock      200.0 MHz     5.000         inferred     Inferred_clkgroup_29     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z576400_2|mlpram_rden_inferred_clock      200.0 MHz     5.000         inferred     Inferred_clkgroup_44     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z576400_3|mlpram_rden_inferred_clock      200.0 MHz     5.000         inferred     Inferred_clkgroup_49     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z777380_0|mlpram_rden_inferred_clock      200.0 MHz     5.000         inferred     Inferred_clkgroup_22     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z777380_1|mlpram_rden_inferred_clock      200.0 MHz     5.000         inferred     Inferred_clkgroup_36     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z777380_2|mlpram_rden_inferred_clock      200.0 MHz     5.000         inferred     Inferred_clkgroup_48     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z777380_3|mlpram_rden_inferred_clock      200.0 MHz     5.000         inferred     Inferred_clkgroup_51     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z978360_0|mlpram_rden_inferred_clock      200.0 MHz     5.000         inferred     Inferred_clkgroup_7      1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z978360_1|mlpram_rden_inferred_clock      200.0 MHz     5.000         inferred     Inferred_clkgroup_15     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z978360_2|mlpram_rden_inferred_clock      200.0 MHz     5.000         inferred     Inferred_clkgroup_21     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z978360_3|mlpram_rden_inferred_clock      200.0 MHz     5.000         inferred     Inferred_clkgroup_56     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z1179340_0|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_37     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z1179340_1|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_43     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z1179340_2|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_47     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z1179340_3|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_53     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z1842800_0|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_9      1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z1842800_1|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_11     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z1842800_2|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_19     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z1842800_3|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_57     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z2043780_0|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0      1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z2043780_1|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_17     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z2043780_2|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_20     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z2043780_3|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_40     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z2117110_0|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_8      1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z2117110_1|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_16     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z2117110_2|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_31     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z2117110_3|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_52     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z2244760_0|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_4      1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z2244760_1|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_34     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3097350_0|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_5      1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3097350_1|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_24     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3097350_2|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_50     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3097350_3|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_58     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3298330_0|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_10     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3298330_1|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_18     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3298330_2|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_28     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3298330_3|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_33     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3499310_0|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_6      1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3499310_1|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_14     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3499310_2|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_23     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3499310_3|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_41     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3700290_0|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_1      1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3700290_1|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_13     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3700290_2|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_32     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3700290_3|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_45     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3901270_0|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_27     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3901270_1|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_42     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3901270_2|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_46     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z3901270_3|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_59     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z4363750_0|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_2      1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z4363750_1|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_12     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z4363750_2|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_26     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z4363750_3|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_38     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z4564730_0|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_35     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z4564730_1|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_39     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z4564730_2|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_54     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z4564730_3|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_55     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z4765710_0|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_25     1    
                                                                                                                                       
0 -       ACX_BRAM72K_Z4765710_1|mlpram_rden_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_30     1    
=======================================================================================================================================



Clock Load Summary
***********************

                                                      Clock     Source                                                                                      Clock Pin                                                                                   Non-clock Pin     Non-clock Pin
Clock                                                 Load      Pin                                                                                         Seq Example                                                                                 Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                                                   3041      i_clk(port)                                                                                 i_out_fifo.gb_addr_offset\[1\]\.data_in_d\[1\][255:0].C                                     -                 -            
                                                                                                                                                                                                                                                                                       
System                                                0         -                                                                                           -                                                                                           -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z576400_0|mlpram_rden_inferred_clock      1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[2\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z576400_1|mlpram_rden_inferred_clock      1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[2\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z576400_2|mlpram_rden_inferred_clock      1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[2\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z576400_3|mlpram_rden_inferred_clock      1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[2\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z777380_0|mlpram_rden_inferred_clock      1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[4\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z777380_1|mlpram_rden_inferred_clock      1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[4\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z777380_2|mlpram_rden_inferred_clock      1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[4\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z777380_3|mlpram_rden_inferred_clock      1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[4\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z978360_0|mlpram_rden_inferred_clock      1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[6\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z978360_1|mlpram_rden_inferred_clock      1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[6\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z978360_2|mlpram_rden_inferred_clock      1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[6\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z978360_3|mlpram_rden_inferred_clock      1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[6\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z1179340_0|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[8\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z1179340_1|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[8\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z1179340_2|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[8\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z1179340_3|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[8\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z1842800_0|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[11\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z1842800_1|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[11\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z1842800_2|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[11\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z1842800_3|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[11\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z2043780_0|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[13\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z2043780_1|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[13\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z2043780_2|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[13\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z2043780_3|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[13\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z2117110_0|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[0\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z2117110_1|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[0\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z2117110_2|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[0\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z2117110_3|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[0\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z2244760_0|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[15\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[15\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z2244760_1|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[15\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[15\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3097350_0|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[1\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3097350_1|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[1\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3097350_2|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[1\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3097350_3|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[1\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3298330_0|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[3\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3298330_1|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[3\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3298330_2|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[3\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3298330_3|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[3\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3499310_0|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[5\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3499310_1|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[5\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3499310_2|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[5\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3499310_3|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[5\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3700290_0|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[7\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3700290_1|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[7\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3700290_2|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[7\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3700290_3|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[7\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3901270_0|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[9\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3901270_1|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[9\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3901270_2|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[9\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z3901270_3|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[9\]\.i_bram.undriven.y(ACX_FLOAT)      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K.bram_mlpclk      -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z4363750_0|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[10\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z4363750_1|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[10\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z4363750_2|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[10\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z4363750_3|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[10\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z4564730_0|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[12\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z4564730_1|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[12\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z4564730_2|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[12\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z4564730_3|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[12\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z4765710_0|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[14\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[14\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
                                                                                                                                                                                                                                                                                       
ACX_BRAM72K_Z4765710_1|mlpram_rden_inferred_clock     1         i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[14\]\.i_bram.undriven.y(ACX_FLOAT)     i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[14\]\.i_bram.U_BRAM72K.bram_mlpclk     -                 -            
=======================================================================================================================================================================================================================================================================================

@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z2043780_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3700290_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z4363750_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z576400_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z2244760_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[15\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3097350_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3499310_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z978360_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z2117110_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z1842800_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3298330_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z1842800_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z4363750_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3700290_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3499310_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z978360_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z2117110_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z2043780_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3298330_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z1842800_2|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z2043780_2|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z978360_2|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z777380_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3499310_2|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3097350_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z4765710_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[14\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z4363750_2|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3901270_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3298330_2|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z576400_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z4765710_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[14\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z2117110_2|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3700290_2|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3298330_3|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z2244760_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[15\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z4564730_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z777380_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z1179340_0|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z4363750_3|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z4564730_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z2043780_3|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3499310_3|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3901270_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z1179340_1|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z576400_2|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3700290_3|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3901270_2|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z1179340_2|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z777380_2|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z576400_3|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3097350_2|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z777380_3|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z2117110_3|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z1179340_3|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z4564730_2|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z4564730_3|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z978360_3|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z1842800_3|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3097350_3|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv":4552:6:4552:14|Found inferred clock ACX_BRAM72K_Z3901270_3|mlpram_rden_inferred_clock which controls 1 sequential elements including i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

61 non-gated/non-generated clock tree(s) driving 3171 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

======================================================================================== Non-Gated/Non-Generated Clocks ========================================================================================
Clock Tree ID     Driving Element                                                                  Drive Element Type     Fanout     Sample Instance                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       i_clk                                                                            port                   3111       i_out_fifo.addr_state[0]                                                   
@KP:ckid0_1       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[13\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K
@KP:ckid0_2       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[7\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K 
@KP:ckid0_3       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[10\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K
@KP:ckid0_4       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[2\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K 
@KP:ckid0_5       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[15\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[15\]\.i_bram.U_BRAM72K
@KP:ckid0_6       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[1\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K 
@KP:ckid0_7       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[5\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K 
@KP:ckid0_8       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[6\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K 
@KP:ckid0_9       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[0\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K 
@KP:ckid0_10      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[11\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K
@KP:ckid0_11      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[3\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K 
@KP:ckid0_12      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[11\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K
@KP:ckid0_13      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[10\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K
@KP:ckid0_14      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[7\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K 
@KP:ckid0_15      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[5\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K 
@KP:ckid0_16      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[6\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K 
@KP:ckid0_17      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[0\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K 
@KP:ckid0_18      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[13\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K
@KP:ckid0_19      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[3\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K 
@KP:ckid0_20      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[11\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K
@KP:ckid0_21      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[13\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K
@KP:ckid0_22      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[6\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K 
@KP:ckid0_23      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[4\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K 
@KP:ckid0_24      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[5\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K 
@KP:ckid0_25      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[1\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K 
@KP:ckid0_26      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[14\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[14\]\.i_bram.U_BRAM72K
@KP:ckid0_27      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[10\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K
@KP:ckid0_28      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[9\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K 
@KP:ckid0_29      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[3\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K 
@KP:ckid0_30      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[2\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K 
@KP:ckid0_31      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[14\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[14\]\.i_bram.U_BRAM72K
@KP:ckid0_32      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[0\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K 
@KP:ckid0_33      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[7\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K 
@KP:ckid0_34      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[3\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K 
@KP:ckid0_35      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[15\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[15\]\.i_bram.U_BRAM72K
@KP:ckid0_36      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[12\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K
@KP:ckid0_37      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[4\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K 
@KP:ckid0_38      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[8\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K 
@KP:ckid0_39      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[10\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K
@KP:ckid0_40      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[12\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K
@KP:ckid0_41      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[13\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K
@KP:ckid0_42      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[5\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K 
@KP:ckid0_43      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[9\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K 
@KP:ckid0_44      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[8\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K 
@KP:ckid0_45      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[2\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K 
@KP:ckid0_46      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[7\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K 
@KP:ckid0_47      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[9\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K 
@KP:ckid0_48      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[8\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K 
@KP:ckid0_49      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[4\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K 
@KP:ckid0_50      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[2\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K 
@KP:ckid0_51      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[1\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K 
@KP:ckid0_52      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[4\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K 
@KP:ckid0_53      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[0\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K 
@KP:ckid0_54      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[8\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K 
@KP:ckid0_55      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[12\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K
@KP:ckid0_56      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[12\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K
@KP:ckid0_57      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[6\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K 
@KP:ckid0_58      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[11\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K
@KP:ckid0_59      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[1\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K 
@KP:ckid0_60      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[9\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K 
================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/mlp_conv2d_top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:32s; Memory used current: 593MB peak: 593MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 593MB peak: 593MB)

@W: MT687 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/constraints/mlp_conv2d_synplify.sdc":9:0:9:0|Hold checks are not available for this technology. Min timing constraints will not be checked for applicability.
@W: MF511 |Found issues with constraints. Please check constraint checker report "/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/mlp_conv2d_top_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:34s; Memory used current: 593MB peak: 593MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:34s; Memory used current: 593MB peak: 593MB)

Process took 0h:00m:35s realtime, 0h:00m:34s cputime
# Tue Jul 12 14:39:03 2022

###########################################################]
