<?xml version="1.0" encoding="ASCII" standalone="no" ?>
<hierarch_block xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="Hierarchy.xsd">
   <name>HARDWARE</name>
   <sys_prim_channel>
      <name>C_4_pin</name>
      <type>sc_signal&lt;sc_int&lt;16> ></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_2_pin</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_3_pin</name>
      <type>sc_signal&lt;sc_uint&lt;16> ></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>clk_pin</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>rst_pin</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_10_pin</name>
      <type>sc_signal&lt;sc_int&lt;16> ></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_7_pin</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_8_pin</name>
      <type>sc_signal&lt;sc_uint&lt;16> ></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_9_pin</name>
      <type>sc_signal&lt;sc_int&lt;16> ></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_6_pin</name>
      <type>sc_signal&lt;sc_int&lt;16> ></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_5_pin</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_block>
      <name>i_ROM</name>
      <type>ROM0</type>
   </sys_block>
   <sys_block>
      <name>i_Clock</name>
      <type>Clock0</type>
   </sys_block>
   <sys_block>
      <name>i_LeNet</name>
      <type>LeNet0</type>
   </sys_block>
   <sys_block>
      <name>i_RAM</name>
      <type>RAM0</type>
   </sys_block>
   <sys_block>
      <name>i_Reset</name>
      <type>Reset0</type>
   </sys_block>
   <sys_block>
      <name>i_Monitor</name>
      <type>Monitor0</type>
   </sys_block>
   <connections>
      <connection>
         <from_port>HARDWARE.i_LeNet.rom_data_out</from_port>
         <to_prim_channel>HARDWARE.C_4_pin</to_prim_channel>
         <from_pct_tag>rom_data_out</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_ROM.data_out</from_port>
         <to_prim_channel>HARDWARE.C_4_pin</to_prim_channel>
         <from_pct_tag>data_out</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_ROM.ird</from_port>
         <to_prim_channel>HARDWARE.C_2_pin</to_prim_channel>
         <from_pct_tag>ird</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_LeNet.rom_rd</from_port>
         <to_prim_channel>HARDWARE.C_2_pin</to_prim_channel>
         <from_pct_tag>rom_rd</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_LeNet.rom_addr</from_port>
         <to_prim_channel>HARDWARE.C_3_pin</to_prim_channel>
         <from_pct_tag>rom_addr</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_ROM.addr</from_port>
         <to_prim_channel>HARDWARE.C_3_pin</to_prim_channel>
         <from_pct_tag>addr</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_ROM.clk</from_port>
         <to_prim_channel>HARDWARE.clk_pin</to_prim_channel>
         <from_pct_tag>clk</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Clock.clk</from_port>
         <to_prim_channel>HARDWARE.clk_pin</to_prim_channel>
         <from_pct_tag>clk</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_LeNet.clk</from_port>
         <to_prim_channel>HARDWARE.clk_pin</to_prim_channel>
         <from_pct_tag>clk</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_RAM.clk</from_port>
         <to_prim_channel>HARDWARE.clk_pin</to_prim_channel>
         <from_pct_tag>clk</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Monitor.clk</from_port>
         <to_prim_channel>HARDWARE.clk_pin</to_prim_channel>
         <from_pct_tag>clk</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Reset.rst</from_port>
         <to_prim_channel>HARDWARE.rst_pin</to_prim_channel>
         <from_pct_tag>rst</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_LeNet.reset</from_port>
         <to_prim_channel>HARDWARE.rst_pin</to_prim_channel>
         <from_pct_tag>reset</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Monitor.rst</from_port>
         <to_prim_channel>HARDWARE.rst_pin</to_prim_channel>
         <from_pct_tag>rst</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_LeNet.ram_data_out</from_port>
         <to_prim_channel>HARDWARE.C_10_pin</to_prim_channel>
         <from_pct_tag>ram_data_out</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_RAM.data_out</from_port>
         <to_prim_channel>HARDWARE.C_10_pin</to_prim_channel>
         <from_pct_tag>data_out</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_LeNet.ram_wr</from_port>
         <to_prim_channel>HARDWARE.C_7_pin</to_prim_channel>
         <from_pct_tag>ram_wr</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_RAM.wr</from_port>
         <to_prim_channel>HARDWARE.C_7_pin</to_prim_channel>
         <from_pct_tag>wr</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_LeNet.ram_addr</from_port>
         <to_prim_channel>HARDWARE.C_8_pin</to_prim_channel>
         <from_pct_tag>ram_addr</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_RAM.addr</from_port>
         <to_prim_channel>HARDWARE.C_8_pin</to_prim_channel>
         <from_pct_tag>addr</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_LeNet.ram_data_in</from_port>
         <to_prim_channel>HARDWARE.C_9_pin</to_prim_channel>
         <from_pct_tag>ram_data_in</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_RAM.data_in</from_port>
         <to_prim_channel>HARDWARE.C_9_pin</to_prim_channel>
         <from_pct_tag>data_in</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_LeNet.result</from_port>
         <to_prim_channel>HARDWARE.C_6_pin</to_prim_channel>
         <from_pct_tag>result</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Monitor.data_in</from_port>
         <to_prim_channel>HARDWARE.C_6_pin</to_prim_channel>
         <from_pct_tag>data_in</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_LeNet.output_valid</from_port>
         <to_prim_channel>HARDWARE.C_5_pin</to_prim_channel>
         <from_pct_tag>output_valid</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Monitor.data_valid</from_port>
         <to_prim_channel>HARDWARE.C_5_pin</to_prim_channel>
         <from_pct_tag>data_valid</from_pct_tag>
      </connection>
   </connections>
   <callbacks/>
</hierarch_block>
