SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a75t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package fgg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory e:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/.Xil/Vivado-13512-LAPTOP-7SLKK6BV/coregen/ddr3_ctrl/_tmp/
SET_PREFERENCE subworkingdirectory e:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/.Xil/Vivado-13512-LAPTOP-7SLKK6BV/coregen/ddr3_ctrl/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name ddr3_ctrl
SET_PARAMETER xml_input_file E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_b.prj
SET_PARAMETER data_dir_path d:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH d:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1
SET_CORE_DATASHEET d:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1/data/docs/ds176_7series_MIS.pdf
