verilog xil_defaultlib --include "../../../../ETC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ETC.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../ETC.srcs/sources_1/bd/design_1/ipshared/b193/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_non_stop_ETC_0_2/sim/design_1_non_stop_ETC_0_2.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
