version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/pipeline_datapath_tb/uut/clk
/pipeline_datapath_tb/uut/reset
/pipeline_datapath_tb/uut/imem_dout_wire
/pipeline_datapath_tb/uut/r1out_wire
/pipeline_datapath_tb/uut/r2out_wire
/pipeline_datapath_tb/uut/dmem_dout_wire
/pipeline_datapath_tb/uut/Data_Mem/clk
/pipeline_datapath_tb/uut/Data_Mem/Write_Enable
/pipeline_datapath_tb/uut/Data_Mem/Address
/pipeline_datapath_tb/uut/Data_Mem/WData
/pipeline_datapath_tb/uut/PC
/pipeline_datapath_tb/uut/imem_pipereg
/pipeline_datapath_tb/uut/rf1_wreg_en
/pipeline_datapath_tb/uut/rf1_wmem_en
/pipeline_datapath_tb/uut/rf1_r1out
/pipeline_datapath_tb/uut/rf1_r2out
/pipeline_datapath_tb/uut/rf1_wreg1
/pipeline_datapath_tb/uut/rf2_wreg_en
/pipeline_datapath_tb/uut/rf2_wmem_en
/pipeline_datapath_tb/uut/rf2_r1out
/pipeline_datapath_tb/uut/rf2_r2out
/pipeline_datapath_tb/uut/rf2_wreg1
/pipeline_datapath_tb/uut/dmem_wreg_en
/pipeline_datapath_tb/uut/dmem_dout
/pipeline_datapath_tb/uut/dmem_wreg1
/pipeline_datapath_tb/uut/Data_Mem/Memory
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/pipeline_datapath_tb/uut/clk
2
2
/pipeline_datapath_tb/uut/reset
2
2
/pipeline_datapath_tb/uut/imem_dout_wire
2
2
/pipeline_datapath_tb/uut/r1out_wire
2
2
/pipeline_datapath_tb/uut/r2out_wire
2
2
/pipeline_datapath_tb/uut/dmem_dout_wire
2
2
/pipeline_datapath_tb/uut/Data_Mem/clk
2
2
/pipeline_datapath_tb/uut/Data_Mem/Write_Enable
2
2
/pipeline_datapath_tb/uut/Data_Mem/Address
2
2
/pipeline_datapath_tb/uut/Data_Mem/WData
2
2
/pipeline_datapath_tb/uut/PC
2
2
/pipeline_datapath_tb/uut/imem_pipereg
2
2
/pipeline_datapath_tb/uut/rf1_wreg_en
2
2
/pipeline_datapath_tb/uut/rf1_wmem_en
2
2
/pipeline_datapath_tb/uut/rf1_r1out
2
2
/pipeline_datapath_tb/uut/rf1_r2out
2
2
/pipeline_datapath_tb/uut/rf1_wreg1
2
2
/pipeline_datapath_tb/uut/rf2_wreg_en
2
2
/pipeline_datapath_tb/uut/rf2_wmem_en
2
2
/pipeline_datapath_tb/uut/rf2_r1out
2
2
/pipeline_datapath_tb/uut/rf2_r2out
2
2
/pipeline_datapath_tb/uut/rf2_wreg1
2
2
/pipeline_datapath_tb/uut/dmem_wreg_en
2
2
/pipeline_datapath_tb/uut/dmem_dout
2
2
/pipeline_datapath_tb/uut/dmem_wreg1
2
2
/pipeline_datapath_tb/uut/Data_Mem/Memory
2
2
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
