
*** Running vivado
    with args -log system_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_microblaze_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_microblaze_0_0.tcl -notrace
Command: synth_design -top system_microblaze_0_0 -part xc7z007sclg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25298 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1233.113 ; gain = 88.000 ; free physical = 5069 ; free virtual = 12748
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [/ectf/pl/src/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:147]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 1 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 1 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 4 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 2 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 2 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 1 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/ectf/pl/src/bd/system/ipshared/4f30/hdl/microblaze_v10_0_vh_rfs.vhd:157134' bound to instance 'U0' of component 'MicroBlaze' [/ectf/pl/src/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:869]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (62#1) [/ectf/pl/src/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:147]
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[15]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[14]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[13]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[12]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[11]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[10]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[9]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[8]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port Single_Step_N
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design MB_RAMB36 has unconnected port ADDR_ENA
WARNING: [Synth 8-3331] design MB_RAMB36 has unconnected port ADDR_ENB
WARNING: [Synth 8-3331] design MB_RAMB36 has unconnected port CASCADEINREGA
WARNING: [Synth 8-3331] design MB_RAMB36 has unconnected port CASCADEINREGB
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1023]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1022]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1021]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1020]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1019]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1018]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1017]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1016]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1015]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1014]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1013]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1012]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1011]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1010]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1009]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1008]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1007]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1006]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1005]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1004]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1003]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1002]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1001]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1000]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[999]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[998]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[997]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[996]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[995]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[994]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[993]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[992]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[991]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[990]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[989]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[988]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[987]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[986]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[985]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[984]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[983]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[982]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[981]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[980]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[979]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[978]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[977]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[976]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[975]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[974]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[973]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[972]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[971]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[970]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[969]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[968]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[967]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[966]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[965]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[964]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[963]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[962]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[961]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1571.379 ; gain = 426.266 ; free physical = 4821 ; free virtual = 12477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1571.379 ; gain = 426.266 ; free physical = 4831 ; free virtual = 12500
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 697 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/ectf/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_microblaze_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_microblaze_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/ectf/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/ectf/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 490 instances were transformed.
  FDE => FDRE: 32 instances
  FDR => FDRE: 126 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 234 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1831.410 ; gain = 0.000 ; free physical = 4566 ; free virtual = 12266
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4629 ; free virtual = 12342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4629 ; free virtual = 12342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /ectf/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4629 ; free virtual = 12342
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "of_fsl_get" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "of_fsl_get" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "of_Sel_SPR_MSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Access_Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Access_Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "isword" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat_select_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat_select_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat_select_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat_select_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat_select_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat_select_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_Write_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "branch_data_first" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "branch_data_first" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_wen" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "branch_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_din_muxed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_din_muxed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_din_muxed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4569 ; free virtual = 12302
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	              198 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 52    
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 51    
	                1 Bit    Registers := 406   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 54    
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 32    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 9     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 30    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 166   
	   4 Input      3 Bit        Muxes := 15    
	   3 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 71    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 458   
	   8 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Streaming_AXI 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module interrupt_mode_converter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 144   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 61    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module IAXI_Interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debug_stat_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
Module debug_stat_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module Debug_Stat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 51    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 40    
Module Debug_Trace 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              198 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 30    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      3 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 165   
	   3 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 57    
	   2 Input      1 Bit        Muxes := 120   
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 63    
	   5 Input      1 Bit        Muxes := 2     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Access_Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_Write_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf /\Use_Trace.Debug_Trace_I /\save_sel_reg[10][0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[58]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[59]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[60]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[61]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf /\Use_Statistics.Debug_Stat_I /\Perf_Version.stat_stop_reg[61] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[15]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[13]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[7]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[11]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf /\Use_Statistics.Debug_Stat_I /\all_statistics_counters[1].abort_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_mul_instr_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Byte_Access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Doublet_Access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_doublet_access_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf /\Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/FSL_Will_Break_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[2]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[3]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[4]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf /\Use_Trace.Debug_Trace_I /\Serial_Dbg_Intf.status_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/M_AXI_IP_ARPROT_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4011] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[657]' (FDR) to 'U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[656]' (FDR) to 'U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[655]' (FDR) to 'U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[654]' (FDR) to 'U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[653]' (FDR) to 'U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[652]' (FDR) to 'U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[651]' (FDR) to 'U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[650]' (FDR) to 'U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[649]' (FDR) to 'U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[648]' (FDR) to 'U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[647]' (FDR) to 'U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[646]' (FDR) to 'U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[645]' (FDR) to 'U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[644]' (FDR) to 'U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[643]' (FDR) to 'U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[642]' (FDR) to 'U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[641]' (FDR) to 'U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[640]' (FDR) to 'U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[639]' (FDR) to 'U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[638]' (FDR) to 'U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[637]' (FDR) to 'U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[636]' (FDR) to 'U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[635]' (FDR) to 'U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[634]' (FDR) to 'U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[633]' (FDR) to 'U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[632]' (FDR) to 'U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_disable_interrupt_i_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[5]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[3]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[1]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[0]'
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Op_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Op_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Sign_Extend_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Pattern_Cmp_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_EE_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_EE_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_FSR_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/FSL_Will_Break_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_mul_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Left_Shift_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Arith_Shift_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Bit_Insert_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Bit_Extract_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_div_instr_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[22]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[23]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[24]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[25]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[26]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_fpu_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Not_FPU_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_FSR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_potential_exception_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_SLR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_SHR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_is_fpu_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_PVR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_SPR_PVR_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_load_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_DataBus_Read_Data_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_MEM_Res_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_mul_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_is_mul_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EA_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_write_icache_done_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_BTR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EAR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EDR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_store_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_SW_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_word_access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Word_Access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_test_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_jump_hit_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Trace_WB_Jump_Hit_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_EX_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[722]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[717]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[713]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[712]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[708]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[705]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[630]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[628]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[551]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[547]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[546]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[542]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[539]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[464]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[462]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[461]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[460]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[456]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[455]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[454]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[450]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[447]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[296]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[295]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[294]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[290]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[284]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel_reg[10][2]' (FD) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel_reg[9][0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 5022 ; free virtual = 12755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:08 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4884 ; free virtual = 12621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4902 ; free virtual = 12638
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[11].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[8].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[10].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[8].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[13].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[8].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[12].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[8].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[9].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[8].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[8].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[14].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[15].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[14].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4882 ; free virtual = 12626
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4882 ; free virtual = 12626
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4882 ; free virtual = 12626
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4886 ; free virtual = 12625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4886 ; free virtual = 12625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4893 ; free virtual = 12626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4893 ; free virtual = 12626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]   | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |AND2B1L   |     9|
|2     |CARRY4    |   105|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     1|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |    46|
|7     |LUT2      |   206|
|8     |LUT3      |   305|
|9     |LUT4      |   528|
|10    |LUT5      |   670|
|11    |LUT6      |  1213|
|12    |LUT6_2    |    64|
|13    |MULT_AND  |     1|
|14    |MUXCY_L   |   232|
|15    |MUXF7     |   271|
|16    |RAM32M    |    16|
|17    |RAMB36E1  |     2|
|18    |SRL16E    |    91|
|19    |SRLC16E   |    96|
|20    |XORCY     |    94|
|21    |FDCE      |   299|
|22    |FDE       |    32|
|23    |FDR       |    91|
|24    |FDRE      |  2886|
|25    |FDS       |     1|
|26    |FDSE      |    79|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------------------------+-----------------------------------+------+
|      |Instance                                                                                               |Module                             |Cells |
+------+-------------------------------------------------------------------------------------------------------+-----------------------------------+------+
|1     |top                                                                                                    |                                   |  7340|
|2     |  U0                                                                                                   |MicroBlaze                         |  7340|
|3     |    MicroBlaze_Core_I                                                                                  |MicroBlaze_Core                    |  6898|
|4     |      \Performance.Core                                                                                |MicroBlaze_GTi                     |  6789|
|5     |        Data_Flow_I                                                                                    |Data_Flow_gti                      |   697|
|6     |          ALU_I                                                                                        |ALU                                |   101|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                                          |MB_MUXCY_745                       |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                         |ALU_Bit__parameterized2            |     6|
|9     |              \Last_Bit.I_ALU_LUT_2                                                                    |MB_LUT4                            |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                                                   |MB_LUT6__parameterized12           |     1|
|11    |              \Last_Bit.MULT_AND_I                                                                     |MB_MULT_AND                        |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_837                 |     2|
|13    |              \Last_Bit.Pre_MUXCY_I                                                                    |MB_MUXCY_838                       |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                        |ALU_Bit                            |     3|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_835                      |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_836                 |     2|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                        |ALU_Bit_746                        |     3|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_833                      |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_834                 |     2|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                        |ALU_Bit_747                        |     3|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_831                      |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_832                 |     2|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                        |ALU_Bit_748                        |     3|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_829                      |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_830                 |     2|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                        |ALU_Bit_749                        |     3|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_827                      |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_828                 |     2|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                        |ALU_Bit_750                        |     3|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_825                      |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_826                 |     2|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                        |ALU_Bit_751                        |     3|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_823                      |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_824                 |     2|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                        |ALU_Bit_752                        |     3|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_821                      |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_822                 |     2|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                        |ALU_Bit_753                        |     3|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_819                      |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_820                 |     2|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                        |ALU_Bit_754                        |     3|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_817                      |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_818                 |     2|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                         |ALU_Bit_755                        |     3|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_815                      |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_816                 |     2|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                        |ALU_Bit_756                        |     3|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_813                      |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_814                 |     2|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                        |ALU_Bit_757                        |     3|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_811                      |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_812                 |     2|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                        |ALU_Bit_758                        |     3|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_809                      |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_810                 |     2|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                        |ALU_Bit_759                        |     3|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_807                      |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_808                 |     2|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                        |ALU_Bit_760                        |     3|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_805                      |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_806                 |     2|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                        |ALU_Bit_761                        |     3|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_803                      |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_804                 |     2|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                        |ALU_Bit_762                        |     3|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_801                      |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_802                 |     2|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                        |ALU_Bit_763                        |     3|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_799                      |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_800                 |     2|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                        |ALU_Bit_764                        |     3|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_797                      |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_798                 |     2|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                        |ALU_Bit_765                        |     3|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_795                      |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_796                 |     2|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                         |ALU_Bit_766                        |     3|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_793                      |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_794                 |     2|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                        |ALU_Bit_767                        |     3|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_791                      |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_792                 |     2|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                        |ALU_Bit_768                        |     3|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_789                      |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_790                 |     2|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                         |ALU_Bit_769                        |     3|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_787                      |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_788                 |     2|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                         |ALU_Bit_770                        |     3|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_785                      |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_786                 |     2|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                         |ALU_Bit_771                        |     3|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_783                      |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_784                 |     2|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                         |ALU_Bit_772                        |     3|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_781                      |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_782                 |     2|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                         |ALU_Bit_773                        |     3|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_779                      |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_780                 |     2|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                         |ALU_Bit_774                        |     3|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2_777                      |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_778                 |     2|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                         |ALU_Bit_775                        |     3|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6_2                          |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_776                 |     2|
|107   |          Byte_Doublet_Handle_gti_I                                                                    |Byte_Doublet_Handle_gti            |    45|
|108   |          Data_Flow_Logic_I                                                                            |Data_Flow_Logic                    |    68|
|109   |            \Gen_Bits[0].MEM_EX_Result_Inst                                                            |MB_FDRE_713                        |     1|
|110   |            \Gen_Bits[10].MEM_EX_Result_Inst                                                           |MB_FDRE_714                        |     1|
|111   |            \Gen_Bits[11].MEM_EX_Result_Inst                                                           |MB_FDRE_715                        |     1|
|112   |            \Gen_Bits[12].MEM_EX_Result_Inst                                                           |MB_FDRE_716                        |     1|
|113   |            \Gen_Bits[13].MEM_EX_Result_Inst                                                           |MB_FDRE_717                        |     1|
|114   |            \Gen_Bits[14].MEM_EX_Result_Inst                                                           |MB_FDRE_718                        |     1|
|115   |            \Gen_Bits[15].MEM_EX_Result_Inst                                                           |MB_FDRE_719                        |     1|
|116   |            \Gen_Bits[16].MEM_EX_Result_Inst                                                           |MB_FDRE_720                        |     1|
|117   |            \Gen_Bits[17].MEM_EX_Result_Inst                                                           |MB_FDRE_721                        |     1|
|118   |            \Gen_Bits[18].MEM_EX_Result_Inst                                                           |MB_FDRE_722                        |     1|
|119   |            \Gen_Bits[19].MEM_EX_Result_Inst                                                           |MB_FDRE_723                        |     1|
|120   |            \Gen_Bits[1].MEM_EX_Result_Inst                                                            |MB_FDRE_724                        |     1|
|121   |            \Gen_Bits[20].MEM_EX_Result_Inst                                                           |MB_FDRE_725                        |     1|
|122   |            \Gen_Bits[21].MEM_EX_Result_Inst                                                           |MB_FDRE_726                        |     1|
|123   |            \Gen_Bits[22].MEM_EX_Result_Inst                                                           |MB_FDRE_727                        |     1|
|124   |            \Gen_Bits[23].MEM_EX_Result_Inst                                                           |MB_FDRE_728                        |     1|
|125   |            \Gen_Bits[24].MEM_EX_Result_Inst                                                           |MB_FDRE_729                        |     1|
|126   |            \Gen_Bits[25].MEM_EX_Result_Inst                                                           |MB_FDRE_730                        |     1|
|127   |            \Gen_Bits[26].MEM_EX_Result_Inst                                                           |MB_FDRE_731                        |     1|
|128   |            \Gen_Bits[27].MEM_EX_Result_Inst                                                           |MB_FDRE_732                        |     2|
|129   |            \Gen_Bits[28].MEM_EX_Result_Inst                                                           |MB_FDRE_733                        |     2|
|130   |            \Gen_Bits[29].MEM_EX_Result_Inst                                                           |MB_FDRE_734                        |     2|
|131   |            \Gen_Bits[2].MEM_EX_Result_Inst                                                            |MB_FDRE_735                        |     1|
|132   |            \Gen_Bits[30].MEM_EX_Result_Inst                                                           |MB_FDRE_736                        |     2|
|133   |            \Gen_Bits[31].MEM_EX_Result_Inst                                                           |MB_FDRE_737                        |     1|
|134   |            \Gen_Bits[3].MEM_EX_Result_Inst                                                            |MB_FDRE_738                        |     1|
|135   |            \Gen_Bits[4].MEM_EX_Result_Inst                                                            |MB_FDRE_739                        |     1|
|136   |            \Gen_Bits[5].MEM_EX_Result_Inst                                                            |MB_FDRE_740                        |     1|
|137   |            \Gen_Bits[6].MEM_EX_Result_Inst                                                            |MB_FDRE_741                        |     1|
|138   |            \Gen_Bits[7].MEM_EX_Result_Inst                                                            |MB_FDRE_742                        |     1|
|139   |            \Gen_Bits[8].MEM_EX_Result_Inst                                                            |MB_FDRE_743                        |     1|
|140   |            \Gen_Bits[9].MEM_EX_Result_Inst                                                            |MB_FDRE_744                        |     1|
|141   |          Operand_Select_I                                                                             |Operand_Select_gti                 |   227|
|142   |            \Gen_Bit[0].MUXF7_I1                                                                       |MB_MUXF7_681                       |     1|
|143   |            \Gen_Bit[10].MUXF7_I1                                                                      |MB_MUXF7_682                       |     2|
|144   |            \Gen_Bit[11].MUXF7_I1                                                                      |MB_MUXF7_683                       |     2|
|145   |            \Gen_Bit[12].MUXF7_I1                                                                      |MB_MUXF7_684                       |     2|
|146   |            \Gen_Bit[13].MUXF7_I1                                                                      |MB_MUXF7_685                       |     2|
|147   |            \Gen_Bit[14].MUXF7_I1                                                                      |MB_MUXF7_686                       |     2|
|148   |            \Gen_Bit[15].MUXF7_I1                                                                      |MB_MUXF7_687                       |     2|
|149   |            \Gen_Bit[16].MUXF7_I1                                                                      |MB_MUXF7_688                       |     2|
|150   |            \Gen_Bit[17].MUXF7_I1                                                                      |MB_MUXF7_689                       |     1|
|151   |            \Gen_Bit[18].MUXF7_I1                                                                      |MB_MUXF7_690                       |     1|
|152   |            \Gen_Bit[19].MUXF7_I1                                                                      |MB_MUXF7_691                       |     1|
|153   |            \Gen_Bit[1].MUXF7_I1                                                                       |MB_MUXF7_692                       |     2|
|154   |            \Gen_Bit[20].MUXF7_I1                                                                      |MB_MUXF7_693                       |     1|
|155   |            \Gen_Bit[21].MUXF7_I1                                                                      |MB_MUXF7_694                       |     1|
|156   |            \Gen_Bit[22].MUXF7_I1                                                                      |MB_MUXF7_695                       |     1|
|157   |            \Gen_Bit[23].MUXF7_I1                                                                      |MB_MUXF7_696                       |     1|
|158   |            \Gen_Bit[24].MUXF7_I1                                                                      |MB_MUXF7_697                       |     1|
|159   |            \Gen_Bit[25].MUXF7_I1                                                                      |MB_MUXF7_698                       |     2|
|160   |            \Gen_Bit[26].MUXF7_I1                                                                      |MB_MUXF7_699                       |     1|
|161   |            \Gen_Bit[27].MUXF7_I1                                                                      |MB_MUXF7_700                       |     1|
|162   |            \Gen_Bit[28].MUXF7_I1                                                                      |MB_MUXF7_701                       |     2|
|163   |            \Gen_Bit[29].MUXF7_I1                                                                      |MB_MUXF7_702                       |     2|
|164   |            \Gen_Bit[2].MUXF7_I1                                                                       |MB_MUXF7_703                       |     2|
|165   |            \Gen_Bit[30].MUXF7_I1                                                                      |MB_MUXF7_704                       |     1|
|166   |            \Gen_Bit[31].MUXF7_I1                                                                      |MB_MUXF7_705                       |     1|
|167   |            \Gen_Bit[3].MUXF7_I1                                                                       |MB_MUXF7_706                       |     2|
|168   |            \Gen_Bit[4].MUXF7_I1                                                                       |MB_MUXF7_707                       |     2|
|169   |            \Gen_Bit[5].MUXF7_I1                                                                       |MB_MUXF7_708                       |     2|
|170   |            \Gen_Bit[6].MUXF7_I1                                                                       |MB_MUXF7_709                       |     2|
|171   |            \Gen_Bit[7].MUXF7_I1                                                                       |MB_MUXF7_710                       |     2|
|172   |            \Gen_Bit[8].MUXF7_I1                                                                       |MB_MUXF7_711                       |     2|
|173   |            \Gen_Bit[9].MUXF7_I1                                                                       |MB_MUXF7_712                       |     2|
|174   |          Register_File_I                                                                              |Register_File_gti                  |    16|
|175   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                                         |MB_RAM32M                          |     1|
|176   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                                        |MB_RAM32M_666                      |     1|
|177   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                                        |MB_RAM32M_667                      |     1|
|178   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                                        |MB_RAM32M_668                      |     1|
|179   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                                        |MB_RAM32M_669                      |     1|
|180   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                                        |MB_RAM32M_670                      |     1|
|181   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                                        |MB_RAM32M_671                      |     1|
|182   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                                         |MB_RAM32M_672                      |     1|
|183   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                                         |MB_RAM32M_673                      |     1|
|184   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                                         |MB_RAM32M_674                      |     1|
|185   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                                         |MB_RAM32M_675                      |     1|
|186   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                                         |MB_RAM32M_676                      |     1|
|187   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                                         |MB_RAM32M_677                      |     1|
|188   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                                         |MB_RAM32M_678                      |     1|
|189   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                                         |MB_RAM32M_679                      |     1|
|190   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                                         |MB_RAM32M_680                      |     1|
|191   |          Shift_Logic_Module_I                                                                         |Shift_Logic_Module_gti             |     0|
|192   |          \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                         |MB_MUXCY_552                       |     1|
|193   |          \Using_DAXI_ALU_Carry.Post_MUXCY_I                                                           |MB_MUXCY_553                       |     1|
|194   |          \Using_DAXI_ALU_Carry.direct_lut_INST                                                        |MB_LUT6_2__parameterized1          |     1|
|195   |          Zero_Detect_I                                                                                |Zero_Detect_gti                    |    12|
|196   |            Part_Of_Zero_Carry_Start                                                                   |MB_MUXCY_659                       |     1|
|197   |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                                                   |MB_MUXCY_660                       |     1|
|198   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                                                   |MB_MUXCY_661                       |     1|
|199   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                                                   |MB_MUXCY_662                       |     1|
|200   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                                                   |MB_MUXCY_663                       |     1|
|201   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                                                   |MB_MUXCY_664                       |     1|
|202   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                                                   |MB_MUXCY_665                       |     1|
|203   |          exception_registers_I1                                                                       |exception_registers_gti            |   202|
|204   |            CarryIn_MUXCY                                                                              |MB_MUXCY_564                       |     1|
|205   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                             |MB_LUT6_2__parameterized5          |     1|
|206   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                               |MB_MUXCY_XORCY_565                 |     3|
|207   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                 |MB_FDE                             |     1|
|208   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_566      |     1|
|209   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_567                 |     4|
|210   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                                |MB_FDE_568                         |     1|
|211   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_569      |     1|
|212   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_570                 |     4|
|213   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                                |MB_FDE_571                         |     1|
|214   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_572      |     1|
|215   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_573                 |     4|
|216   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                                |MB_FDE_574                         |     2|
|217   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_575      |     1|
|218   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_576                 |     4|
|219   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                                |MB_FDE_577                         |     1|
|220   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_578      |     1|
|221   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_579                 |     4|
|222   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                                |MB_FDE_580                         |     1|
|223   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_581      |     1|
|224   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_582                 |     4|
|225   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                                |MB_FDE_583                         |     1|
|226   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_584      |     1|
|227   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_585                 |     4|
|228   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                                |MB_FDE_586                         |     1|
|229   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_587      |     1|
|230   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_588                 |     4|
|231   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                                |MB_FDE_589                         |     2|
|232   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_590      |     1|
|233   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_591                 |     4|
|234   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                                |MB_FDE_592                         |     1|
|235   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_593      |     1|
|236   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_594                 |     4|
|237   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                                |MB_FDE_595                         |     1|
|238   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                             |MB_LUT6_2__parameterized5_596      |     1|
|239   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                               |MB_MUXCY_XORCY_597                 |     4|
|240   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                 |MB_FDE_598                         |     2|
|241   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_599      |     1|
|242   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_600                 |     4|
|243   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                                |MB_FDE_601                         |     2|
|244   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_602      |     1|
|245   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_603                 |     4|
|246   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                                |MB_FDE_604                         |     1|
|247   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_605      |     1|
|248   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_606                 |     4|
|249   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                                |MB_FDE_607                         |     1|
|250   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_608      |     1|
|251   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_609                 |     4|
|252   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                                |MB_FDE_610                         |     1|
|253   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_611      |     1|
|254   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_612                 |     4|
|255   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                                |MB_FDE_613                         |     3|
|256   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_614      |     1|
|257   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_615                 |     4|
|258   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                                |MB_FDE_616                         |     1|
|259   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_617      |     1|
|260   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_618                 |     4|
|261   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                                |MB_FDE_619                         |     1|
|262   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_620      |     1|
|263   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_621                 |     4|
|264   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                                |MB_FDE_622                         |     3|
|265   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_623      |     1|
|266   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_624                 |     4|
|267   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                                |MB_FDE_625                         |     1|
|268   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_626      |     1|
|269   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_627                 |     4|
|270   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                                |MB_FDE_628                         |     1|
|271   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                             |MB_LUT6_2__parameterized5_629      |     1|
|272   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                               |MB_MUXCY_XORCY_630                 |     4|
|273   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                 |MB_FDE_631                         |     1|
|274   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_632      |     1|
|275   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_633                 |     4|
|276   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                                |MB_FDE_634                         |     1|
|277   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                            |MB_LUT6_2__parameterized5_635      |     1|
|278   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                              |MB_MUXCY_XORCY_636                 |     4|
|279   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                                |MB_FDE_637                         |     1|
|280   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                             |MB_LUT6_2__parameterized5_638      |     1|
|281   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                               |MB_MUXCY_XORCY_639                 |     4|
|282   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                 |MB_FDE_640                         |     1|
|283   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                             |MB_LUT6_2__parameterized5_641      |     1|
|284   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                               |MB_MUXCY_XORCY_642                 |     4|
|285   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                 |MB_FDE_643                         |     2|
|286   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                             |MB_LUT6_2__parameterized5_644      |     1|
|287   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                               |MB_MUXCY_XORCY_645                 |     4|
|288   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                 |MB_FDE_646                         |     1|
|289   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                             |MB_LUT6_2__parameterized5_647      |     1|
|290   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                               |MB_MUXCY_XORCY_648                 |     4|
|291   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                 |MB_FDE_649                         |     1|
|292   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                             |MB_LUT6_2__parameterized5_650      |     1|
|293   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                               |MB_MUXCY_XORCY_651                 |     4|
|294   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                 |MB_FDE_652                         |     1|
|295   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                             |MB_LUT6_2__parameterized5_653      |     1|
|296   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                               |MB_MUXCY_XORCY_654                 |     4|
|297   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                 |MB_FDE_655                         |     1|
|298   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                             |MB_LUT6_2__parameterized5_656      |     1|
|299   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                               |MB_MUXCY_XORCY_657                 |     4|
|300   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                 |MB_FDE_658                         |     2|
|301   |          msr_reg_i                                                                                    |msr_reg_gti                        |    23|
|302   |            \MEM_MSR_Bits[27].Using_FDR.MSR_I                                                          |MB_FDR_554                         |     2|
|303   |            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                                          |MB_FDR_555                         |     2|
|304   |            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                                          |MB_FDR_556                         |     3|
|305   |            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                                          |MB_FDR_557                         |     3|
|306   |            \OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I                                                     |MB_FDR_558                         |     2|
|307   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                     |MB_FDR_559                         |     2|
|308   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                     |MB_FDR_560                         |     1|
|309   |            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                     |MB_FDR_561                         |     2|
|310   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                     |MB_FDR_562                         |     1|
|311   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                     |MB_FDR_563                         |     1|
|312   |        Decode_I                                                                                       |Decode_gti                         |  1626|
|313   |          PC_Module_I                                                                                  |PC_Module_gti                      |   347|
|314   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                 |MB_FDR_459                         |     3|
|315   |            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                  |MB_MUXF7_460                       |     2|
|316   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                |MB_FDR_461                         |     3|
|317   |            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                 |MB_MUXF7_462                       |     2|
|318   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                |MB_FDR_463                         |     3|
|319   |            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                 |MB_MUXF7_464                       |     2|
|320   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                |MB_FDR_465                         |     3|
|321   |            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                 |MB_MUXF7_466                       |     2|
|322   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                |MB_FDR_467                         |     3|
|323   |            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                 |MB_MUXF7_468                       |     2|
|324   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                |MB_FDR_469                         |     3|
|325   |            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                 |MB_MUXF7_470                       |     2|
|326   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                |MB_FDR_471                         |     3|
|327   |            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                 |MB_MUXF7_472                       |     2|
|328   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                |MB_FDR_473                         |     3|
|329   |            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                 |MB_MUXF7_474                       |     2|
|330   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                |MB_FDR_475                         |     3|
|331   |            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                 |MB_MUXF7_476                       |     2|
|332   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                |MB_FDR_477                         |     3|
|333   |            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                 |MB_MUXF7_478                       |     2|
|334   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                |MB_FDR_479                         |     3|
|335   |            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                 |MB_MUXF7_480                       |     2|
|336   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                 |MB_FDR_481                         |     3|
|337   |            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                  |MB_MUXF7_482                       |     2|
|338   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                |MB_FDR_483                         |     3|
|339   |            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                 |MB_MUXF7_484                       |     2|
|340   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                |MB_FDR_485                         |     3|
|341   |            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                 |MB_MUXF7_486                       |     2|
|342   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                |MB_FDR_487                         |     3|
|343   |            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                 |MB_MUXF7_488                       |     2|
|344   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                |MB_FDR_489                         |     3|
|345   |            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                 |MB_MUXF7_490                       |     2|
|346   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                |MB_FDR_491                         |     3|
|347   |            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                 |MB_MUXF7_492                       |     2|
|348   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                |MB_FDR_493                         |     3|
|349   |            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                 |MB_MUXF7_494                       |     2|
|350   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                |MB_FDR_495                         |     3|
|351   |            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                 |MB_MUXF7_496                       |     2|
|352   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                |MB_FDR_497                         |     3|
|353   |            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                 |MB_MUXF7_498                       |     2|
|354   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                |MB_FDR_499                         |     3|
|355   |            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                 |MB_MUXF7_500                       |     2|
|356   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                |MB_FDR_501                         |     3|
|357   |            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                 |MB_MUXF7_502                       |     2|
|358   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                 |MB_FDR_503                         |     3|
|359   |            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                  |MB_MUXF7_504                       |     2|
|360   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                |MB_FDR_505                         |     3|
|361   |            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                 |MB_MUXF7_506                       |     2|
|362   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                |MB_FDR_507                         |     3|
|363   |            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                 |MB_MUXF7_508                       |     2|
|364   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                 |MB_FDR_509                         |     3|
|365   |            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                  |MB_MUXF7_510                       |     2|
|366   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                 |MB_FDR_511                         |     3|
|367   |            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                  |MB_MUXF7_512                       |     2|
|368   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                 |MB_FDR_513                         |     3|
|369   |            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                  |MB_MUXF7_514                       |     2|
|370   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                 |MB_FDR_515                         |     3|
|371   |            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                  |MB_MUXF7_516                       |     2|
|372   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                 |MB_FDR_517                         |     3|
|373   |            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                  |MB_MUXF7_518                       |     2|
|374   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                 |MB_FDR_519                         |     3|
|375   |            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                  |MB_MUXF7_520                       |     2|
|376   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                 |MB_FDR_521                         |     3|
|377   |            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                  |MB_MUXF7_522                       |     2|
|378   |            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                         |MB_MUXCY_XORCY                     |     1|
|379   |            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_523                 |     2|
|380   |            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_524                 |     2|
|381   |            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_525                 |     2|
|382   |            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_526                 |     2|
|383   |            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_527                 |     2|
|384   |            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_528                 |     2|
|385   |            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_529                 |     2|
|386   |            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_530                 |     2|
|387   |            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_531                 |     2|
|388   |            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_532                 |     2|
|389   |            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_533                 |     2|
|390   |            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_534                 |     2|
|391   |            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_535                 |     2|
|392   |            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_536                 |     2|
|393   |            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_537                 |     2|
|394   |            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_538                 |     2|
|395   |            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_539                 |     2|
|396   |            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_540                 |     2|
|397   |            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_541                 |     2|
|398   |            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_542                 |     2|
|399   |            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_543                 |     2|
|400   |            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_544                 |     2|
|401   |            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_545                 |     2|
|402   |            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_546                 |     2|
|403   |            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_547                 |     2|
|404   |            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_548                 |     2|
|405   |            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_549                 |     2|
|406   |            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_550                 |     2|
|407   |            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_551                 |     2|
|408   |          PreFetch_Buffer_I1                                                                           |PreFetch_Buffer_gti                |   573|
|409   |            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                        |MB_FDR_365                         |     4|
|410   |            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                    |MB_LUT6                            |     1|
|411   |            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                        |MB_FDR_366                         |     4|
|412   |            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                    |MB_LUT6_367                        |     1|
|413   |            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                        |MB_FDR_368                         |     1|
|414   |            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                    |MB_LUT6_369                        |     1|
|415   |            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                        |MB_FDR_370                         |    43|
|416   |            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                    |MB_LUT6_371                        |     1|
|417   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                           |MB_LUT6__parameterized2            |     1|
|418   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                       |MB_MUXF7                           |     2|
|419   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                 |MB_FDR_372                         |     8|
|420   |            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                               |MB_MUXF7_373                       |     1|
|421   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                |MB_FDR_374                         |     4|
|422   |            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                              |MB_MUXF7_375                       |     1|
|423   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                |MB_FDR_376                         |     2|
|424   |            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                              |MB_MUXF7_377                       |     1|
|425   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                |MB_FDR_378                         |     2|
|426   |            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                              |MB_MUXF7_379                       |     1|
|427   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                |MB_FDR_380                         |     3|
|428   |            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                              |MB_MUXF7_381                       |     1|
|429   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                |MB_FDR_382                         |     3|
|430   |            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                              |MB_MUXF7_383                       |     1|
|431   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                |MB_FDR_384                         |     2|
|432   |            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                              |MB_MUXF7_385                       |     1|
|433   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                |MB_FDR_386                         |     4|
|434   |            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                              |MB_MUXF7_387                       |     1|
|435   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                |MB_FDR_388                         |     6|
|436   |            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                              |MB_MUXF7_389                       |     1|
|437   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                |MB_FDR_390                         |     3|
|438   |            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                              |MB_MUXF7_391                       |     1|
|439   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                |MB_FDR_392                         |     2|
|440   |            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                              |MB_MUXF7_393                       |     1|
|441   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                 |MB_FDR_394                         |    26|
|442   |            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                               |MB_MUXF7_395                       |     1|
|443   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                |MB_FDR_396                         |     3|
|444   |            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                              |MB_MUXF7_397                       |     1|
|445   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                |MB_FDR_398                         |     3|
|446   |            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                              |MB_MUXF7_399                       |     1|
|447   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                |MB_FDR_400                         |     3|
|448   |            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                              |MB_MUXF7_401                       |     1|
|449   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                |MB_FDR_402                         |     4|
|450   |            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                              |MB_MUXF7_403                       |     1|
|451   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                |MB_FDR_404                         |     2|
|452   |            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                              |MB_MUXF7_405                       |     1|
|453   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                |MB_FDR_406                         |     2|
|454   |            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                              |MB_MUXF7_407                       |     1|
|455   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                |MB_FDR_408                         |     2|
|456   |            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                              |MB_MUXF7_409                       |     1|
|457   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                |MB_FDR_410                         |     2|
|458   |            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                              |MB_MUXF7_411                       |     1|
|459   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                |MB_FDR_412                         |     3|
|460   |            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                              |MB_MUXF7_413                       |     1|
|461   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                |MB_FDR_414                         |     3|
|462   |            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                              |MB_MUXF7_415                       |     1|
|463   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                 |MB_FDR_416                         |    24|
|464   |            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                               |MB_MUXF7_417                       |     1|
|465   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                |MB_FDR_418                         |     3|
|466   |            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                              |MB_MUXF7_419                       |     1|
|467   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                |MB_FDR_420                         |     2|
|468   |            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                              |MB_MUXF7_421                       |     1|
|469   |            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                |MB_FDR_422                         |    72|
|470   |            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                              |MB_MUXF7_423                       |     2|
|471   |            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                |MB_FDR_424                         |     4|
|472   |            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                              |MB_MUXF7_425                       |     1|
|473   |            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                |MB_FDR_426                         |     3|
|474   |            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                              |MB_MUXF7_427                       |     1|
|475   |            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                |MB_FDR_428                         |    71|
|476   |            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                              |MB_MUXF7_429                       |     1|
|477   |            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                |MB_FDR_430                         |     2|
|478   |            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                              |MB_MUXF7_431                       |     1|
|479   |            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                |MB_FDR_432                         |     6|
|480   |            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                              |MB_MUXF7_433                       |     1|
|481   |            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                |MB_FDR_434                         |    85|
|482   |            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                              |MB_MUXF7_435                       |     1|
|483   |            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                |MB_FDR_436                         |     2|
|484   |            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                              |MB_MUXF7_437                       |     1|
|485   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                 |MB_FDR_438                         |    11|
|486   |            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                               |MB_MUXF7_439                       |     1|
|487   |            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                |MB_FDR_440                         |     2|
|488   |            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                              |MB_MUXF7_441                       |     1|
|489   |            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                |MB_FDR_442                         |     2|
|490   |            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                              |MB_MUXF7_443                       |     1|
|491   |            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                |MB_FDR_444                         |     6|
|492   |            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                              |MB_MUXF7_445                       |     1|
|493   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                 |MB_FDR_446                         |    14|
|494   |            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                               |MB_MUXF7_447                       |     1|
|495   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                 |MB_FDR_448                         |     3|
|496   |            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                               |MB_MUXF7_449                       |     1|
|497   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                 |MB_FDR_450                         |     8|
|498   |            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                               |MB_MUXF7_451                       |     1|
|499   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                 |MB_FDR_452                         |     2|
|500   |            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                               |MB_MUXF7_453                       |     1|
|501   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                 |MB_FDR_454                         |     3|
|502   |            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                               |MB_MUXF7_455                       |     1|
|503   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                 |MB_FDR_456                         |     3|
|504   |            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                               |MB_MUXF7_457                       |     1|
|505   |            Last_Sel_DFF                                                                               |MB_FDS                             |     1|
|506   |            Mux_Select_Empty_LUT6                                                                      |MB_LUT6__parameterized4            |     1|
|507   |            Mux_Select_OF_Valid_LUT6                                                                   |MB_LUT6__parameterized6            |     1|
|508   |            OF_Valid_DFF                                                                               |MB_FDR_458                         |     3|
|509   |          \Use_MuxCy[10].OF_Piperun_Stage                                                              |carry_and                          |     1|
|510   |            MUXCY_I                                                                                    |MB_MUXCY_364                       |     1|
|511   |          \Use_MuxCy[11].OF_Piperun_Stage                                                              |carry_and_307                      |    10|
|512   |            MUXCY_I                                                                                    |MB_MUXCY_363                       |    10|
|513   |          \Use_MuxCy[1].OF_Piperun_Stage                                                               |carry_and_308                      |     3|
|514   |            MUXCY_I                                                                                    |MB_MUXCY_362                       |     3|
|515   |          \Use_MuxCy[2].OF_Piperun_Stage                                                               |carry_and_309                      |     2|
|516   |            MUXCY_I                                                                                    |MB_MUXCY_361                       |     2|
|517   |          \Use_MuxCy[3].OF_Piperun_Stage                                                               |carry_and_310                      |    16|
|518   |            MUXCY_I                                                                                    |MB_MUXCY_360                       |    16|
|519   |          \Use_MuxCy[4].OF_Piperun_Stage                                                               |carry_and_311                      |     1|
|520   |            MUXCY_I                                                                                    |MB_MUXCY_359                       |     1|
|521   |          \Use_MuxCy[5].OF_Piperun_Stage                                                               |carry_and_312                      |     1|
|522   |            MUXCY_I                                                                                    |MB_MUXCY_358                       |     1|
|523   |          \Use_MuxCy[6].OF_Piperun_Stage                                                               |carry_and_313                      |     1|
|524   |            MUXCY_I                                                                                    |MB_MUXCY_357                       |     1|
|525   |          \Use_MuxCy[7].OF_Piperun_Stage                                                               |carry_and_314                      |     1|
|526   |            MUXCY_I                                                                                    |MB_MUXCY_356                       |     1|
|527   |          \Use_MuxCy[8].OF_Piperun_Stage                                                               |carry_and_315                      |     1|
|528   |            MUXCY_I                                                                                    |MB_MUXCY_355                       |     1|
|529   |          \Use_MuxCy[9].OF_Piperun_Stage                                                               |carry_and_316                      |     1|
|530   |            MUXCY_I                                                                                    |MB_MUXCY_354                       |     1|
|531   |          \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                  |MB_FDRE_317                        |     2|
|532   |          \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                                  |MB_FDRE_318                        |     3|
|533   |          \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                  |MB_FDRE_319                        |     2|
|534   |          \Using_FPGA_2.ex_byte_access_i_Inst                                                          |MB_FDRE_320                        |     5|
|535   |          \Using_FPGA_2.ex_doublet_access_i_Inst                                                       |MB_FDRE_321                        |     6|
|536   |          \Using_FPGA_2.ex_is_load_instr_Inst                                                          |MB_FDRE_322                        |     5|
|537   |          \Using_FPGA_2.ex_is_lwx_instr_Inst                                                           |MB_FDRE_323                        |     3|
|538   |          \Using_FPGA_2.ex_is_swx_instr_Inst                                                           |MB_FDRE_324                        |     4|
|539   |          \Using_FPGA_2.ex_load_store_instr_Inst                                                       |MB_FDRE_325                        |     6|
|540   |          \Using_FPGA_2.ex_reverse_mem_access_inst                                                     |MB_FDRE_326                        |     5|
|541   |          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                    |MB_FDRE_327                        |     6|
|542   |          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                     |MB_FDR                             |     2|
|543   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                            |MB_LUT6__parameterized8            |     2|
|544   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                            |MB_LUT6__parameterized10           |     1|
|545   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                            |MB_LUT6__parameterized8_328        |     1|
|546   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                            |MB_LUT6__parameterized10_329       |     1|
|547   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                            |MB_LUT6__parameterized8_330        |     1|
|548   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                            |MB_LUT6__parameterized10_331       |     2|
|549   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                           |MB_LUT6__parameterized8_332        |     2|
|550   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                           |MB_LUT6__parameterized10_333       |     1|
|551   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                           |MB_LUT6__parameterized8_334        |     1|
|552   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                           |MB_LUT6__parameterized10_335       |     1|
|553   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                           |MB_LUT6__parameterized8_336        |     1|
|554   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                           |MB_LUT6__parameterized10_337       |     1|
|555   |          \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                            |carry_and_338                      |     1|
|556   |            MUXCY_I                                                                                    |MB_MUXCY_353                       |     1|
|557   |          if_pc_incr_carry_and_0                                                                       |carry_and_339                      |     2|
|558   |            MUXCY_I                                                                                    |MB_MUXCY_352                       |     2|
|559   |          if_pc_incr_carry_and_3                                                                       |carry_and_340                      |     1|
|560   |            MUXCY_I                                                                                    |MB_MUXCY_351                       |     1|
|561   |          jump_logic_I1                                                                                |jump_logic                         |    66|
|562   |            MUXCY_JUMP_CARRY                                                                           |MB_MUXCY_345                       |     3|
|563   |            MUXCY_JUMP_CARRY2                                                                          |MB_MUXCY_346                       |     3|
|564   |            MUXCY_JUMP_CARRY3                                                                          |MB_MUXCY_347                       |     2|
|565   |            MUXCY_JUMP_CARRY4                                                                          |MB_MUXCY_348                       |     2|
|566   |            MUXCY_JUMP_CARRY5                                                                          |MB_MUXCY_349                       |     1|
|567   |            MUXCY_JUMP_CARRY6                                                                          |MB_MUXCY_350                       |    46|
|568   |          mem_PipeRun_carry_and                                                                        |carry_and_341                      |     5|
|569   |            MUXCY_I                                                                                    |MB_MUXCY_344                       |     5|
|570   |          mem_wait_on_ready_N_carry_or                                                                 |carry_or_342                       |     2|
|571   |            MUXCY_I                                                                                    |MB_MUXCY_343                       |     2|
|572   |        \Use_DBUS.DAXI_Interface_I1                                                                    |DAXI_interface                     |   113|
|573   |        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                      |MB_AND2B1L                         |     1|
|574   |        \Use_Debug_Logic.Master_Core.Debug_Perf                                                        |Debug                              |  4139|
|575   |          \Serial_Dbg_Intf.SRL16E_1                                                                    |MB_SRL16E                          |     1|
|576   |          \Serial_Dbg_Intf.SRL16E_2                                                                    |MB_SRL16E__parameterized1          |     1|
|577   |          \Serial_Dbg_Intf.SRL16E_3                                                                    |MB_SRL16E__parameterized9          |     1|
|578   |          \Serial_Dbg_Intf.SRL16E_4                                                                    |MB_SRL16E__parameterized11         |     4|
|579   |          \Serial_Dbg_Intf.SRL16E_7                                                                    |MB_SRL16E__parameterized7          |     1|
|580   |          \Serial_Dbg_Intf.SRL16E_8                                                                    |MB_SRL16E__parameterized7_33       |     1|
|581   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                       |MB_SRL16E__parameterized3          |     1|
|582   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                       |MB_SRL16E__parameterized5          |     3|
|583   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                       |MB_SRL16E__parameterized7_34       |     1|
|584   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                       |MB_SRL16E__parameterized7_35       |     1|
|585   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                       |MB_SRL16E__parameterized3_36       |     1|
|586   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                       |MB_SRL16E__parameterized5_37       |     2|
|587   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                       |MB_SRL16E__parameterized7_38       |     1|
|588   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                       |MB_SRL16E__parameterized7_39       |     1|
|589   |          \Serial_Dbg_Intf.Use_Extended_Features.SRL16E_10                                             |MB_SRL16E__parameterized7_40       |     1|
|590   |          \Serial_Dbg_Intf.Use_Extended_Features.SRL16E_9                                              |MB_SRL16E__parameterized13         |     2|
|591   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                                            |mb_sync_bit__parameterized4        |     1|
|592   |          \Serial_Dbg_Intf.sync_dbg_hit                                                                |mb_sync_vec                        |     9|
|593   |            \sync_bits[0].sync_bit                                                                     |mb_sync_bit__parameterized4_299    |     1|
|594   |            \sync_bits[1].sync_bit                                                                     |mb_sync_bit__parameterized4_300    |     2|
|595   |            \sync_bits[2].sync_bit                                                                     |mb_sync_bit__parameterized4_301    |     1|
|596   |            \sync_bits[3].sync_bit                                                                     |mb_sync_bit__parameterized4_302    |     1|
|597   |            \sync_bits[4].sync_bit                                                                     |mb_sync_bit__parameterized4_303    |     1|
|598   |            \sync_bits[5].sync_bit                                                                     |mb_sync_bit__parameterized4_304    |     1|
|599   |            \sync_bits[6].sync_bit                                                                     |mb_sync_bit__parameterized4_305    |     1|
|600   |            \sync_bits[7].sync_bit                                                                     |mb_sync_bit__parameterized4_306    |     1|
|601   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                                             |mb_sync_bit__parameterized1_41     |     2|
|602   |          \Serial_Dbg_Intf.sync_pause                                                                  |mb_sync_bit__parameterized4_42     |     1|
|603   |          \Serial_Dbg_Intf.sync_running_clock                                                          |mb_sync_bit__parameterized4_43     |     1|
|604   |          \Serial_Dbg_Intf.sync_sample                                                                 |mb_sync_vec__parameterized1        |    25|
|605   |            \sync_bits[0].sync_bit                                                                     |mb_sync_bit_289                    |     2|
|606   |            \sync_bits[1].sync_bit                                                                     |mb_sync_bit_290                    |     2|
|607   |            \sync_bits[2].sync_bit                                                                     |mb_sync_bit_291                    |     4|
|608   |            \sync_bits[3].sync_bit                                                                     |mb_sync_bit_292                    |     2|
|609   |            \sync_bits[4].sync_bit                                                                     |mb_sync_bit_293                    |     2|
|610   |            \sync_bits[5].sync_bit                                                                     |mb_sync_bit_294                    |     2|
|611   |            \sync_bits[6].sync_bit                                                                     |mb_sync_bit_295                    |     2|
|612   |            \sync_bits[7].sync_bit                                                                     |mb_sync_bit_296                    |     4|
|613   |            \sync_bits[8].sync_bit                                                                     |mb_sync_bit_297                    |     3|
|614   |            \sync_bits[9].sync_bit                                                                     |mb_sync_bit_298                    |     2|
|615   |          \Serial_Dbg_Intf.sync_sleep                                                                  |mb_sync_bit__parameterized4_44     |     1|
|616   |          \Serial_Dbg_Intf.sync_stop_CPU                                                               |mb_sync_bit__parameterized4_45     |     1|
|617   |          \Use_Statistics.Debug_Stat_I                                                                 |Debug_Stat                         |  1812|
|618   |            \Serial_Dbg_Intf.sync_sample                                                               |mb_sync_vec__parameterized3        |    37|
|619   |              \sync_bits[0].sync_bit                                                                   |mb_sync_bit_278                    |     4|
|620   |              \sync_bits[10].sync_bit                                                                  |mb_sync_bit_279                    |     3|
|621   |              \sync_bits[1].sync_bit                                                                   |mb_sync_bit_280                    |     3|
|622   |              \sync_bits[2].sync_bit                                                                   |mb_sync_bit_281                    |     3|
|623   |              \sync_bits[3].sync_bit                                                                   |mb_sync_bit_282                    |     3|
|624   |              \sync_bits[4].sync_bit                                                                   |mb_sync_bit_283                    |     3|
|625   |              \sync_bits[5].sync_bit                                                                   |mb_sync_bit_284                    |     3|
|626   |              \sync_bits[6].sync_bit                                                                   |mb_sync_bit_285                    |     3|
|627   |              \sync_bits[7].sync_bit                                                                   |mb_sync_bit_286                    |     5|
|628   |              \sync_bits[8].sync_bit                                                                   |mb_sync_bit_287                    |     5|
|629   |              \sync_bits[9].sync_bit                                                                   |mb_sync_bit_288                    |     2|
|630   |            \all_statistics_counters[0].Debug_Stat_Counter_i                                           |debug_stat_counter                 |   113|
|631   |            \all_statistics_counters[1].Debug_Stat_Counter_i                                           |debug_stat_counter_274             |   113|
|632   |            \all_statistics_counters[2].Debug_Stat_Counter_i                                           |debug_stat_counter_275             |   113|
|633   |            \all_statistics_counters[3].Debug_Stat_Counter_i                                           |debug_stat_counter_276             |   113|
|634   |            \all_statistics_counters[4].Debug_Stat_Counter_i                                           |debug_stat_counter_277             |   113|
|635   |            \all_statistics_counters[5].Debug_Stat_Counter_i                                           |debug_stat_counter__parameterized2 |   474|
|636   |              \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                     |dsp_module__parameterized1         |     1|
|637   |                \Using_DSP48E1.DSP48E1_I1                                                              |MB_DSP48E1__parameterized1         |     1|
|638   |              \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                     |dsp_module__parameterized3         |    34|
|639   |                \Using_DSP48E1.DSP48E1_I1                                                              |MB_DSP48E1__parameterized3         |    34|
|640   |              \Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1                              |dsp_module                         |     1|
|641   |                \Using_DSP48E1.DSP48E1_I1                                                              |MB_DSP48E1                         |     1|
|642   |          \Use_Trace.Debug_Trace_I                                                                     |Debug_Trace                        |  1586|
|643   |            \Embedded_Trace.Embedded_Trace_Buffer                                                      |RAM_Module                         |    56|
|644   |              \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                      |MB_RAMB36                          |     1|
|645   |              \Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1                                      |MB_RAMB36_273                      |    55|
|646   |            \Embedded_Trace.Serial_Dbg_Intf.sync_sample                                                |mb_sync_bit_261                    |     3|
|647   |            \Serial_Dbg_Intf.sync_cc_overflow                                                          |mb_sync_bit__parameterized4_262    |     1|
|648   |            \Serial_Dbg_Intf.sync_sample                                                               |mb_sync_vec__parameterized5        |    30|
|649   |              \sync_bits[0].sync_bit                                                                   |mb_sync_bit_264                    |     3|
|650   |              \sync_bits[1].sync_bit                                                                   |mb_sync_bit_265                    |     3|
|651   |              \sync_bits[2].sync_bit                                                                   |mb_sync_bit_266                    |     3|
|652   |              \sync_bits[3].sync_bit                                                                   |mb_sync_bit_267                    |     3|
|653   |              \sync_bits[4].sync_bit                                                                   |mb_sync_bit_268                    |     3|
|654   |              \sync_bits[5].sync_bit                                                                   |mb_sync_bit_269                    |     6|
|655   |              \sync_bits[6].sync_bit                                                                   |mb_sync_bit_270                    |     4|
|656   |              \sync_bits[7].sync_bit                                                                   |mb_sync_bit_271                    |     3|
|657   |              \sync_bits[8].sync_bit                                                                   |mb_sync_bit_272                    |     2|
|658   |            \Serial_Dbg_Intf.sync_started                                                              |mb_sync_bit__parameterized4_263    |     2|
|659   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                        |address_hit                        |    20|
|660   |            \Compare[0].MUXCY_I                                                                        |MB_MUXCY_242                       |     1|
|661   |            \Compare[0].SRLC16E_I                                                                      |MB_SRLC16E_243                     |     2|
|662   |            \Compare[1].MUXCY_I                                                                        |MB_MUXCY_244                       |     1|
|663   |            \Compare[1].SRLC16E_I                                                                      |MB_SRLC16E_245                     |     1|
|664   |            \Compare[2].MUXCY_I                                                                        |MB_MUXCY_246                       |     1|
|665   |            \Compare[2].SRLC16E_I                                                                      |MB_SRLC16E_247                     |     1|
|666   |            \Compare[3].MUXCY_I                                                                        |MB_MUXCY_248                       |     1|
|667   |            \Compare[3].SRLC16E_I                                                                      |MB_SRLC16E_249                     |     1|
|668   |            \Compare[4].MUXCY_I                                                                        |MB_MUXCY_250                       |     1|
|669   |            \Compare[4].SRLC16E_I                                                                      |MB_SRLC16E_251                     |     1|
|670   |            \Compare[5].MUXCY_I                                                                        |MB_MUXCY_252                       |     1|
|671   |            \Compare[5].SRLC16E_I                                                                      |MB_SRLC16E_253                     |     1|
|672   |            \Compare[6].MUXCY_I                                                                        |MB_MUXCY_254                       |     1|
|673   |            \Compare[6].SRLC16E_I                                                                      |MB_SRLC16E_255                     |     1|
|674   |            \Compare[7].MUXCY_I                                                                        |MB_MUXCY_256                       |     1|
|675   |            \Compare[7].SRLC16E_I                                                                      |MB_SRLC16E_257                     |     1|
|676   |            \Has_Trace.AND2B1L_Trace                                                                   |MB_AND2B1L_258                     |     1|
|677   |            \Has_Trace.MUXCY_Trace                                                                     |MB_MUXCY_259                       |     1|
|678   |            \The_First_BreakPoints.MUXCY_Post                                                          |MB_MUXCY_260                       |     1|
|679   |          \Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I                        |address_hit__parameterized1        |    19|
|680   |            \Compare[0].MUXCY_I                                                                        |MB_MUXCY_224                       |     1|
|681   |            \Compare[0].SRLC16E_I                                                                      |MB_SRLC16E_225                     |     2|
|682   |            \Compare[1].MUXCY_I                                                                        |MB_MUXCY_226                       |     1|
|683   |            \Compare[1].SRLC16E_I                                                                      |MB_SRLC16E_227                     |     1|
|684   |            \Compare[2].MUXCY_I                                                                        |MB_MUXCY_228                       |     1|
|685   |            \Compare[2].SRLC16E_I                                                                      |MB_SRLC16E_229                     |     1|
|686   |            \Compare[3].MUXCY_I                                                                        |MB_MUXCY_230                       |     1|
|687   |            \Compare[3].SRLC16E_I                                                                      |MB_SRLC16E_231                     |     1|
|688   |            \Compare[4].MUXCY_I                                                                        |MB_MUXCY_232                       |     1|
|689   |            \Compare[4].SRLC16E_I                                                                      |MB_SRLC16E_233                     |     1|
|690   |            \Compare[5].MUXCY_I                                                                        |MB_MUXCY_234                       |     1|
|691   |            \Compare[5].SRLC16E_I                                                                      |MB_SRLC16E_235                     |     1|
|692   |            \Compare[6].MUXCY_I                                                                        |MB_MUXCY_236                       |     1|
|693   |            \Compare[6].SRLC16E_I                                                                      |MB_SRLC16E_237                     |     1|
|694   |            \Compare[7].MUXCY_I                                                                        |MB_MUXCY_238                       |     1|
|695   |            \Compare[7].SRLC16E_I                                                                      |MB_SRLC16E_239                     |     1|
|696   |            \Has_Trace.AND2B1L_Trace                                                                   |MB_AND2B1L_240                     |     1|
|697   |            \Has_Trace.MUXCY_Trace                                                                     |MB_MUXCY_241                       |     1|
|698   |          \Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I                        |address_hit__parameterized1_46     |    22|
|699   |            \Compare[0].MUXCY_I                                                                        |MB_MUXCY_206                       |     1|
|700   |            \Compare[0].SRLC16E_I                                                                      |MB_SRLC16E_207                     |     3|
|701   |            \Compare[1].MUXCY_I                                                                        |MB_MUXCY_208                       |     1|
|702   |            \Compare[1].SRLC16E_I                                                                      |MB_SRLC16E_209                     |     1|
|703   |            \Compare[2].MUXCY_I                                                                        |MB_MUXCY_210                       |     1|
|704   |            \Compare[2].SRLC16E_I                                                                      |MB_SRLC16E_211                     |     1|
|705   |            \Compare[3].MUXCY_I                                                                        |MB_MUXCY_212                       |     1|
|706   |            \Compare[3].SRLC16E_I                                                                      |MB_SRLC16E_213                     |     1|
|707   |            \Compare[4].MUXCY_I                                                                        |MB_MUXCY_214                       |     1|
|708   |            \Compare[4].SRLC16E_I                                                                      |MB_SRLC16E_215                     |     1|
|709   |            \Compare[5].MUXCY_I                                                                        |MB_MUXCY_216                       |     1|
|710   |            \Compare[5].SRLC16E_I                                                                      |MB_SRLC16E_217                     |     1|
|711   |            \Compare[6].MUXCY_I                                                                        |MB_MUXCY_218                       |     1|
|712   |            \Compare[6].SRLC16E_I                                                                      |MB_SRLC16E_219                     |     1|
|713   |            \Compare[7].MUXCY_I                                                                        |MB_MUXCY_220                       |     1|
|714   |            \Compare[7].SRLC16E_I                                                                      |MB_SRLC16E_221                     |     1|
|715   |            \Has_Trace.AND2B1L_Trace                                                                   |MB_AND2B1L_222                     |     1|
|716   |            \Has_Trace.MUXCY_Trace                                                                     |MB_MUXCY_223                       |     3|
|717   |          \Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I                        |address_hit__parameterized1_47     |    19|
|718   |            \Compare[0].MUXCY_I                                                                        |MB_MUXCY_188                       |     1|
|719   |            \Compare[0].SRLC16E_I                                                                      |MB_SRLC16E_189                     |     2|
|720   |            \Compare[1].MUXCY_I                                                                        |MB_MUXCY_190                       |     1|
|721   |            \Compare[1].SRLC16E_I                                                                      |MB_SRLC16E_191                     |     1|
|722   |            \Compare[2].MUXCY_I                                                                        |MB_MUXCY_192                       |     1|
|723   |            \Compare[2].SRLC16E_I                                                                      |MB_SRLC16E_193                     |     1|
|724   |            \Compare[3].MUXCY_I                                                                        |MB_MUXCY_194                       |     1|
|725   |            \Compare[3].SRLC16E_I                                                                      |MB_SRLC16E_195                     |     1|
|726   |            \Compare[4].MUXCY_I                                                                        |MB_MUXCY_196                       |     1|
|727   |            \Compare[4].SRLC16E_I                                                                      |MB_SRLC16E_197                     |     1|
|728   |            \Compare[5].MUXCY_I                                                                        |MB_MUXCY_198                       |     1|
|729   |            \Compare[5].SRLC16E_I                                                                      |MB_SRLC16E_199                     |     1|
|730   |            \Compare[6].MUXCY_I                                                                        |MB_MUXCY_200                       |     1|
|731   |            \Compare[6].SRLC16E_I                                                                      |MB_SRLC16E_201                     |     1|
|732   |            \Compare[7].MUXCY_I                                                                        |MB_MUXCY_202                       |     1|
|733   |            \Compare[7].SRLC16E_I                                                                      |MB_SRLC16E_203                     |     1|
|734   |            \Has_Trace.AND2B1L_Trace                                                                   |MB_AND2B1L_204                     |     1|
|735   |            \Has_Trace.MUXCY_Trace                                                                     |MB_MUXCY_205                       |     1|
|736   |          \Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2  |address_data_hit                   |    35|
|737   |            \Addr_Compare[0].Addr_SRLC16E_I                                                            |MB_SRLC16E_154                     |     2|
|738   |            \Addr_Compare[0].MUXCY_1                                                                   |MB_MUXCY_155                       |     1|
|739   |            \Addr_Compare[1].Addr_SRLC16E_I                                                            |MB_SRLC16E_156                     |     1|
|740   |            \Addr_Compare[1].MUXCY_1                                                                   |MB_MUXCY_157                       |     1|
|741   |            \Addr_Compare[2].Addr_SRLC16E_I                                                            |MB_SRLC16E_158                     |     1|
|742   |            \Addr_Compare[2].MUXCY_1                                                                   |MB_MUXCY_159                       |     1|
|743   |            \Addr_Compare[3].Addr_SRLC16E_I                                                            |MB_SRLC16E_160                     |     1|
|744   |            \Addr_Compare[3].MUXCY_1                                                                   |MB_MUXCY_161                       |     1|
|745   |            \Addr_Compare[4].Addr_SRLC16E_I                                                            |MB_SRLC16E_162                     |     1|
|746   |            \Addr_Compare[4].MUXCY_1                                                                   |MB_MUXCY_163                       |     1|
|747   |            \Addr_Compare[5].Addr_SRLC16E_I                                                            |MB_SRLC16E_164                     |     1|
|748   |            \Addr_Compare[5].MUXCY_1                                                                   |MB_MUXCY_165                       |     1|
|749   |            \Addr_Compare[6].Addr_SRLC16E_I                                                            |MB_SRLC16E_166                     |     1|
|750   |            \Addr_Compare[6].MUXCY_1                                                                   |MB_MUXCY_167                       |     1|
|751   |            \Addr_Compare[7].Addr_SRLC16E_I                                                            |MB_SRLC16E_168                     |     1|
|752   |            \Addr_Compare[7].MUXCY_1                                                                   |MB_MUXCY_169                       |     1|
|753   |            \Data_Compare[0].Data_SRLC16E_I                                                            |MB_SRLC16E_170                     |     1|
|754   |            \Data_Compare[0].MUXCY_1                                                                   |MB_MUXCY_171                       |     1|
|755   |            \Data_Compare[1].Data_SRLC16E_I                                                            |MB_SRLC16E_172                     |     1|
|756   |            \Data_Compare[1].MUXCY_1                                                                   |MB_MUXCY_173                       |     1|
|757   |            \Data_Compare[2].Data_SRLC16E_I                                                            |MB_SRLC16E_174                     |     1|
|758   |            \Data_Compare[2].MUXCY_1                                                                   |MB_MUXCY_175                       |     1|
|759   |            \Data_Compare[3].Data_SRLC16E_I                                                            |MB_SRLC16E_176                     |     1|
|760   |            \Data_Compare[3].MUXCY_1                                                                   |MB_MUXCY_177                       |     1|
|761   |            \Data_Compare[4].Data_SRLC16E_I                                                            |MB_SRLC16E_178                     |     1|
|762   |            \Data_Compare[4].MUXCY_1                                                                   |MB_MUXCY_179                       |     1|
|763   |            \Data_Compare[5].Data_SRLC16E_I                                                            |MB_SRLC16E_180                     |     1|
|764   |            \Data_Compare[5].MUXCY_1                                                                   |MB_MUXCY_181                       |     1|
|765   |            \Data_Compare[6].Data_SRLC16E_I                                                            |MB_SRLC16E_182                     |     1|
|766   |            \Data_Compare[6].MUXCY_1                                                                   |MB_MUXCY_183                       |     1|
|767   |            \Data_Compare[7].Data_SRLC16E_I                                                            |MB_SRLC16E_184                     |     1|
|768   |            \Data_Compare[7].MUXCY_1                                                                   |MB_MUXCY_185                       |     1|
|769   |            \Has_Trace.AND2B1L_Trace                                                                   |MB_AND2B1L_186                     |     1|
|770   |            \Has_Trace.MUXCY_Trace                                                                     |MB_MUXCY_187                       |     1|
|771   |          \Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[1].Serial_Interface_2.address_data_hit_2  |address_data_hit_48                |    35|
|772   |            \Addr_Compare[0].Addr_SRLC16E_I                                                            |MB_SRLC16E_120                     |     2|
|773   |            \Addr_Compare[0].MUXCY_1                                                                   |MB_MUXCY_121                       |     1|
|774   |            \Addr_Compare[1].Addr_SRLC16E_I                                                            |MB_SRLC16E_122                     |     1|
|775   |            \Addr_Compare[1].MUXCY_1                                                                   |MB_MUXCY_123                       |     1|
|776   |            \Addr_Compare[2].Addr_SRLC16E_I                                                            |MB_SRLC16E_124                     |     1|
|777   |            \Addr_Compare[2].MUXCY_1                                                                   |MB_MUXCY_125                       |     1|
|778   |            \Addr_Compare[3].Addr_SRLC16E_I                                                            |MB_SRLC16E_126                     |     1|
|779   |            \Addr_Compare[3].MUXCY_1                                                                   |MB_MUXCY_127                       |     1|
|780   |            \Addr_Compare[4].Addr_SRLC16E_I                                                            |MB_SRLC16E_128                     |     1|
|781   |            \Addr_Compare[4].MUXCY_1                                                                   |MB_MUXCY_129                       |     1|
|782   |            \Addr_Compare[5].Addr_SRLC16E_I                                                            |MB_SRLC16E_130                     |     1|
|783   |            \Addr_Compare[5].MUXCY_1                                                                   |MB_MUXCY_131                       |     1|
|784   |            \Addr_Compare[6].Addr_SRLC16E_I                                                            |MB_SRLC16E_132                     |     1|
|785   |            \Addr_Compare[6].MUXCY_1                                                                   |MB_MUXCY_133                       |     1|
|786   |            \Addr_Compare[7].Addr_SRLC16E_I                                                            |MB_SRLC16E_134                     |     1|
|787   |            \Addr_Compare[7].MUXCY_1                                                                   |MB_MUXCY_135                       |     1|
|788   |            \Data_Compare[0].Data_SRLC16E_I                                                            |MB_SRLC16E_136                     |     1|
|789   |            \Data_Compare[0].MUXCY_1                                                                   |MB_MUXCY_137                       |     1|
|790   |            \Data_Compare[1].Data_SRLC16E_I                                                            |MB_SRLC16E_138                     |     1|
|791   |            \Data_Compare[1].MUXCY_1                                                                   |MB_MUXCY_139                       |     1|
|792   |            \Data_Compare[2].Data_SRLC16E_I                                                            |MB_SRLC16E_140                     |     1|
|793   |            \Data_Compare[2].MUXCY_1                                                                   |MB_MUXCY_141                       |     1|
|794   |            \Data_Compare[3].Data_SRLC16E_I                                                            |MB_SRLC16E_142                     |     1|
|795   |            \Data_Compare[3].MUXCY_1                                                                   |MB_MUXCY_143                       |     1|
|796   |            \Data_Compare[4].Data_SRLC16E_I                                                            |MB_SRLC16E_144                     |     1|
|797   |            \Data_Compare[4].MUXCY_1                                                                   |MB_MUXCY_145                       |     1|
|798   |            \Data_Compare[5].Data_SRLC16E_I                                                            |MB_SRLC16E_146                     |     1|
|799   |            \Data_Compare[5].MUXCY_1                                                                   |MB_MUXCY_147                       |     1|
|800   |            \Data_Compare[6].Data_SRLC16E_I                                                            |MB_SRLC16E_148                     |     1|
|801   |            \Data_Compare[6].MUXCY_1                                                                   |MB_MUXCY_149                       |     1|
|802   |            \Data_Compare[7].Data_SRLC16E_I                                                            |MB_SRLC16E_150                     |     1|
|803   |            \Data_Compare[7].MUXCY_1                                                                   |MB_MUXCY_151                       |     1|
|804   |            \Has_Trace.AND2B1L_Trace                                                                   |MB_AND2B1L_152                     |     1|
|805   |            \Has_Trace.MUXCY_Trace                                                                     |MB_MUXCY_153                       |     1|
|806   |          \Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1  |address_data_hit_49                |    36|
|807   |            \Addr_Compare[0].Addr_SRLC16E_I                                                            |MB_SRLC16E_86                      |     2|
|808   |            \Addr_Compare[0].MUXCY_1                                                                   |MB_MUXCY_87                        |     1|
|809   |            \Addr_Compare[1].Addr_SRLC16E_I                                                            |MB_SRLC16E_88                      |     1|
|810   |            \Addr_Compare[1].MUXCY_1                                                                   |MB_MUXCY_89                        |     1|
|811   |            \Addr_Compare[2].Addr_SRLC16E_I                                                            |MB_SRLC16E_90                      |     1|
|812   |            \Addr_Compare[2].MUXCY_1                                                                   |MB_MUXCY_91                        |     1|
|813   |            \Addr_Compare[3].Addr_SRLC16E_I                                                            |MB_SRLC16E_92                      |     1|
|814   |            \Addr_Compare[3].MUXCY_1                                                                   |MB_MUXCY_93                        |     1|
|815   |            \Addr_Compare[4].Addr_SRLC16E_I                                                            |MB_SRLC16E_94                      |     1|
|816   |            \Addr_Compare[4].MUXCY_1                                                                   |MB_MUXCY_95                        |     1|
|817   |            \Addr_Compare[5].Addr_SRLC16E_I                                                            |MB_SRLC16E_96                      |     1|
|818   |            \Addr_Compare[5].MUXCY_1                                                                   |MB_MUXCY_97                        |     1|
|819   |            \Addr_Compare[6].Addr_SRLC16E_I                                                            |MB_SRLC16E_98                      |     1|
|820   |            \Addr_Compare[6].MUXCY_1                                                                   |MB_MUXCY_99                        |     1|
|821   |            \Addr_Compare[7].Addr_SRLC16E_I                                                            |MB_SRLC16E_100                     |     1|
|822   |            \Addr_Compare[7].MUXCY_1                                                                   |MB_MUXCY_101                       |     1|
|823   |            \Data_Compare[0].Data_SRLC16E_I                                                            |MB_SRLC16E_102                     |     1|
|824   |            \Data_Compare[0].MUXCY_1                                                                   |MB_MUXCY_103                       |     1|
|825   |            \Data_Compare[1].Data_SRLC16E_I                                                            |MB_SRLC16E_104                     |     1|
|826   |            \Data_Compare[1].MUXCY_1                                                                   |MB_MUXCY_105                       |     1|
|827   |            \Data_Compare[2].Data_SRLC16E_I                                                            |MB_SRLC16E_106                     |     1|
|828   |            \Data_Compare[2].MUXCY_1                                                                   |MB_MUXCY_107                       |     1|
|829   |            \Data_Compare[3].Data_SRLC16E_I                                                            |MB_SRLC16E_108                     |     1|
|830   |            \Data_Compare[3].MUXCY_1                                                                   |MB_MUXCY_109                       |     1|
|831   |            \Data_Compare[4].Data_SRLC16E_I                                                            |MB_SRLC16E_110                     |     1|
|832   |            \Data_Compare[4].MUXCY_1                                                                   |MB_MUXCY_111                       |     1|
|833   |            \Data_Compare[5].Data_SRLC16E_I                                                            |MB_SRLC16E_112                     |     1|
|834   |            \Data_Compare[5].MUXCY_1                                                                   |MB_MUXCY_113                       |     1|
|835   |            \Data_Compare[6].Data_SRLC16E_I                                                            |MB_SRLC16E_114                     |     1|
|836   |            \Data_Compare[6].MUXCY_1                                                                   |MB_MUXCY_115                       |     1|
|837   |            \Data_Compare[7].Data_SRLC16E_I                                                            |MB_SRLC16E_116                     |     1|
|838   |            \Data_Compare[7].MUXCY_1                                                                   |MB_MUXCY_117                       |     1|
|839   |            \Has_Trace.AND2B1L_Trace                                                                   |MB_AND2B1L_118                     |     1|
|840   |            \Has_Trace.MUXCY_Trace                                                                     |MB_MUXCY_119                       |     2|
|841   |          \Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[1].Serial_Interface_3.address_data_hit_1  |address_data_hit_50                |    35|
|842   |            \Addr_Compare[0].Addr_SRLC16E_I                                                            |MB_SRLC16E                         |     2|
|843   |            \Addr_Compare[0].MUXCY_1                                                                   |MB_MUXCY_53                        |     1|
|844   |            \Addr_Compare[1].Addr_SRLC16E_I                                                            |MB_SRLC16E_54                      |     1|
|845   |            \Addr_Compare[1].MUXCY_1                                                                   |MB_MUXCY_55                        |     1|
|846   |            \Addr_Compare[2].Addr_SRLC16E_I                                                            |MB_SRLC16E_56                      |     1|
|847   |            \Addr_Compare[2].MUXCY_1                                                                   |MB_MUXCY_57                        |     1|
|848   |            \Addr_Compare[3].Addr_SRLC16E_I                                                            |MB_SRLC16E_58                      |     1|
|849   |            \Addr_Compare[3].MUXCY_1                                                                   |MB_MUXCY_59                        |     1|
|850   |            \Addr_Compare[4].Addr_SRLC16E_I                                                            |MB_SRLC16E_60                      |     1|
|851   |            \Addr_Compare[4].MUXCY_1                                                                   |MB_MUXCY_61                        |     1|
|852   |            \Addr_Compare[5].Addr_SRLC16E_I                                                            |MB_SRLC16E_62                      |     1|
|853   |            \Addr_Compare[5].MUXCY_1                                                                   |MB_MUXCY_63                        |     1|
|854   |            \Addr_Compare[6].Addr_SRLC16E_I                                                            |MB_SRLC16E_64                      |     1|
|855   |            \Addr_Compare[6].MUXCY_1                                                                   |MB_MUXCY_65                        |     1|
|856   |            \Addr_Compare[7].Addr_SRLC16E_I                                                            |MB_SRLC16E_66                      |     1|
|857   |            \Addr_Compare[7].MUXCY_1                                                                   |MB_MUXCY_67                        |     1|
|858   |            \Data_Compare[0].Data_SRLC16E_I                                                            |MB_SRLC16E_68                      |     1|
|859   |            \Data_Compare[0].MUXCY_1                                                                   |MB_MUXCY_69                        |     1|
|860   |            \Data_Compare[1].Data_SRLC16E_I                                                            |MB_SRLC16E_70                      |     1|
|861   |            \Data_Compare[1].MUXCY_1                                                                   |MB_MUXCY_71                        |     1|
|862   |            \Data_Compare[2].Data_SRLC16E_I                                                            |MB_SRLC16E_72                      |     1|
|863   |            \Data_Compare[2].MUXCY_1                                                                   |MB_MUXCY_73                        |     1|
|864   |            \Data_Compare[3].Data_SRLC16E_I                                                            |MB_SRLC16E_74                      |     1|
|865   |            \Data_Compare[3].MUXCY_1                                                                   |MB_MUXCY_75                        |     1|
|866   |            \Data_Compare[4].Data_SRLC16E_I                                                            |MB_SRLC16E_76                      |     1|
|867   |            \Data_Compare[4].MUXCY_1                                                                   |MB_MUXCY_77                        |     1|
|868   |            \Data_Compare[5].Data_SRLC16E_I                                                            |MB_SRLC16E_78                      |     1|
|869   |            \Data_Compare[5].MUXCY_1                                                                   |MB_MUXCY_79                        |     1|
|870   |            \Data_Compare[6].Data_SRLC16E_I                                                            |MB_SRLC16E_80                      |     1|
|871   |            \Data_Compare[6].MUXCY_1                                                                   |MB_MUXCY_81                        |     1|
|872   |            \Data_Compare[7].Data_SRLC16E_I                                                            |MB_SRLC16E_82                      |     1|
|873   |            \Data_Compare[7].MUXCY_1                                                                   |MB_MUXCY_83                        |     1|
|874   |            \Has_Trace.AND2B1L_Trace                                                                   |MB_AND2B1L_84                      |     1|
|875   |            \Has_Trace.MUXCY_Trace                                                                     |MB_MUXCY_85                        |     1|
|876   |          sync_trig_ack_in_0                                                                           |mb_sync_bit__parameterized1_51     |     2|
|877   |          sync_trig_out_0                                                                              |mb_sync_bit__parameterized1_52     |     4|
|878   |        \Use_IBUS.IAXI_Interface_I1                                                                    |IAXI_Interface                     |    71|
|879   |        interrupt_mode_converter_I                                                                     |interrupt_mode_converter           |     3|
|880   |        mem_databus_ready_sel_carry_or                                                                 |carry_or                           |     2|
|881   |          MUXCY_I                                                                                      |MB_MUXCY                           |     2|
|882   |      Reset_DFF                                                                                        |mb_sync_bit                        |     2|
|883   |      \Using_Async_Interrupt.Interrupt_DFF                                                             |mb_sync_bit__parameterized1        |     1|
|884   |      \Using_Async_Wakeup_0.Wakeup_DFF                                                                 |mb_sync_bit_0                      |     2|
|885   |      \Using_Async_Wakeup_1.Wakeup_DFF                                                                 |mb_sync_bit_1                      |     3|
|886   |      \Using_Streaming.Streaming_AXI_I                                                                 |Streaming_AXI                      |    99|
|887   |        \Read_AXI_Performance.Gen_Bits[0].MEM_EX_Result_Inst                                           |MB_FDRE                            |     1|
|888   |        \Read_AXI_Performance.Gen_Bits[10].MEM_EX_Result_Inst                                          |MB_FDRE_2                          |     2|
|889   |        \Read_AXI_Performance.Gen_Bits[11].MEM_EX_Result_Inst                                          |MB_FDRE_3                          |     2|
|890   |        \Read_AXI_Performance.Gen_Bits[12].MEM_EX_Result_Inst                                          |MB_FDRE_4                          |     2|
|891   |        \Read_AXI_Performance.Gen_Bits[13].MEM_EX_Result_Inst                                          |MB_FDRE_5                          |     2|
|892   |        \Read_AXI_Performance.Gen_Bits[14].MEM_EX_Result_Inst                                          |MB_FDRE_6                          |     2|
|893   |        \Read_AXI_Performance.Gen_Bits[15].MEM_EX_Result_Inst                                          |MB_FDRE_7                          |     2|
|894   |        \Read_AXI_Performance.Gen_Bits[16].MEM_EX_Result_Inst                                          |MB_FDRE_8                          |     2|
|895   |        \Read_AXI_Performance.Gen_Bits[17].MEM_EX_Result_Inst                                          |MB_FDRE_9                          |     2|
|896   |        \Read_AXI_Performance.Gen_Bits[18].MEM_EX_Result_Inst                                          |MB_FDRE_10                         |     2|
|897   |        \Read_AXI_Performance.Gen_Bits[19].MEM_EX_Result_Inst                                          |MB_FDRE_11                         |     2|
|898   |        \Read_AXI_Performance.Gen_Bits[1].MEM_EX_Result_Inst                                           |MB_FDRE_12                         |     2|
|899   |        \Read_AXI_Performance.Gen_Bits[20].MEM_EX_Result_Inst                                          |MB_FDRE_13                         |     2|
|900   |        \Read_AXI_Performance.Gen_Bits[21].MEM_EX_Result_Inst                                          |MB_FDRE_14                         |     2|
|901   |        \Read_AXI_Performance.Gen_Bits[22].MEM_EX_Result_Inst                                          |MB_FDRE_15                         |     2|
|902   |        \Read_AXI_Performance.Gen_Bits[23].MEM_EX_Result_Inst                                          |MB_FDRE_16                         |     2|
|903   |        \Read_AXI_Performance.Gen_Bits[24].MEM_EX_Result_Inst                                          |MB_FDRE_17                         |     2|
|904   |        \Read_AXI_Performance.Gen_Bits[25].MEM_EX_Result_Inst                                          |MB_FDRE_18                         |     2|
|905   |        \Read_AXI_Performance.Gen_Bits[26].MEM_EX_Result_Inst                                          |MB_FDRE_19                         |     2|
|906   |        \Read_AXI_Performance.Gen_Bits[27].MEM_EX_Result_Inst                                          |MB_FDRE_20                         |     1|
|907   |        \Read_AXI_Performance.Gen_Bits[28].MEM_EX_Result_Inst                                          |MB_FDRE_21                         |     1|
|908   |        \Read_AXI_Performance.Gen_Bits[29].MEM_EX_Result_Inst                                          |MB_FDRE_22                         |     1|
|909   |        \Read_AXI_Performance.Gen_Bits[2].MEM_EX_Result_Inst                                           |MB_FDRE_23                         |     2|
|910   |        \Read_AXI_Performance.Gen_Bits[30].MEM_EX_Result_Inst                                          |MB_FDRE_24                         |     1|
|911   |        \Read_AXI_Performance.Gen_Bits[31].MEM_EX_Result_Inst                                          |MB_FDRE_25                         |     2|
|912   |        \Read_AXI_Performance.Gen_Bits[3].MEM_EX_Result_Inst                                           |MB_FDRE_26                         |     2|
|913   |        \Read_AXI_Performance.Gen_Bits[4].MEM_EX_Result_Inst                                           |MB_FDRE_27                         |     2|
|914   |        \Read_AXI_Performance.Gen_Bits[5].MEM_EX_Result_Inst                                           |MB_FDRE_28                         |     2|
|915   |        \Read_AXI_Performance.Gen_Bits[6].MEM_EX_Result_Inst                                           |MB_FDRE_29                         |     2|
|916   |        \Read_AXI_Performance.Gen_Bits[7].MEM_EX_Result_Inst                                           |MB_FDRE_30                         |     2|
|917   |        \Read_AXI_Performance.Gen_Bits[8].MEM_EX_Result_Inst                                           |MB_FDRE_31                         |     2|
|918   |        \Read_AXI_Performance.Gen_Bits[9].MEM_EX_Result_Inst                                           |MB_FDRE_32                         |     2|
+------+-------------------------------------------------------------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4893 ; free virtual = 12626
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28131 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 1831.410 ; gain = 426.266 ; free physical = 4957 ; free virtual = 12690
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 1831.410 ; gain = 686.297 ; free physical = 4957 ; free virtual = 12690
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 912 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 272 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 67 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 91 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
492 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 1854.309 ; gain = 722.566 ; free physical = 5004 ; free virtual = 12743
INFO: [Common 17-1381] The checkpoint '/ectf/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/system_microblaze_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /ectf/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xci
INFO: [Coretcl 2-1174] Renamed 917 cell refs.
INFO: [Common 17-1381] The checkpoint '/ectf/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/system_microblaze_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_microblaze_0_0_utilization_synth.rpt -pb system_microblaze_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1878.320 ; gain = 0.000 ; free physical = 4988 ; free virtual = 12737
INFO: [Common 17-206] Exiting Vivado at Mon Feb 17 19:53:17 2020...
