ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"SwSPI_Master_SPI.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SwSPI_Master_SPI_SetDriveMode,"ax",%progbits
  18              		.align	2
  19              		.global	SwSPI_Master_SPI_SetDriveMode
  20              		.code	16
  21              		.thumb_func
  22              		.type	SwSPI_Master_SPI_SetDriveMode, %function
  23              	SwSPI_Master_SPI_SetDriveMode:
  24              	.LFB0:
  25              		.file 1 "Generated_Source\\PSoC4\\SwSPI_Master_SPI.c"
   1:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** /*******************************************************************************
   2:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * File Name: SwSPI_Master_SPI.c  
   3:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * Version 2.20
   4:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
   5:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * Description:
   6:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  This file contains API to enable firmware control of a Pins component.
   7:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
   8:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** ********************************************************************************
   9:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  10:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * You may use this file only in accordance with the license, terms, conditions, 
  11:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  12:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * the software package with which this file was provided.
  13:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *******************************************************************************/
  14:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 
  15:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** #include "cytypes.h"
  16:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** #include "SwSPI_Master_SPI.h"
  17:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 
  18:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 
  19:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** #if defined(SwSPI_Master_SPI__PC)
  20:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     #define SwSPI_Master_SPI_SetP4PinDriveMode(shift, mode)  \
  21:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     do { \
  22:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****         SwSPI_Master_SPI_PC =   (SwSPI_Master_SPI_PC & \
  23:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****                                 (uint32)(~(uint32)(SwSPI_Master_SPI_DRIVE_MODE_IND_MASK << \
  24:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****                                 (SwSPI_Master_SPI_DRIVE_MODE_BITS * (shift))))) | \
  25:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****                                 (uint32)((uint32)(mode) << \
  26:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****                                 (SwSPI_Master_SPI_DRIVE_MODE_BITS * (shift))); \
  27:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     } while (0)
  28:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** #else
  29:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     #if (CY_PSOC4_4200L)
  30:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****         #define SwSPI_Master_SPI_SetP4PinDriveMode(shift, mode)  \
  31:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****         do { \
  32:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****             SwSPI_Master_SPI_USBIO_CTRL_REG = (SwSPI_Master_SPI_USBIO_CTRL_REG & \
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 2


  33:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****                                     (uint32)(~(uint32)(SwSPI_Master_SPI_DRIVE_MODE_IND_MASK << \
  34:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****                                     (SwSPI_Master_SPI_DRIVE_MODE_BITS * (shift))))) | \
  35:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****                                     (uint32)((uint32)(mode) << \
  36:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****                                     (SwSPI_Master_SPI_DRIVE_MODE_BITS * (shift))); \
  37:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****         } while (0)
  38:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     #endif
  39:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** #endif
  40:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****   
  41:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 
  42:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** #if defined(SwSPI_Master_SPI__PC) || (CY_PSOC4_4200L) 
  43:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     /*******************************************************************************
  44:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     * Function Name: SwSPI_Master_SPI_SetDriveMode
  45:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     ****************************************************************************//**
  46:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *
  47:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     * \brief Sets the drive mode for each of the Pins component's pins.
  48:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     * 
  49:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     * <b>Note</b> This affects all pins in the Pins component instance. Use the
  50:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     * Per-Pin APIs if you wish to control individual pin's drive modes.
  51:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *
  52:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     * <b>Note</b> USBIOs have limited drive functionality. Refer to the Drive Mode
  53:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     * parameter for more information.
  54:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *
  55:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     * \param mode
  56:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *  Mode for the selected signals. Valid options are documented in 
  57:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *  \ref driveMode.
  58:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *
  59:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     * \return
  60:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *  None
  61:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *
  62:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     * \sideeffect
  63:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *  If you use read-modify-write operations that are not atomic, the ISR can
  64:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *  cause corruption of this function. An ISR that interrupts this function 
  65:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *  and performs writes to the Pins component Drive Mode registers can cause 
  66:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *  corrupted port data. To avoid this issue, you should either use the Per-Pin
  67:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *  APIs (primary method) or disable interrupts around this function.
  68:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *
  69:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     * \funcusage
  70:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *  \snippet SwSPI_Master_SPI_SUT.c usage_SwSPI_Master_SPI_SetDriveMode
  71:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     *******************************************************************************/
  72:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     void SwSPI_Master_SPI_SetDriveMode(uint8 mode)
  73:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     {
  26              		.loc 1 73 0
  27              		.cfi_startproc
  28 0000 80B5     		push	{r7, lr}
  29              		.cfi_def_cfa_offset 8
  30              		.cfi_offset 7, -8
  31              		.cfi_offset 14, -4
  32 0002 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 16
  34 0004 00AF     		add	r7, sp, #0
  35              		.cfi_def_cfa_register 7
  36 0006 021C     		mov	r2, r0
  37 0008 FB1D     		add	r3, r7, #7
  38 000a 1A70     		strb	r2, [r3]
  74:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 		SwSPI_Master_SPI_SetP4PinDriveMode(SwSPI_Master_SPI__0__SHIFT, mode);
  39              		.loc 1 74 0
  40 000c 104B     		ldr	r3, .L2
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 3


  41 000e 104A     		ldr	r2, .L2
  42 0010 1268     		ldr	r2, [r2]
  43 0012 0721     		mov	r1, #7
  44 0014 8A43     		bic	r2, r1
  45 0016 111C     		mov	r1, r2
  46 0018 FA1D     		add	r2, r7, #7
  47 001a 1278     		ldrb	r2, [r2]
  48 001c 0A43     		orr	r2, r1
  49 001e 1A60     		str	r2, [r3]
  75:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 		SwSPI_Master_SPI_SetP4PinDriveMode(SwSPI_Master_SPI__1__SHIFT, mode);
  50              		.loc 1 75 0
  51 0020 0B4B     		ldr	r3, .L2
  52 0022 0B4A     		ldr	r2, .L2
  53 0024 1268     		ldr	r2, [r2]
  54 0026 3821     		mov	r1, #56
  55 0028 8A43     		bic	r2, r1
  56 002a 111C     		mov	r1, r2
  57 002c FA1D     		add	r2, r7, #7
  58 002e 1278     		ldrb	r2, [r2]
  59 0030 D200     		lsl	r2, r2, #3
  60 0032 0A43     		orr	r2, r1
  61 0034 1A60     		str	r2, [r3]
  76:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 		SwSPI_Master_SPI_SetP4PinDriveMode(SwSPI_Master_SPI__2__SHIFT, mode);
  62              		.loc 1 76 0
  63 0036 064B     		ldr	r3, .L2
  64 0038 054A     		ldr	r2, .L2
  65 003a 1268     		ldr	r2, [r2]
  66 003c 0549     		ldr	r1, .L2+4
  67 003e 1140     		and	r1, r2
  68 0040 FA1D     		add	r2, r7, #7
  69 0042 1278     		ldrb	r2, [r2]
  70 0044 9201     		lsl	r2, r2, #6
  71 0046 0A43     		orr	r2, r1
  72 0048 1A60     		str	r2, [r3]
  77:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     }
  73              		.loc 1 77 0
  74 004a BD46     		mov	sp, r7
  75 004c 02B0     		add	sp, sp, #8
  76              		@ sp needed
  77 004e 80BD     		pop	{r7, pc}
  78              	.L3:
  79              		.align	2
  80              	.L2:
  81 0050 08020440 		.word	1074004488
  82 0054 3FFEFFFF 		.word	-449
  83              		.cfi_endproc
  84              	.LFE0:
  85              		.size	SwSPI_Master_SPI_SetDriveMode, .-SwSPI_Master_SPI_SetDriveMode
  86              		.section	.text.SwSPI_Master_SPI_Write,"ax",%progbits
  87              		.align	2
  88              		.global	SwSPI_Master_SPI_Write
  89              		.code	16
  90              		.thumb_func
  91              		.type	SwSPI_Master_SPI_Write, %function
  92              	SwSPI_Master_SPI_Write:
  93              	.LFB1:
  78:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** #endif
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 4


  79:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 
  80:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 
  81:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** /*******************************************************************************
  82:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * Function Name: SwSPI_Master_SPI_Write
  83:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** ****************************************************************************//**
  84:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
  85:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \brief Writes the value to the physical port (data output register), masking
  86:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  and shifting the bits appropriately. 
  87:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
  88:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * The data output register controls the signal applied to the physical pin in 
  89:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * conjunction with the drive mode parameter. This function avoids changing 
  90:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * other bits in the port by using the appropriate method (read-modify-write or
  91:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * bit banding).
  92:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
  93:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * <b>Note</b> This function should not be used on a hardware digital output pin 
  94:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * as it is driven by the hardware signal attached to it.
  95:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
  96:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \param value
  97:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  Value to write to the component instance.
  98:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
  99:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \return 
 100:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  None 
 101:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 102:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \sideeffect
 103:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  If you use read-modify-write operations that are not atomic; the Interrupt 
 104:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  Service Routines (ISR) can cause corruption of this function. An ISR that 
 105:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  interrupts this function and performs writes to the Pins component data 
 106:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  register can cause corrupted port data. To avoid this issue, you should 
 107:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  either use the Per-Pin APIs (primary method) or disable interrupts around 
 108:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  this function.
 109:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 110:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \funcusage
 111:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  \snippet SwSPI_Master_SPI_SUT.c usage_SwSPI_Master_SPI_Write
 112:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *******************************************************************************/
 113:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** void SwSPI_Master_SPI_Write(uint8 value)
 114:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** {
  94              		.loc 1 114 0
  95              		.cfi_startproc
  96 0000 80B5     		push	{r7, lr}
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 7, -8
  99              		.cfi_offset 14, -4
 100 0002 84B0     		sub	sp, sp, #16
 101              		.cfi_def_cfa_offset 24
 102 0004 00AF     		add	r7, sp, #0
 103              		.cfi_def_cfa_register 7
 104 0006 021C     		mov	r2, r0
 105 0008 FB1D     		add	r3, r7, #7
 106 000a 1A70     		strb	r2, [r3]
 115:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     uint8 drVal = (uint8)(SwSPI_Master_SPI_DR & (uint8)(~SwSPI_Master_SPI_MASK));
 107              		.loc 1 115 0
 108 000c 0D4B     		ldr	r3, .L5
 109 000e 1B68     		ldr	r3, [r3]
 110 0010 DAB2     		uxtb	r2, r3
 111 0012 0F23     		mov	r3, #15
 112 0014 FB18     		add	r3, r7, r3
 113 0016 0721     		mov	r1, #7
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 5


 114 0018 8A43     		bic	r2, r1
 115 001a 1A70     		strb	r2, [r3]
 116:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     drVal = (drVal | ((uint8)(value << SwSPI_Master_SPI_SHIFT) & SwSPI_Master_SPI_MASK));
 116              		.loc 1 116 0
 117 001c FB1D     		add	r3, r7, #7
 118 001e 1B78     		ldrb	r3, [r3]
 119 0020 0722     		mov	r2, #7
 120 0022 1340     		and	r3, r2
 121 0024 D9B2     		uxtb	r1, r3
 122 0026 0F23     		mov	r3, #15
 123 0028 FB18     		add	r3, r7, r3
 124 002a 0F22     		mov	r2, #15
 125 002c BA18     		add	r2, r7, r2
 126 002e 1278     		ldrb	r2, [r2]
 127 0030 0A43     		orr	r2, r1
 128 0032 1A70     		strb	r2, [r3]
 117:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     SwSPI_Master_SPI_DR = (uint32)drVal;
 129              		.loc 1 117 0
 130 0034 034B     		ldr	r3, .L5
 131 0036 0F22     		mov	r2, #15
 132 0038 BA18     		add	r2, r7, r2
 133 003a 1278     		ldrb	r2, [r2]
 134 003c 1A60     		str	r2, [r3]
 118:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** }
 135              		.loc 1 118 0
 136 003e BD46     		mov	sp, r7
 137 0040 04B0     		add	sp, sp, #16
 138              		@ sp needed
 139 0042 80BD     		pop	{r7, pc}
 140              	.L6:
 141              		.align	2
 142              	.L5:
 143 0044 00020440 		.word	1074004480
 144              		.cfi_endproc
 145              	.LFE1:
 146              		.size	SwSPI_Master_SPI_Write, .-SwSPI_Master_SPI_Write
 147              		.section	.text.SwSPI_Master_SPI_Read,"ax",%progbits
 148              		.align	2
 149              		.global	SwSPI_Master_SPI_Read
 150              		.code	16
 151              		.thumb_func
 152              		.type	SwSPI_Master_SPI_Read, %function
 153              	SwSPI_Master_SPI_Read:
 154              	.LFB2:
 119:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 
 120:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 
 121:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** /*******************************************************************************
 122:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * Function Name: SwSPI_Master_SPI_Read
 123:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** ****************************************************************************//**
 124:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 125:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \brief Reads the associated physical port (pin status register) and masks 
 126:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  the required bits according to the width and bit position of the component
 127:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  instance. 
 128:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 129:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * The pin's status register returns the current logic level present on the 
 130:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * physical pin.
 131:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 6


 132:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \return 
 133:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  The current value for the pins in the component as a right justified number.
 134:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 135:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \funcusage
 136:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  \snippet SwSPI_Master_SPI_SUT.c usage_SwSPI_Master_SPI_Read  
 137:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *******************************************************************************/
 138:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** uint8 SwSPI_Master_SPI_Read(void)
 139:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** {
 155              		.loc 1 139 0
 156              		.cfi_startproc
 157 0000 80B5     		push	{r7, lr}
 158              		.cfi_def_cfa_offset 8
 159              		.cfi_offset 7, -8
 160              		.cfi_offset 14, -4
 161 0002 00AF     		add	r7, sp, #0
 162              		.cfi_def_cfa_register 7
 140:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     return (uint8)((SwSPI_Master_SPI_PS & SwSPI_Master_SPI_MASK) >> SwSPI_Master_SPI_SHIFT);
 163              		.loc 1 140 0
 164 0004 044B     		ldr	r3, .L9
 165 0006 1B68     		ldr	r3, [r3]
 166 0008 DBB2     		uxtb	r3, r3
 167 000a 0722     		mov	r2, #7
 168 000c 1340     		and	r3, r2
 169 000e DBB2     		uxtb	r3, r3
 141:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** }
 170              		.loc 1 141 0
 171 0010 181C     		mov	r0, r3
 172 0012 BD46     		mov	sp, r7
 173              		@ sp needed
 174 0014 80BD     		pop	{r7, pc}
 175              	.L10:
 176 0016 C046     		.align	2
 177              	.L9:
 178 0018 04020440 		.word	1074004484
 179              		.cfi_endproc
 180              	.LFE2:
 181              		.size	SwSPI_Master_SPI_Read, .-SwSPI_Master_SPI_Read
 182              		.section	.text.SwSPI_Master_SPI_ReadDataReg,"ax",%progbits
 183              		.align	2
 184              		.global	SwSPI_Master_SPI_ReadDataReg
 185              		.code	16
 186              		.thumb_func
 187              		.type	SwSPI_Master_SPI_ReadDataReg, %function
 188              	SwSPI_Master_SPI_ReadDataReg:
 189              	.LFB3:
 142:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 
 143:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 
 144:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** /*******************************************************************************
 145:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * Function Name: SwSPI_Master_SPI_ReadDataReg
 146:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** ****************************************************************************//**
 147:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 148:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \brief Reads the associated physical port's data output register and masks 
 149:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  the correct bits according to the width and bit position of the component 
 150:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  instance. 
 151:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 152:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * The data output register controls the signal applied to the physical pin in 
 153:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * conjunction with the drive mode parameter. This is not the same as the 
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 7


 154:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * preferred SwSPI_Master_SPI_Read() API because the 
 155:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * SwSPI_Master_SPI_ReadDataReg() reads the data register instead of the status 
 156:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * register. For output pins this is a useful function to determine the value 
 157:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * just written to the pin.
 158:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 159:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \return 
 160:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  The current value of the data register masked and shifted into a right 
 161:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  justified number for the component instance.
 162:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 163:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \funcusage
 164:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  \snippet SwSPI_Master_SPI_SUT.c usage_SwSPI_Master_SPI_ReadDataReg 
 165:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *******************************************************************************/
 166:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** uint8 SwSPI_Master_SPI_ReadDataReg(void)
 167:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** {
 190              		.loc 1 167 0
 191              		.cfi_startproc
 192 0000 80B5     		push	{r7, lr}
 193              		.cfi_def_cfa_offset 8
 194              		.cfi_offset 7, -8
 195              		.cfi_offset 14, -4
 196 0002 00AF     		add	r7, sp, #0
 197              		.cfi_def_cfa_register 7
 168:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     return (uint8)((SwSPI_Master_SPI_DR & SwSPI_Master_SPI_MASK) >> SwSPI_Master_SPI_SHIFT);
 198              		.loc 1 168 0
 199 0004 044B     		ldr	r3, .L13
 200 0006 1B68     		ldr	r3, [r3]
 201 0008 DBB2     		uxtb	r3, r3
 202 000a 0722     		mov	r2, #7
 203 000c 1340     		and	r3, r2
 204 000e DBB2     		uxtb	r3, r3
 169:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** }
 205              		.loc 1 169 0
 206 0010 181C     		mov	r0, r3
 207 0012 BD46     		mov	sp, r7
 208              		@ sp needed
 209 0014 80BD     		pop	{r7, pc}
 210              	.L14:
 211 0016 C046     		.align	2
 212              	.L13:
 213 0018 00020440 		.word	1074004480
 214              		.cfi_endproc
 215              	.LFE3:
 216              		.size	SwSPI_Master_SPI_ReadDataReg, .-SwSPI_Master_SPI_ReadDataReg
 217              		.section	.text.SwSPI_Master_SPI_SetInterruptMode,"ax",%progbits
 218              		.align	2
 219              		.global	SwSPI_Master_SPI_SetInterruptMode
 220              		.code	16
 221              		.thumb_func
 222              		.type	SwSPI_Master_SPI_SetInterruptMode, %function
 223              	SwSPI_Master_SPI_SetInterruptMode:
 224              	.LFB4:
 170:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 
 171:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 
 172:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** /*******************************************************************************
 173:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * Function Name: SwSPI_Master_SPI_SetInterruptMode
 174:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** ****************************************************************************//**
 175:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 8


 176:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \brief Configures the interrupt mode for each of the Pins component's
 177:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  pins. Alternatively you may set the interrupt mode for all the pins
 178:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  specified in the Pins component.
 179:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 180:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  <b>Note</b> The interrupt is port-wide and therefore any enabled pin
 181:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  interrupt may trigger it.
 182:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 183:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \param position
 184:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  The pin position as listed in the Pins component. You may OR these to be 
 185:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  able to configure the interrupt mode of multiple pins within a Pins 
 186:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  component. Or you may use SwSPI_Master_SPI_INTR_ALL to configure the
 187:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  interrupt mode of all the pins in the Pins component.       
 188:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  - SwSPI_Master_SPI_0_INTR       (First pin in the list)
 189:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  - SwSPI_Master_SPI_1_INTR       (Second pin in the list)
 190:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  - ...
 191:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  - SwSPI_Master_SPI_INTR_ALL     (All pins in Pins component)
 192:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 193:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \param mode
 194:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  Interrupt mode for the selected pins. Valid options are documented in
 195:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  \ref intrMode.
 196:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 197:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \return 
 198:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  None
 199:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  
 200:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \sideeffect
 201:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  It is recommended that the interrupt be disabled before calling this 
 202:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  function to avoid unintended interrupt requests. Note that the interrupt
 203:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  type is port wide, and therefore will trigger for any enabled pin on the 
 204:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  port.
 205:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 206:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \funcusage
 207:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  \snippet SwSPI_Master_SPI_SUT.c usage_SwSPI_Master_SPI_SetInterruptMode
 208:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *******************************************************************************/
 209:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** void SwSPI_Master_SPI_SetInterruptMode(uint16 position, uint16 mode)
 210:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** {
 225              		.loc 1 210 0
 226              		.cfi_startproc
 227 0000 80B5     		push	{r7, lr}
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 7, -8
 230              		.cfi_offset 14, -4
 231 0002 84B0     		sub	sp, sp, #16
 232              		.cfi_def_cfa_offset 24
 233 0004 00AF     		add	r7, sp, #0
 234              		.cfi_def_cfa_register 7
 235 0006 021C     		mov	r2, r0
 236 0008 BB1D     		add	r3, r7, #6
 237 000a 1A80     		strh	r2, [r3]
 238 000c 3B1D     		add	r3, r7, #4
 239 000e 0A1C     		add	r2, r1, #0
 240 0010 1A80     		strh	r2, [r3]
 211:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     uint32 intrCfg;
 212:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     
 213:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     intrCfg =  SwSPI_Master_SPI_INTCFG & (uint32)(~(uint32)position);
 241              		.loc 1 213 0
 242 0012 0A4B     		ldr	r3, .L16
 243 0014 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 9


 244 0016 BA1D     		add	r2, r7, #6
 245 0018 1288     		ldrh	r2, [r2]
 246 001a D243     		mvn	r2, r2
 247 001c 1340     		and	r3, r2
 248 001e FB60     		str	r3, [r7, #12]
 214:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     SwSPI_Master_SPI_INTCFG = intrCfg | ((uint32)position & (uint32)mode);
 249              		.loc 1 214 0
 250 0020 064B     		ldr	r3, .L16
 251 0022 BA1D     		add	r2, r7, #6
 252 0024 391D     		add	r1, r7, #4
 253 0026 1288     		ldrh	r2, [r2]
 254 0028 0988     		ldrh	r1, [r1]
 255 002a 0A40     		and	r2, r1
 256 002c 92B2     		uxth	r2, r2
 257 002e 111C     		mov	r1, r2
 258 0030 FA68     		ldr	r2, [r7, #12]
 259 0032 0A43     		orr	r2, r1
 260 0034 1A60     		str	r2, [r3]
 215:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** }
 261              		.loc 1 215 0
 262 0036 BD46     		mov	sp, r7
 263 0038 04B0     		add	sp, sp, #16
 264              		@ sp needed
 265 003a 80BD     		pop	{r7, pc}
 266              	.L17:
 267              		.align	2
 268              	.L16:
 269 003c 0C020440 		.word	1074004492
 270              		.cfi_endproc
 271              	.LFE4:
 272              		.size	SwSPI_Master_SPI_SetInterruptMode, .-SwSPI_Master_SPI_SetInterruptMode
 273              		.section	.text.SwSPI_Master_SPI_ClearInterrupt,"ax",%progbits
 274              		.align	2
 275              		.global	SwSPI_Master_SPI_ClearInterrupt
 276              		.code	16
 277              		.thumb_func
 278              		.type	SwSPI_Master_SPI_ClearInterrupt, %function
 279              	SwSPI_Master_SPI_ClearInterrupt:
 280              	.LFB5:
 216:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 
 217:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 
 218:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** /*******************************************************************************
 219:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * Function Name: SwSPI_Master_SPI_ClearInterrupt
 220:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** ****************************************************************************//**
 221:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 222:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \brief Clears any active interrupts attached with the component and returns 
 223:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  the value of the interrupt status register allowing determination of which
 224:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  pins generated an interrupt event.
 225:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 226:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \return 
 227:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  The right-shifted current value of the interrupt status register. Each pin 
 228:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  has one bit set if it generated an interrupt event. For example, bit 0 is 
 229:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  for pin 0 and bit 1 is for pin 1 of the Pins component.
 230:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  
 231:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \sideeffect
 232:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  Clears all bits of the physical port's interrupt status register, not just
 233:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  those associated with the Pins component.
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 10


 234:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *
 235:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** * \funcusage
 236:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *  \snippet SwSPI_Master_SPI_SUT.c usage_SwSPI_Master_SPI_ClearInterrupt
 237:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** *******************************************************************************/
 238:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** uint8 SwSPI_Master_SPI_ClearInterrupt(void)
 239:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** {
 281              		.loc 1 239 0
 282              		.cfi_startproc
 283 0000 80B5     		push	{r7, lr}
 284              		.cfi_def_cfa_offset 8
 285              		.cfi_offset 7, -8
 286              		.cfi_offset 14, -4
 287 0002 82B0     		sub	sp, sp, #8
 288              		.cfi_def_cfa_offset 16
 289 0004 00AF     		add	r7, sp, #0
 290              		.cfi_def_cfa_register 7
 240:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 	uint8 maskedStatus = (uint8)(SwSPI_Master_SPI_INTSTAT & SwSPI_Master_SPI_MASK);
 291              		.loc 1 240 0
 292 0006 084B     		ldr	r3, .L20
 293 0008 1B68     		ldr	r3, [r3]
 294 000a DAB2     		uxtb	r2, r3
 295 000c FB1D     		add	r3, r7, #7
 296 000e 0721     		mov	r1, #7
 297 0010 0A40     		and	r2, r1
 298 0012 1A70     		strb	r2, [r3]
 241:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** 	SwSPI_Master_SPI_INTSTAT = maskedStatus;
 299              		.loc 1 241 0
 300 0014 044B     		ldr	r3, .L20
 301 0016 FA1D     		add	r2, r7, #7
 302 0018 1278     		ldrb	r2, [r2]
 303 001a 1A60     		str	r2, [r3]
 242:Generated_Source\PSoC4/SwSPI_Master_SPI.c ****     return maskedStatus >> SwSPI_Master_SPI_SHIFT;
 304              		.loc 1 242 0
 305 001c FB1D     		add	r3, r7, #7
 306 001e 1B78     		ldrb	r3, [r3]
 243:Generated_Source\PSoC4/SwSPI_Master_SPI.c **** }
 307              		.loc 1 243 0
 308 0020 181C     		mov	r0, r3
 309 0022 BD46     		mov	sp, r7
 310 0024 02B0     		add	sp, sp, #8
 311              		@ sp needed
 312 0026 80BD     		pop	{r7, pc}
 313              	.L21:
 314              		.align	2
 315              	.L20:
 316 0028 10020440 		.word	1074004496
 317              		.cfi_endproc
 318              	.LFE5:
 319              		.size	SwSPI_Master_SPI_ClearInterrupt, .-SwSPI_Master_SPI_ClearInterrupt
 320              		.text
 321              	.Letext0:
 322              		.file 2 "Generated_Source\\PSoC4\\cytypes.h"
 323              		.section	.debug_info,"",%progbits
 324              	.Ldebug_info0:
 325 0000 96010000 		.4byte	0x196
 326 0004 0400     		.2byte	0x4
 327 0006 00000000 		.4byte	.Ldebug_abbrev0
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 11


 328 000a 04       		.byte	0x4
 329 000b 01       		.uleb128 0x1
 330 000c 42010000 		.4byte	.LASF28
 331 0010 01       		.byte	0x1
 332 0011 6F020000 		.4byte	.LASF29
 333 0015 5B000000 		.4byte	.LASF30
 334 0019 00000000 		.4byte	.Ldebug_ranges0+0
 335 001d 00000000 		.4byte	0
 336 0021 00000000 		.4byte	.Ldebug_line0
 337 0025 02       		.uleb128 0x2
 338 0026 01       		.byte	0x1
 339 0027 06       		.byte	0x6
 340 0028 99020000 		.4byte	.LASF0
 341 002c 02       		.uleb128 0x2
 342 002d 01       		.byte	0x1
 343 002e 08       		.byte	0x8
 344 002f 02010000 		.4byte	.LASF1
 345 0033 02       		.uleb128 0x2
 346 0034 02       		.byte	0x2
 347 0035 05       		.byte	0x5
 348 0036 56020000 		.4byte	.LASF2
 349 003a 02       		.uleb128 0x2
 350 003b 02       		.byte	0x2
 351 003c 07       		.byte	0x7
 352 003d 28010000 		.4byte	.LASF3
 353 0041 02       		.uleb128 0x2
 354 0042 04       		.byte	0x4
 355 0043 05       		.byte	0x5
 356 0044 66020000 		.4byte	.LASF4
 357 0048 02       		.uleb128 0x2
 358 0049 04       		.byte	0x4
 359 004a 07       		.byte	0x7
 360 004b 16010000 		.4byte	.LASF5
 361 004f 02       		.uleb128 0x2
 362 0050 08       		.byte	0x8
 363 0051 05       		.byte	0x5
 364 0052 36020000 		.4byte	.LASF6
 365 0056 02       		.uleb128 0x2
 366 0057 08       		.byte	0x8
 367 0058 07       		.byte	0x7
 368 0059 FC010000 		.4byte	.LASF7
 369 005d 03       		.uleb128 0x3
 370 005e 04       		.byte	0x4
 371 005f 05       		.byte	0x5
 372 0060 696E7400 		.ascii	"int\000"
 373 0064 02       		.uleb128 0x2
 374 0065 04       		.byte	0x4
 375 0066 07       		.byte	0x7
 376 0067 EF010000 		.4byte	.LASF8
 377 006b 04       		.uleb128 0x4
 378 006c 60020000 		.4byte	.LASF9
 379 0070 02       		.byte	0x2
 380 0071 9801     		.2byte	0x198
 381 0073 2C000000 		.4byte	0x2c
 382 0077 04       		.uleb128 0x4
 383 0078 D0010000 		.4byte	.LASF10
 384 007c 02       		.byte	0x2
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 12


 385 007d 9901     		.2byte	0x199
 386 007f 3A000000 		.4byte	0x3a
 387 0083 04       		.uleb128 0x4
 388 0084 E0010000 		.4byte	.LASF11
 389 0088 02       		.byte	0x2
 390 0089 9A01     		.2byte	0x19a
 391 008b 48000000 		.4byte	0x48
 392 008f 02       		.uleb128 0x2
 393 0090 04       		.byte	0x4
 394 0091 04       		.byte	0x4
 395 0092 FC000000 		.4byte	.LASF12
 396 0096 02       		.uleb128 0x2
 397 0097 08       		.byte	0x8
 398 0098 04       		.byte	0x4
 399 0099 3B010000 		.4byte	.LASF13
 400 009d 02       		.uleb128 0x2
 401 009e 01       		.byte	0x1
 402 009f 08       		.byte	0x8
 403 00a0 51020000 		.4byte	.LASF14
 404 00a4 04       		.uleb128 0x4
 405 00a5 00000000 		.4byte	.LASF15
 406 00a9 02       		.byte	0x2
 407 00aa 4402     		.2byte	0x244
 408 00ac B0000000 		.4byte	0xb0
 409 00b0 05       		.uleb128 0x5
 410 00b1 83000000 		.4byte	0x83
 411 00b5 06       		.uleb128 0x6
 412 00b6 18020000 		.4byte	.LASF16
 413 00ba 01       		.byte	0x1
 414 00bb 48       		.byte	0x48
 415 00bc 00000000 		.4byte	.LFB0
 416 00c0 58000000 		.4byte	.LFE0-.LFB0
 417 00c4 01       		.uleb128 0x1
 418 00c5 9C       		.byte	0x9c
 419 00c6 D9000000 		.4byte	0xd9
 420 00ca 07       		.uleb128 0x7
 421 00cb 13020000 		.4byte	.LASF18
 422 00cf 01       		.byte	0x1
 423 00d0 48       		.byte	0x48
 424 00d1 6B000000 		.4byte	0x6b
 425 00d5 02       		.uleb128 0x2
 426 00d6 91       		.byte	0x91
 427 00d7 77       		.sleb128 -9
 428 00d8 00       		.byte	0
 429 00d9 06       		.uleb128 0x6
 430 00da 44000000 		.4byte	.LASF17
 431 00de 01       		.byte	0x1
 432 00df 71       		.byte	0x71
 433 00e0 00000000 		.4byte	.LFB1
 434 00e4 48000000 		.4byte	.LFE1-.LFB1
 435 00e8 01       		.uleb128 0x1
 436 00e9 9C       		.byte	0x9c
 437 00ea 0B010000 		.4byte	0x10b
 438 00ee 07       		.uleb128 0x7
 439 00ef 06000000 		.4byte	.LASF19
 440 00f3 01       		.byte	0x1
 441 00f4 71       		.byte	0x71
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 13


 442 00f5 6B000000 		.4byte	0x6b
 443 00f9 02       		.uleb128 0x2
 444 00fa 91       		.byte	0x91
 445 00fb 6F       		.sleb128 -17
 446 00fc 08       		.uleb128 0x8
 447 00fd 10010000 		.4byte	.LASF24
 448 0101 01       		.byte	0x1
 449 0102 73       		.byte	0x73
 450 0103 6B000000 		.4byte	0x6b
 451 0107 02       		.uleb128 0x2
 452 0108 91       		.byte	0x91
 453 0109 77       		.sleb128 -9
 454 010a 00       		.byte	0
 455 010b 09       		.uleb128 0x9
 456 010c 2E000000 		.4byte	.LASF20
 457 0110 01       		.byte	0x1
 458 0111 8A       		.byte	0x8a
 459 0112 6B000000 		.4byte	0x6b
 460 0116 00000000 		.4byte	.LFB2
 461 011a 1C000000 		.4byte	.LFE2-.LFB2
 462 011e 01       		.uleb128 0x1
 463 011f 9C       		.byte	0x9c
 464 0120 09       		.uleb128 0x9
 465 0121 BF000000 		.4byte	.LASF21
 466 0125 01       		.byte	0x1
 467 0126 A6       		.byte	0xa6
 468 0127 6B000000 		.4byte	0x6b
 469 012b 00000000 		.4byte	.LFB3
 470 012f 1C000000 		.4byte	.LFE3-.LFB3
 471 0133 01       		.uleb128 0x1
 472 0134 9C       		.byte	0x9c
 473 0135 06       		.uleb128 0x6
 474 0136 0C000000 		.4byte	.LASF22
 475 013a 01       		.byte	0x1
 476 013b D1       		.byte	0xd1
 477 013c 00000000 		.4byte	.LFB4
 478 0140 40000000 		.4byte	.LFE4-.LFB4
 479 0144 01       		.uleb128 0x1
 480 0145 9C       		.byte	0x9c
 481 0146 75010000 		.4byte	0x175
 482 014a 07       		.uleb128 0x7
 483 014b D7010000 		.4byte	.LASF23
 484 014f 01       		.byte	0x1
 485 0150 D1       		.byte	0xd1
 486 0151 77000000 		.4byte	0x77
 487 0155 02       		.uleb128 0x2
 488 0156 91       		.byte	0x91
 489 0157 6E       		.sleb128 -18
 490 0158 07       		.uleb128 0x7
 491 0159 13020000 		.4byte	.LASF18
 492 015d 01       		.byte	0x1
 493 015e D1       		.byte	0xd1
 494 015f 77000000 		.4byte	0x77
 495 0163 02       		.uleb128 0x2
 496 0164 91       		.byte	0x91
 497 0165 6C       		.sleb128 -20
 498 0166 08       		.uleb128 0x8
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 14


 499 0167 E7010000 		.4byte	.LASF25
 500 016b 01       		.byte	0x1
 501 016c D3       		.byte	0xd3
 502 016d 83000000 		.4byte	0x83
 503 0171 02       		.uleb128 0x2
 504 0172 91       		.byte	0x91
 505 0173 74       		.sleb128 -12
 506 0174 00       		.byte	0
 507 0175 0A       		.uleb128 0xa
 508 0176 DC000000 		.4byte	.LASF26
 509 017a 01       		.byte	0x1
 510 017b EE       		.byte	0xee
 511 017c 6B000000 		.4byte	0x6b
 512 0180 00000000 		.4byte	.LFB5
 513 0184 2C000000 		.4byte	.LFE5-.LFB5
 514 0188 01       		.uleb128 0x1
 515 0189 9C       		.byte	0x9c
 516 018a 08       		.uleb128 0x8
 517 018b 44020000 		.4byte	.LASF27
 518 018f 01       		.byte	0x1
 519 0190 F0       		.byte	0xf0
 520 0191 6B000000 		.4byte	0x6b
 521 0195 02       		.uleb128 0x2
 522 0196 91       		.byte	0x91
 523 0197 77       		.sleb128 -9
 524 0198 00       		.byte	0
 525 0199 00       		.byte	0
 526              		.section	.debug_abbrev,"",%progbits
 527              	.Ldebug_abbrev0:
 528 0000 01       		.uleb128 0x1
 529 0001 11       		.uleb128 0x11
 530 0002 01       		.byte	0x1
 531 0003 25       		.uleb128 0x25
 532 0004 0E       		.uleb128 0xe
 533 0005 13       		.uleb128 0x13
 534 0006 0B       		.uleb128 0xb
 535 0007 03       		.uleb128 0x3
 536 0008 0E       		.uleb128 0xe
 537 0009 1B       		.uleb128 0x1b
 538 000a 0E       		.uleb128 0xe
 539 000b 55       		.uleb128 0x55
 540 000c 17       		.uleb128 0x17
 541 000d 11       		.uleb128 0x11
 542 000e 01       		.uleb128 0x1
 543 000f 10       		.uleb128 0x10
 544 0010 17       		.uleb128 0x17
 545 0011 00       		.byte	0
 546 0012 00       		.byte	0
 547 0013 02       		.uleb128 0x2
 548 0014 24       		.uleb128 0x24
 549 0015 00       		.byte	0
 550 0016 0B       		.uleb128 0xb
 551 0017 0B       		.uleb128 0xb
 552 0018 3E       		.uleb128 0x3e
 553 0019 0B       		.uleb128 0xb
 554 001a 03       		.uleb128 0x3
 555 001b 0E       		.uleb128 0xe
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 15


 556 001c 00       		.byte	0
 557 001d 00       		.byte	0
 558 001e 03       		.uleb128 0x3
 559 001f 24       		.uleb128 0x24
 560 0020 00       		.byte	0
 561 0021 0B       		.uleb128 0xb
 562 0022 0B       		.uleb128 0xb
 563 0023 3E       		.uleb128 0x3e
 564 0024 0B       		.uleb128 0xb
 565 0025 03       		.uleb128 0x3
 566 0026 08       		.uleb128 0x8
 567 0027 00       		.byte	0
 568 0028 00       		.byte	0
 569 0029 04       		.uleb128 0x4
 570 002a 16       		.uleb128 0x16
 571 002b 00       		.byte	0
 572 002c 03       		.uleb128 0x3
 573 002d 0E       		.uleb128 0xe
 574 002e 3A       		.uleb128 0x3a
 575 002f 0B       		.uleb128 0xb
 576 0030 3B       		.uleb128 0x3b
 577 0031 05       		.uleb128 0x5
 578 0032 49       		.uleb128 0x49
 579 0033 13       		.uleb128 0x13
 580 0034 00       		.byte	0
 581 0035 00       		.byte	0
 582 0036 05       		.uleb128 0x5
 583 0037 35       		.uleb128 0x35
 584 0038 00       		.byte	0
 585 0039 49       		.uleb128 0x49
 586 003a 13       		.uleb128 0x13
 587 003b 00       		.byte	0
 588 003c 00       		.byte	0
 589 003d 06       		.uleb128 0x6
 590 003e 2E       		.uleb128 0x2e
 591 003f 01       		.byte	0x1
 592 0040 3F       		.uleb128 0x3f
 593 0041 19       		.uleb128 0x19
 594 0042 03       		.uleb128 0x3
 595 0043 0E       		.uleb128 0xe
 596 0044 3A       		.uleb128 0x3a
 597 0045 0B       		.uleb128 0xb
 598 0046 3B       		.uleb128 0x3b
 599 0047 0B       		.uleb128 0xb
 600 0048 27       		.uleb128 0x27
 601 0049 19       		.uleb128 0x19
 602 004a 11       		.uleb128 0x11
 603 004b 01       		.uleb128 0x1
 604 004c 12       		.uleb128 0x12
 605 004d 06       		.uleb128 0x6
 606 004e 40       		.uleb128 0x40
 607 004f 18       		.uleb128 0x18
 608 0050 9742     		.uleb128 0x2117
 609 0052 19       		.uleb128 0x19
 610 0053 01       		.uleb128 0x1
 611 0054 13       		.uleb128 0x13
 612 0055 00       		.byte	0
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 16


 613 0056 00       		.byte	0
 614 0057 07       		.uleb128 0x7
 615 0058 05       		.uleb128 0x5
 616 0059 00       		.byte	0
 617 005a 03       		.uleb128 0x3
 618 005b 0E       		.uleb128 0xe
 619 005c 3A       		.uleb128 0x3a
 620 005d 0B       		.uleb128 0xb
 621 005e 3B       		.uleb128 0x3b
 622 005f 0B       		.uleb128 0xb
 623 0060 49       		.uleb128 0x49
 624 0061 13       		.uleb128 0x13
 625 0062 02       		.uleb128 0x2
 626 0063 18       		.uleb128 0x18
 627 0064 00       		.byte	0
 628 0065 00       		.byte	0
 629 0066 08       		.uleb128 0x8
 630 0067 34       		.uleb128 0x34
 631 0068 00       		.byte	0
 632 0069 03       		.uleb128 0x3
 633 006a 0E       		.uleb128 0xe
 634 006b 3A       		.uleb128 0x3a
 635 006c 0B       		.uleb128 0xb
 636 006d 3B       		.uleb128 0x3b
 637 006e 0B       		.uleb128 0xb
 638 006f 49       		.uleb128 0x49
 639 0070 13       		.uleb128 0x13
 640 0071 02       		.uleb128 0x2
 641 0072 18       		.uleb128 0x18
 642 0073 00       		.byte	0
 643 0074 00       		.byte	0
 644 0075 09       		.uleb128 0x9
 645 0076 2E       		.uleb128 0x2e
 646 0077 00       		.byte	0
 647 0078 3F       		.uleb128 0x3f
 648 0079 19       		.uleb128 0x19
 649 007a 03       		.uleb128 0x3
 650 007b 0E       		.uleb128 0xe
 651 007c 3A       		.uleb128 0x3a
 652 007d 0B       		.uleb128 0xb
 653 007e 3B       		.uleb128 0x3b
 654 007f 0B       		.uleb128 0xb
 655 0080 27       		.uleb128 0x27
 656 0081 19       		.uleb128 0x19
 657 0082 49       		.uleb128 0x49
 658 0083 13       		.uleb128 0x13
 659 0084 11       		.uleb128 0x11
 660 0085 01       		.uleb128 0x1
 661 0086 12       		.uleb128 0x12
 662 0087 06       		.uleb128 0x6
 663 0088 40       		.uleb128 0x40
 664 0089 18       		.uleb128 0x18
 665 008a 9742     		.uleb128 0x2117
 666 008c 19       		.uleb128 0x19
 667 008d 00       		.byte	0
 668 008e 00       		.byte	0
 669 008f 0A       		.uleb128 0xa
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 17


 670 0090 2E       		.uleb128 0x2e
 671 0091 01       		.byte	0x1
 672 0092 3F       		.uleb128 0x3f
 673 0093 19       		.uleb128 0x19
 674 0094 03       		.uleb128 0x3
 675 0095 0E       		.uleb128 0xe
 676 0096 3A       		.uleb128 0x3a
 677 0097 0B       		.uleb128 0xb
 678 0098 3B       		.uleb128 0x3b
 679 0099 0B       		.uleb128 0xb
 680 009a 27       		.uleb128 0x27
 681 009b 19       		.uleb128 0x19
 682 009c 49       		.uleb128 0x49
 683 009d 13       		.uleb128 0x13
 684 009e 11       		.uleb128 0x11
 685 009f 01       		.uleb128 0x1
 686 00a0 12       		.uleb128 0x12
 687 00a1 06       		.uleb128 0x6
 688 00a2 40       		.uleb128 0x40
 689 00a3 18       		.uleb128 0x18
 690 00a4 9742     		.uleb128 0x2117
 691 00a6 19       		.uleb128 0x19
 692 00a7 00       		.byte	0
 693 00a8 00       		.byte	0
 694 00a9 00       		.byte	0
 695              		.section	.debug_aranges,"",%progbits
 696 0000 44000000 		.4byte	0x44
 697 0004 0200     		.2byte	0x2
 698 0006 00000000 		.4byte	.Ldebug_info0
 699 000a 04       		.byte	0x4
 700 000b 00       		.byte	0
 701 000c 0000     		.2byte	0
 702 000e 0000     		.2byte	0
 703 0010 00000000 		.4byte	.LFB0
 704 0014 58000000 		.4byte	.LFE0-.LFB0
 705 0018 00000000 		.4byte	.LFB1
 706 001c 48000000 		.4byte	.LFE1-.LFB1
 707 0020 00000000 		.4byte	.LFB2
 708 0024 1C000000 		.4byte	.LFE2-.LFB2
 709 0028 00000000 		.4byte	.LFB3
 710 002c 1C000000 		.4byte	.LFE3-.LFB3
 711 0030 00000000 		.4byte	.LFB4
 712 0034 40000000 		.4byte	.LFE4-.LFB4
 713 0038 00000000 		.4byte	.LFB5
 714 003c 2C000000 		.4byte	.LFE5-.LFB5
 715 0040 00000000 		.4byte	0
 716 0044 00000000 		.4byte	0
 717              		.section	.debug_ranges,"",%progbits
 718              	.Ldebug_ranges0:
 719 0000 00000000 		.4byte	.LFB0
 720 0004 58000000 		.4byte	.LFE0
 721 0008 00000000 		.4byte	.LFB1
 722 000c 48000000 		.4byte	.LFE1
 723 0010 00000000 		.4byte	.LFB2
 724 0014 1C000000 		.4byte	.LFE2
 725 0018 00000000 		.4byte	.LFB3
 726 001c 1C000000 		.4byte	.LFE3
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 18


 727 0020 00000000 		.4byte	.LFB4
 728 0024 40000000 		.4byte	.LFE4
 729 0028 00000000 		.4byte	.LFB5
 730 002c 2C000000 		.4byte	.LFE5
 731 0030 00000000 		.4byte	0
 732 0034 00000000 		.4byte	0
 733              		.section	.debug_line,"",%progbits
 734              	.Ldebug_line0:
 735 0000 C6000000 		.section	.debug_str,"MS",%progbits,1
 735      02004D00 
 735      00000201 
 735      FB0E0D00 
 735      01010101 
 736              	.LASF15:
 737 0000 72656733 		.ascii	"reg32\000"
 737      3200
 738              	.LASF19:
 739 0006 76616C75 		.ascii	"value\000"
 739      6500
 740              	.LASF22:
 741 000c 53775350 		.ascii	"SwSPI_Master_SPI_SetInterruptMode\000"
 741      495F4D61 
 741      73746572 
 741      5F535049 
 741      5F536574 
 742              	.LASF20:
 743 002e 53775350 		.ascii	"SwSPI_Master_SPI_Read\000"
 743      495F4D61 
 743      73746572 
 743      5F535049 
 743      5F526561 
 744              	.LASF17:
 745 0044 53775350 		.ascii	"SwSPI_Master_SPI_Write\000"
 745      495F4D61 
 745      73746572 
 745      5F535049 
 745      5F577269 
 746              	.LASF30:
 747 005b 443A5C43 		.ascii	"D:\\Cypress\\system-start-finish\\vesion 2\\fw\\fin"
 747      79707265 
 747      73735C73 
 747      79737465 
 747      6D2D7374 
 748 0089 6973685C 		.ascii	"ish\\sandbox\\v6_ble\\Finish(state machine)\\fin_v0"
 748      73616E64 
 748      626F785C 
 748      76365F62 
 748      6C655C46 
 749 00b8 2E637964 		.ascii	".cydsn\000"
 749      736E00
 750              	.LASF21:
 751 00bf 53775350 		.ascii	"SwSPI_Master_SPI_ReadDataReg\000"
 751      495F4D61 
 751      73746572 
 751      5F535049 
 751      5F526561 
 752              	.LASF26:
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 19


 753 00dc 53775350 		.ascii	"SwSPI_Master_SPI_ClearInterrupt\000"
 753      495F4D61 
 753      73746572 
 753      5F535049 
 753      5F436C65 
 754              	.LASF12:
 755 00fc 666C6F61 		.ascii	"float\000"
 755      7400
 756              	.LASF1:
 757 0102 756E7369 		.ascii	"unsigned char\000"
 757      676E6564 
 757      20636861 
 757      7200
 758              	.LASF24:
 759 0110 64725661 		.ascii	"drVal\000"
 759      6C00
 760              	.LASF5:
 761 0116 6C6F6E67 		.ascii	"long unsigned int\000"
 761      20756E73 
 761      69676E65 
 761      6420696E 
 761      7400
 762              	.LASF3:
 763 0128 73686F72 		.ascii	"short unsigned int\000"
 763      7420756E 
 763      7369676E 
 763      65642069 
 763      6E7400
 764              	.LASF13:
 765 013b 646F7562 		.ascii	"double\000"
 765      6C6500
 766              	.LASF28:
 767 0142 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 767      4320342E 
 767      392E3320 
 767      32303135 
 767      30333033 
 768 0175 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 768      20726576 
 768      6973696F 
 768      6E203232 
 768      31323230 
 769 01a8 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 769      66756E63 
 769      74696F6E 
 769      2D736563 
 769      74696F6E 
 770              	.LASF10:
 771 01d0 75696E74 		.ascii	"uint16\000"
 771      313600
 772              	.LASF23:
 773 01d7 706F7369 		.ascii	"position\000"
 773      74696F6E 
 773      00
 774              	.LASF11:
 775 01e0 75696E74 		.ascii	"uint32\000"
 775      333200
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 20


 776              	.LASF25:
 777 01e7 696E7472 		.ascii	"intrCfg\000"
 777      43666700 
 778              	.LASF8:
 779 01ef 756E7369 		.ascii	"unsigned int\000"
 779      676E6564 
 779      20696E74 
 779      00
 780              	.LASF7:
 781 01fc 6C6F6E67 		.ascii	"long long unsigned int\000"
 781      206C6F6E 
 781      6720756E 
 781      7369676E 
 781      65642069 
 782              	.LASF18:
 783 0213 6D6F6465 		.ascii	"mode\000"
 783      00
 784              	.LASF16:
 785 0218 53775350 		.ascii	"SwSPI_Master_SPI_SetDriveMode\000"
 785      495F4D61 
 785      73746572 
 785      5F535049 
 785      5F536574 
 786              	.LASF6:
 787 0236 6C6F6E67 		.ascii	"long long int\000"
 787      206C6F6E 
 787      6720696E 
 787      7400
 788              	.LASF27:
 789 0244 6D61736B 		.ascii	"maskedStatus\000"
 789      65645374 
 789      61747573 
 789      00
 790              	.LASF14:
 791 0251 63686172 		.ascii	"char\000"
 791      00
 792              	.LASF2:
 793 0256 73686F72 		.ascii	"short int\000"
 793      7420696E 
 793      7400
 794              	.LASF9:
 795 0260 75696E74 		.ascii	"uint8\000"
 795      3800
 796              	.LASF4:
 797 0266 6C6F6E67 		.ascii	"long int\000"
 797      20696E74 
 797      00
 798              	.LASF29:
 799 026f 47656E65 		.ascii	"Generated_Source\\PSoC4\\SwSPI_Master_SPI.c\000"
 799      72617465 
 799      645F536F 
 799      75726365 
 799      5C50536F 
 800              	.LASF0:
 801 0299 7369676E 		.ascii	"signed char\000"
 801      65642063 
 801      68617200 
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccvCLs00.s 			page 21


 802              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
