###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       187033   # Number of WRITE/WRITEP commands
num_reads_done                 =      1748305   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1412089   # Number of read row buffer hits
num_read_cmds                  =      1748304   # Number of READ/READP commands
num_writes_done                =       187062   # Number of read requests issued
num_write_row_hits             =       127581   # Number of write row buffer hits
num_act_cmds                   =       398849   # Number of ACT commands
num_pre_cmds                   =       398821   # Number of PRE commands
num_ondemand_pres              =       372217   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9621471   # Cyles of rank active rank.0
rank_active_cycles.1           =      9494324   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       378529   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       505676   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1818325   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        49855   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        15149   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        10126   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8294   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5756   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4204   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3177   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2343   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1990   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16264   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           19   # Write cmd latency (cycles)
write_latency[20-39]           =           44   # Write cmd latency (cycles)
write_latency[40-59]           =           70   # Write cmd latency (cycles)
write_latency[60-79]           =          137   # Write cmd latency (cycles)
write_latency[80-99]           =          245   # Write cmd latency (cycles)
write_latency[100-119]         =          393   # Write cmd latency (cycles)
write_latency[120-139]         =          540   # Write cmd latency (cycles)
write_latency[140-159]         =          766   # Write cmd latency (cycles)
write_latency[160-179]         =          987   # Write cmd latency (cycles)
write_latency[180-199]         =         1172   # Write cmd latency (cycles)
write_latency[200-]            =       182660   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       383151   # Read request latency (cycles)
read_latency[40-59]            =       162468   # Read request latency (cycles)
read_latency[60-79]            =       169290   # Read request latency (cycles)
read_latency[80-99]            =       110229   # Read request latency (cycles)
read_latency[100-119]          =        89928   # Read request latency (cycles)
read_latency[120-139]          =        78960   # Read request latency (cycles)
read_latency[140-159]          =        62984   # Read request latency (cycles)
read_latency[160-179]          =        53767   # Read request latency (cycles)
read_latency[180-199]          =        46602   # Read request latency (cycles)
read_latency[200-]             =       590919   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.33669e+08   # Write energy
read_energy                    =  7.04916e+09   # Read energy
act_energy                     =  1.09125e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.81694e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.42724e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0038e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92446e+09   # Active standby energy rank.1
average_read_latency           =      258.802   # Average read request latency (cycles)
average_interarrival           =      5.16667   # Average request interarrival latency (cycles)
total_energy                   =  2.21314e+10   # Total energy (pJ)
average_power                  =      2213.14   # Average power (mW)
average_bandwidth              =      16.5151   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       196285   # Number of WRITE/WRITEP commands
num_reads_done                 =      1874702   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1522425   # Number of read row buffer hits
num_read_cmds                  =      1874702   # Number of READ/READP commands
num_writes_done                =       196306   # Number of read requests issued
num_write_row_hits             =       134941   # Number of write row buffer hits
num_act_cmds                   =       417523   # Number of ACT commands
num_pre_cmds                   =       417495   # Number of PRE commands
num_ondemand_pres              =       390173   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9590229   # Cyles of rank active rank.0
rank_active_cycles.1           =      9556856   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       409771   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       443144   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1956999   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        49310   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        14701   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9804   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7880   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5377   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3938   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2967   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2279   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1939   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15840   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           24   # Write cmd latency (cycles)
write_latency[40-59]           =           41   # Write cmd latency (cycles)
write_latency[60-79]           =           70   # Write cmd latency (cycles)
write_latency[80-99]           =          193   # Write cmd latency (cycles)
write_latency[100-119]         =          302   # Write cmd latency (cycles)
write_latency[120-139]         =          399   # Write cmd latency (cycles)
write_latency[140-159]         =          568   # Write cmd latency (cycles)
write_latency[160-179]         =          704   # Write cmd latency (cycles)
write_latency[180-199]         =          845   # Write cmd latency (cycles)
write_latency[200-]            =       193134   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       355731   # Read request latency (cycles)
read_latency[40-59]            =       157897   # Read request latency (cycles)
read_latency[60-79]            =       160298   # Read request latency (cycles)
read_latency[80-99]            =       111614   # Read request latency (cycles)
read_latency[100-119]          =        92569   # Read request latency (cycles)
read_latency[120-139]          =        82016   # Read request latency (cycles)
read_latency[140-159]          =        67635   # Read request latency (cycles)
read_latency[160-179]          =        58373   # Read request latency (cycles)
read_latency[180-199]          =        51338   # Read request latency (cycles)
read_latency[200-]             =       737225   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.79855e+08   # Write energy
read_energy                    =   7.5588e+09   # Read energy
act_energy                     =  1.14234e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.9669e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.12709e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9843e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96348e+09   # Active standby energy rank.1
average_read_latency           =      297.702   # Average read request latency (cycles)
average_interarrival           =       4.8285   # Average request interarrival latency (cycles)
total_energy                   =  2.27428e+10   # Total energy (pJ)
average_power                  =      2274.28   # Average power (mW)
average_bandwidth              =      17.6726   # Average bandwidth
