lbl_80104AA0:
/* 80104AA0 00000000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80104AA4 00000004  7C 08 02 A6 */	mflr r0
/* 80104AA8 00000008  90 01 00 24 */	stw r0, 0x24(r1)
/* 80104AAC 0000000C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80104AB0 00000010  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80104AB4 00000014  7C 7F 1B 78 */	mr r31, r3
/* 80104AB8 00000018  3B DF 1F D0 */	addi r30, r31, 0x1fd0
/* 80104ABC 0000001C  A8 03 30 0C */	lha r0, 0x300c(r3)
/* 80104AC0 00000020  2C 00 00 00 */	cmpwi r0, 0
/* 80104AC4 00000024  40 82 00 10 */	bne lbl_80104AD4
/* 80104AC8 00000028  38 80 00 4C */	li r4, 0x4c
/* 80104ACC 0000002C  4B FA E7 85 */	bl setDoStatus__9daAlink_cFUc
/* 80104AD0 00000030  48 00 00 3C */	b lbl_80104B0C
lbl_80104AD4:
/* 80104AD4 00000000  80 1F 05 70 */	lwz r0, 0x570(r31)
/* 80104AD8 00000004  54 00 05 EF */	rlwinm. r0, r0, 0, 0x17, 0x17
/* 80104ADC 00000008  41 82 00 30 */	beq lbl_80104B0C
/* 80104AE0 0000000C  C0 3E 00 10 */	lfs f1, 0x10(r30)
/* 80104AE4 00000010  C0 02 93 78 */	lfs f0, LIT_8676(r2)
/* 80104AE8 00000014  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80104AEC 00000000  40 81 00 20 */	ble lbl_80104B0C
/* 80104AF0 00000004  80 1F 05 70 */	lwz r0, 0x570(r31)
/* 80104AF4 00000008  54 00 06 2C */	rlwinm r0, r0, 0, 0x18, 0x16
/* 80104AF8 0000000C  90 1F 05 70 */	stw r0, 0x570(r31)
/* 80104AFC 00000010  38 60 00 01 */	li r3, 1
/* 80104B00 00000014  88 1F 2D 73 */	lbz r0, 0x2d73(r31)
/* 80104B04 00000018  50 60 36 72 */	rlwimi r0, r3, 6, 0x19, 0x19
/* 80104B08 0000001C  98 1F 2D 73 */	stb r0, 0x2d73(r31)
lbl_80104B0C:
/* 80104B0C 00000000  38 00 00 07 */	li r0, 7
/* 80104B10 00000004  98 1F 2F 99 */	stb r0, 0x2f99(r31)
/* 80104B14 00000008  38 00 00 1E */	li r0, 0x1e
/* 80104B18 0000000C  B0 1F 30 00 */	sth r0, 0x3000(r31)
/* 80104B1C 00000010  7F E3 FB 78 */	mr r3, r31
/* 80104B20 00000014  C0 22 92 C0 */	lfs f1, LIT_6108(r2)
/* 80104B24 00000018  3C 80 80 39 */	lis r4, m__18daAlinkHIO_swim_c0@ha
/* 80104B28 0000001C  38 84 ED 2C */	addi r4, r4, m__18daAlinkHIO_swim_c0@l
/* 80104B2C 00000020  C0 44 00 80 */	lfs f2, 0x80(r4)
/* 80104B30 00000024  4B FA ED F5 */	bl setNormalSpeedF__9daAlink_cFff
/* 80104B34 00000028  C0 3F 34 7C */	lfs f1, 0x347c(r31)
/* 80104B38 0000002C  C0 1E 00 10 */	lfs f0, 0x10(r30)
/* 80104B3C 00000030  EC 01 00 32 */	fmuls f0, f1, f0
/* 80104B40 00000034  D0 1F 34 78 */	stfs f0, 0x3478(r31)
/* 80104B44 00000038  C0 3F 34 78 */	lfs f1, 0x3478(r31)
/* 80104B48 0000003C  C0 02 92 B8 */	lfs f0, d_a_d_a_alink__LIT_6040(r2)
/* 80104B4C 00000040  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80104B50 00000000  40 81 00 08 */	ble lbl_80104B58
/* 80104B54 00000004  D0 1F 34 78 */	stfs f0, 0x3478(r31)
lbl_80104B58:
/* 80104B58 00000000  7F C3 F3 78 */	mr r3, r30
/* 80104B5C 00000004  C0 22 94 64 */	lfs f1, LIT_14954(r2)
/* 80104B60 00000008  48 22 38 CD */	bl checkPass__12J3DFrameCtrlFf
/* 80104B64 0000000C  2C 03 00 00 */	cmpwi r3, 0
/* 80104B68 00000010  41 82 00 38 */	beq lbl_80104BA0
/* 80104B6C 00000014  A8 1F 30 0C */	lha r0, 0x300c(r31)
/* 80104B70 00000018  2C 00 00 00 */	cmpwi r0, 0
/* 80104B74 0000001C  41 82 00 2C */	beq lbl_80104BA0
/* 80104B78 00000020  C0 5F 04 D8 */	lfs f2, 0x4d8(r31)
/* 80104B7C 00000024  C0 3F 33 B4 */	lfs f1, 0x33b4(r31)
/* 80104B80 00000028  C0 1F 04 D0 */	lfs f0, 0x4d0(r31)
/* 80104B84 0000002C  D0 01 00 08 */	stfs f0, 8(r1)
/* 80104B88 00000030  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 80104B8C 00000034  D0 41 00 10 */	stfs f2, 0x10(r1)
/* 80104B90 00000038  38 61 00 08 */	addi r3, r1, 8
/* 80104B94 0000003C  C0 22 93 A8 */	lfs f1, LIT_9652(r2)
/* 80104B98 00000040  38 80 00 00 */	li r4, 0
/* 80104B9C 00000044  4B F1 AC E1 */	bl fopKyM_createWpillar__FPC4cXyzfi
lbl_80104BA0:
/* 80104BA0 00000000  C0 7F 1A 08 */	lfs f3, 0x1a08(r31)
/* 80104BA4 00000004  C0 5F 04 D4 */	lfs f2, 0x4d4(r31)
/* 80104BA8 00000008  C0 22 92 98 */	lfs f1, LIT_5943(r2)
/* 80104BAC 0000000C  C0 1F 05 98 */	lfs f0, 0x598(r31)
/* 80104BB0 00000010  EC 21 00 32 */	fmuls f1, f1, f0
/* 80104BB4 00000014  EC 02 08 28 */	fsubs f0, f2, f1
/* 80104BB8 00000018  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 80104BBC 00000000  40 81 00 0C */	ble lbl_80104BC8
/* 80104BC0 00000004  EC 01 18 2A */	fadds f0, f1, f3
/* 80104BC4 00000008  D0 1F 04 D4 */	stfs f0, 0x4d4(r31)
lbl_80104BC8:
/* 80104BC8 00000000  7F C3 F3 78 */	mr r3, r30
/* 80104BCC 00000004  48 05 99 01 */	bl checkAnmEnd__16daPy_frameCtrl_cFv
/* 80104BD0 00000008  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 80104BD4 0000000C  41 82 00 60 */	beq lbl_80104C34
/* 80104BD8 00000010  3C 60 80 39 */	lis r3, m__18daAlinkHIO_swim_c0@ha
/* 80104BDC 00000014  38 63 ED 2C */	addi r3, r3, m__18daAlinkHIO_swim_c0@l
/* 80104BE0 00000018  C0 03 00 84 */	lfs f0, 0x84(r3)
/* 80104BE4 0000001C  D0 1F 04 FC */	stfs f0, 0x4fc(r31)
/* 80104BE8 00000020  A8 1F 30 0C */	lha r0, 0x300c(r31)
/* 80104BEC 00000024  2C 00 00 00 */	cmpwi r0, 0
/* 80104BF0 00000028  41 82 00 1C */	beq lbl_80104C0C
/* 80104BF4 0000002C  38 00 28 00 */	li r0, 0x2800
/* 80104BF8 00000030  B0 1F 30 80 */	sth r0, 0x3080(r31)
/* 80104BFC 00000034  A8 1F 30 80 */	lha r0, 0x3080(r31)
/* 80104C00 00000038  B0 1F 30 0E */	sth r0, 0x300e(r31)
/* 80104C04 0000003C  38 00 00 01 */	li r0, 1
/* 80104C08 00000040  B0 1F 30 10 */	sth r0, 0x3010(r31)
lbl_80104C0C:
/* 80104C0C 00000000  7F E3 FB 78 */	mr r3, r31
/* 80104C10 00000004  A8 1F 30 80 */	lha r0, 0x3080(r31)
/* 80104C14 00000008  7C 00 00 D0 */	neg r0, r0
/* 80104C18 0000000C  7C 04 07 34 */	extsh r4, r0
/* 80104C1C 00000010  38 A0 00 00 */	li r5, 0
/* 80104C20 00000014  38 C0 00 00 */	li r6, 0
/* 80104C24 00000018  4B FA 8F 55 */	bl setOldRootQuaternion__9daAlink_cFsss
/* 80104C28 0000001C  7F E3 FB 78 */	mr r3, r31
/* 80104C2C 00000020  4B FF FA 45 */	bl procSwimMoveInit__9daAlink_cFv
/* 80104C30 00000024  48 00 00 08 */	b lbl_80104C38
lbl_80104C34:
/* 80104C34 00000000  38 60 00 01 */	li r3, 1
lbl_80104C38:
/* 80104C38 00000000  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80104C3C 00000004  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80104C40 00000008  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80104C44 0000000C  7C 08 03 A6 */	mtlr r0
/* 80104C48 00000010  38 21 00 20 */	addi r1, r1, 0x20
/* 80104C4C 00000014  4E 80 00 20 */	blr 
