/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.43
Hash     : 3be1735
Date     : Apr 30 2024
Type     : Engineering
Log Time   : Tue Apr 30 21:42:59 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 16

#Path 1
Startpoint: out_stage_unit.Valid_out.Q[0] (dffre at (26,13) clocked by BM_lamda_unit.clk)
Endpoint  : out:$iopadmap$CEO.outpad[0] (.output at (36,1) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                    0.000     0.000
clock source latency                                                   0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                           0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing)                                                0.000     0.894
| (intra 'clb' routing)                                                0.000     0.894
out_stage_unit.Valid_out.C[0] (dffre at (26,13))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                          0.154     1.048
out_stage_unit.Valid_out.Q[0] (dffre at (26,13)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                0.000     1.048
| (inter-block routing)                                                0.518     1.567
| (intra 'clb' routing)                                                0.085     1.652
$iopadmap$CEO.in[1] (.names at (36,12))                                0.000     1.652
| (primitive '.names' combinational delay)                             0.218     1.870
$iopadmap$CEO.out[0] (.names at (36,12))                               0.000     1.870
| (intra 'clb' routing)                                                0.000     1.870
| (inter-block routing)                                                0.698     2.568
| (intra 'io' routing)                                                 0.733     3.301
out:$iopadmap$CEO.outpad[0] (.output at (36,1))                       -0.000     3.301
data arrival time                                                                3.301

clock BM_lamda_unit.clk (rise edge)                                    2.500     2.500
clock source latency                                                   0.000     2.500
clock uncertainty                                                      0.000     2.500
output external delay                                                 -0.100     2.400
data required time                                                               2.400
--------------------------------------------------------------------------------------
data required time                                                               2.400
data arrival time                                                               -3.301
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.901


#Path 2
Startpoint: lamda_roots_unit.L4[2].Q[0] (dffre at (38,17) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add1[10].D[0] (dffre at (38,14) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
lamda_roots_unit.L4[2].C[0] (dffre at (38,17))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
lamda_roots_unit.L4[2].Q[0] (dffre at (38,17)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.284     1.332
| (intra 'clb' routing)                                                      0.085     1.417
$abc$371688$new_new_n4840__.in[3] (.names at (38,16))                       -0.000     1.417
| (primitive '.names' combinational delay)                                   0.173     1.590
$abc$371688$new_new_n4840__.out[0] (.names at (38,16))                       0.000     1.590
| (intra 'clb' routing)                                                      0.000     1.590
| (inter-block routing)                                                      0.220     1.809
| (intra 'clb' routing)                                                      0.085     1.894
$abc$371688$new_new_n4846__.in[4] (.names at (41,16))                        0.000     1.894
| (primitive '.names' combinational delay)                                   0.103     1.997
$abc$371688$new_new_n4846__.out[0] (.names at (41,16))                       0.000     1.997
| (intra 'clb' routing)                                                      0.000     1.997
| (inter-block routing)                                                      0.399     2.396
| (intra 'clb' routing)                                                      0.085     2.481
$abc$371688$new_new_n4848__.in[1] (.names at (38,18))                        0.000     2.481
| (primitive '.names' combinational delay)                                   0.173     2.654
$abc$371688$new_new_n4848__.out[0] (.names at (38,18))                       0.000     2.654
| (intra 'clb' routing)                                                      0.000     2.654
| (inter-block routing)                                                      0.399     3.053
| (intra 'clb' routing)                                                      0.085     3.139
$abc$371688$new_new_n5432__.in[2] (.names at (37,15))                        0.000     3.139
| (primitive '.names' combinational delay)                                   0.103     3.241
$abc$371688$new_new_n5432__.out[0] (.names at (37,15))                       0.000     3.241
| (intra 'clb' routing)                                                      0.000     3.241
| (inter-block routing)                                                      0.284     3.525
| (intra 'clb' routing)                                                      0.085     3.610
$abc$371688$new_new_n5451__.in[4] (.names at (37,14))                        0.000     3.610
| (primitive '.names' combinational delay)                                   0.152     3.762
$abc$371688$new_new_n5451__.out[0] (.names at (37,14))                       0.000     3.762
| (intra 'clb' routing)                                                      0.000     3.762
| (inter-block routing)                                                      0.220     3.981
| (intra 'clb' routing)                                                      0.085     4.066
$abc$153262$new_n20071_.in[3] (.names at (38,14))                            0.000     4.066
| (primitive '.names' combinational delay)                                   0.152     4.218
$abc$153262$new_n20071_.out[0] (.names at (38,14))                           0.000     4.218
| (intra 'clb' routing)                                                      0.000     4.218
lamda_roots_unit.add1[10].D[0] (dffre at (38,14))                            0.000     4.218
data arrival time                                                                      4.218

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
lamda_roots_unit.add1[10].C[0] (dffre at (38,14))                            0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -4.218
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.855


#Path 3
Startpoint: lamda_roots_unit.Vx3[1].Q[0] (dffre at (39,16) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add2[11].D[0] (dffre at (37,13) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
lamda_roots_unit.Vx3[1].C[0] (dffre at (39,16))                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
lamda_roots_unit.Vx3[1].Q[0] (dffre at (39,16)) [clock-to-output]            0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n4821__.in[5] (.names at (37,17))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.103     1.578
$abc$371688$new_new_n4821__.out[0] (.names at (37,17))                       0.000     1.578
| (intra 'clb' routing)                                                      0.000     1.578
| (inter-block routing)                                                      0.342     1.919
| (intra 'clb' routing)                                                      0.085     2.004
$abc$371688$new_new_n4822__.in[3] (.names at (37,19))                        0.000     2.004
| (primitive '.names' combinational delay)                                   0.090     2.094
$abc$371688$new_new_n4822__.out[0] (.names at (37,19))                       0.000     2.094
| (intra 'clb' routing)                                                      0.000     2.094
| (inter-block routing)                                                      0.518     2.613
| (intra 'clb' routing)                                                      0.085     2.698
$abc$371688$new_new_n4827__.in[0] (.names at (36,13))                        0.000     2.698
| (primitive '.names' combinational delay)                                   0.054     2.752
$abc$371688$new_new_n4827__.out[0] (.names at (36,13))                       0.000     2.752
| (intra 'clb' routing)                                                      0.000     2.752
| (inter-block routing)                                                      0.220     2.972
| (intra 'clb' routing)                                                      0.085     3.057
$abc$371688$new_new_n5466__.in[3] (.names at (37,13))                        0.000     3.057
| (primitive '.names' combinational delay)                                   0.197     3.254
$abc$371688$new_new_n5466__.out[0] (.names at (37,13))                       0.000     3.254
| (intra 'clb' routing)                                                      0.000     3.254
| (inter-block routing)                                                      0.220     3.473
| (intra 'clb' routing)                                                      0.085     3.558
$abc$371688$new_new_n5474__.in[2] (.names at (38,13))                        0.000     3.558
| (primitive '.names' combinational delay)                                   0.136     3.694
$abc$371688$new_new_n5474__.out[0] (.names at (38,13))                       0.000     3.694
| (intra 'clb' routing)                                                      0.000     3.694
| (inter-block routing)                                                      0.220     3.913
| (intra 'clb' routing)                                                      0.085     3.999
$abc$153262$new_n19785_.in[3] (.names at (37,13))                            0.000     3.999
| (primitive '.names' combinational delay)                                   0.099     4.098
$abc$153262$new_n19785_.out[0] (.names at (37,13))                           0.000     4.098
| (intra 'clb' routing)                                                      0.000     4.098
lamda_roots_unit.add2[11].D[0] (dffre at (37,13))                            0.000     4.098
data arrival time                                                                      4.098

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
lamda_roots_unit.add2[11].C[0] (dffre at (37,13))                            0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -4.098
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.735


#Path 4
Startpoint: error_correction_unit.Vx3[3].Q[0] (dffre at (22,17) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add1[9].D[0] (dffre at (18,20) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.Vx3[3].C[0] (dffre at (22,17))                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.Vx3[3].Q[0] (dffre at (22,17)) [clock-to-output]       0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.518     1.567
| (intra 'clb' routing)                                                      0.085     1.652
$abc$371688$new_new_n4614__.in[1] (.names at (19,22))                        0.000     1.652
| (primitive '.names' combinational delay)                                   0.148     1.800
$abc$371688$new_new_n4614__.out[0] (.names at (19,22))                       0.000     1.800
| (intra 'clb' routing)                                                      0.000     1.800
| (inter-block routing)                                                      0.339     2.138
| (intra 'clb' routing)                                                      0.085     2.223
$abc$371688$new_new_n4616__.in[1] (.names at (25,22))                        0.000     2.223
| (primitive '.names' combinational delay)                                   0.090     2.314
$abc$371688$new_new_n4616__.out[0] (.names at (25,22))                       0.000     2.314
| (intra 'clb' routing)                                                      0.000     2.314
| (inter-block routing)                                                      0.399     2.713
| (intra 'clb' routing)                                                      0.085     2.798
$abc$371688$new_new_n4619__.in[2] (.names at (22,20))                        0.000     2.798
| (primitive '.names' combinational delay)                                   0.152     2.950
$abc$371688$new_new_n4619__.out[0] (.names at (22,20))                       0.000     2.950
| (intra 'clb' routing)                                                      0.085     3.035
$abc$371688$new_new_n4622__.in[2] (.names at (22,20))                        0.000     3.035
| (primitive '.names' combinational delay)                                   0.025     3.060
$abc$371688$new_new_n4622__.out[0] (.names at (22,20))                       0.000     3.060
| (intra 'clb' routing)                                                      0.000     3.060
| (inter-block routing)                                                      0.220     3.280
| (intra 'clb' routing)                                                      0.085     3.365
$abc$371688$new_new_n5220__.in[3] (.names at (19,20))                        0.000     3.365
| (primitive '.names' combinational delay)                                   0.173     3.537
$abc$371688$new_new_n5220__.out[0] (.names at (19,20))                       0.000     3.537
| (intra 'clb' routing)                                                      0.000     3.537
| (inter-block routing)                                                      0.220     3.757
| (intra 'clb' routing)                                                      0.085     3.842
$abc$153262$new_n22095_.in[1] (.names at (18,20))                            0.000     3.842
| (primitive '.names' combinational delay)                                   0.218     4.060
$abc$153262$new_n22095_.out[0] (.names at (18,20))                           0.000     4.060
| (intra 'clb' routing)                                                      0.000     4.060
error_correction_unit.add1[9].D[0] (dffre at (18,20))                        0.000     4.060
data arrival time                                                                      4.060

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add1[9].C[0] (dffre at (18,20))                        0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -4.060
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.697


#Path 5
Startpoint: error_correction_unit.Vx9[1].Q[0] (dffre at (18,18) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add3[11].D[0] (dffre at (20,16) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.Vx9[1].C[0] (dffre at (18,18))                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.Vx9[1].Q[0] (dffre at (18,18)) [clock-to-output]       0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.399     1.448
| (intra 'clb' routing)                                                      0.085     1.533
$abc$371688$new_new_n4940__.in[3] (.names at (24,19))                        0.000     1.533
| (primitive '.names' combinational delay)                                   0.197     1.730
$abc$371688$new_new_n4940__.out[0] (.names at (24,19))                       0.000     1.730
| (intra 'clb' routing)                                                      0.000     1.730
| (inter-block routing)                                                      0.220     1.949
| (intra 'clb' routing)                                                      0.085     2.035
$abc$371688$new_new_n4943__.in[5] (.names at (21,19))                        0.000     2.035
| (primitive '.names' combinational delay)                                   0.173     2.207
$abc$371688$new_new_n4943__.out[0] (.names at (21,19))                       0.000     2.207
| (intra 'clb' routing)                                                      0.000     2.207
| (inter-block routing)                                                      0.399     2.607
| (intra 'clb' routing)                                                      0.085     2.692
$abc$371688$new_new_n4949__.in[4] (.names at (20,16))                        0.000     2.692
| (primitive '.names' combinational delay)                                   0.099     2.791
$abc$371688$new_new_n4949__.out[0] (.names at (20,16))                       0.000     2.791
| (intra 'clb' routing)                                                      0.000     2.791
| (inter-block routing)                                                      0.342     3.132
| (intra 'clb' routing)                                                      0.085     3.217
$abc$371688$new_new_n5320__.in[3] (.names at (21,17))                        0.000     3.217
| (primitive '.names' combinational delay)                                   0.136     3.353
$abc$371688$new_new_n5320__.out[0] (.names at (21,17))                       0.000     3.353
| (intra 'clb' routing)                                                      0.000     3.353
| (inter-block routing)                                                      0.342     3.695
| (intra 'clb' routing)                                                      0.085     3.780
$abc$371688$new_new_n5321__.in[5] (.names at (20,16))                        0.000     3.780
| (primitive '.names' combinational delay)                                   0.025     3.805
$abc$371688$new_new_n5321__.out[0] (.names at (20,16))                       0.000     3.805
| (intra 'clb' routing)                                                      0.085     3.890
$abc$153262$new_n21210_.in[1] (.names at (20,16))                            0.000     3.890
| (primitive '.names' combinational delay)                                   0.152     4.042
$abc$153262$new_n21210_.out[0] (.names at (20,16))                           0.000     4.042
| (intra 'clb' routing)                                                      0.000     4.042
error_correction_unit.add3[11].D[0] (dffre at (20,16))                       0.000     4.042
data arrival time                                                                      4.042

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add3[11].C[0] (dffre at (20,16))                       0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -4.042
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.679


#Path 6
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[8][3].D[0] (dffre at (27,19) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n807_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n807_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.000     3.002
| (inter-block routing)                                                                      0.162     3.164
| (intra 'clb' routing)                                                                      0.085     3.249
$abc$153262$new_n12321_.in[1] (.names at (31,18))                                            0.000     3.249
| (primitive '.names' combinational delay)                                                   0.136     3.385
$abc$153262$new_n12321_.out[0] (.names at (31,18))                                           0.000     3.385
| (intra 'clb' routing)                                                                      0.000     3.385
| (inter-block routing)                                                                      0.342     3.726
| (intra 'clb' routing)                                                                      0.303     4.029
error_correction_unit.eL[8][3].D[0] (dffre at (27,19))                                       0.000     4.029
data arrival time                                                                                      4.029

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[8][3].C[0] (dffre at (27,19))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -4.029
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.667


#Path 7
Startpoint: Omega_Phy_unit.state[14].Q[0] (dffre at (21,29) clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.cnt2[3].D[0] (dffre at (24,30) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
Omega_Phy_unit.state[14].C[0] (dffre at (21,29))                             0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
Omega_Phy_unit.state[14].Q[0] (dffre at (21,29)) [clock-to-output]           0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n6455__.in[1] (.names at (24,30))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.136     1.610
$abc$371688$new_new_n6455__.out[0] (.names at (24,30))                       0.000     1.610
| (intra 'clb' routing)                                                      0.000     1.610
| (inter-block routing)                                                      0.284     1.894
| (intra 'clb' routing)                                                      0.085     1.979
$abc$371688$new_new_n6456__.in[0] (.names at (24,29))                        0.000     1.979
| (primitive '.names' combinational delay)                                   0.218     2.197
$abc$371688$new_new_n6456__.out[0] (.names at (24,29))                       0.000     2.197
| (intra 'clb' routing)                                                      0.000     2.197
| (inter-block routing)                                                      0.162     2.359
| (intra 'clb' routing)                                                      0.085     2.444
$abc$371688$new_new_n6457__.in[0] (.names at (24,29))                        0.000     2.444
| (primitive '.names' combinational delay)                                   0.218     2.662
$abc$371688$new_new_n6457__.out[0] (.names at (24,29))                       0.000     2.662
| (intra 'clb' routing)                                                      0.000     2.662
| (inter-block routing)                                                      0.457     3.120
| (intra 'clb' routing)                                                      0.085     3.205
$abc$371688$new_new_n6745__.in[1] (.names at (24,32))                        0.000     3.205
| (primitive '.names' combinational delay)                                   0.152     3.356
$abc$371688$new_new_n6745__.out[0] (.names at (24,32))                       0.000     3.356
| (intra 'clb' routing)                                                      0.000     3.356
| (inter-block routing)                                                      0.342     3.698
| (intra 'clb' routing)                                                      0.085     3.783
$abc$153262$new_n16165_.in[0] (.names at (24,30))                            0.000     3.783
| (primitive '.names' combinational delay)                                   0.218     4.001
$abc$153262$new_n16165_.out[0] (.names at (24,30))                           0.000     4.001
| (intra 'clb' routing)                                                      0.000     4.001
Omega_Phy_unit.cnt2[3].D[0] (dffre at (24,30))                               0.000     4.001
data arrival time                                                                      4.001

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
Omega_Phy_unit.cnt2[3].C[0] (dffre at (24,30))                               0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -4.001
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.638


#Path 8
Startpoint: lamda_roots_unit.Vx3[1].Q[0] (dffre at (39,16) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add2[10].D[0] (dffre at (38,13) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
lamda_roots_unit.Vx3[1].C[0] (dffre at (39,16))                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
lamda_roots_unit.Vx3[1].Q[0] (dffre at (39,16)) [clock-to-output]            0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n4821__.in[5] (.names at (37,17))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.103     1.578
$abc$371688$new_new_n4821__.out[0] (.names at (37,17))                       0.000     1.578
| (intra 'clb' routing)                                                      0.000     1.578
| (inter-block routing)                                                      0.342     1.919
| (intra 'clb' routing)                                                      0.085     2.004
$abc$371688$new_new_n4822__.in[3] (.names at (37,19))                        0.000     2.004
| (primitive '.names' combinational delay)                                   0.090     2.094
$abc$371688$new_new_n4822__.out[0] (.names at (37,19))                       0.000     2.094
| (intra 'clb' routing)                                                      0.000     2.094
| (inter-block routing)                                                      0.518     2.613
| (intra 'clb' routing)                                                      0.085     2.698
$abc$371688$new_new_n4827__.in[0] (.names at (36,13))                        0.000     2.698
| (primitive '.names' combinational delay)                                   0.054     2.752
$abc$371688$new_new_n4827__.out[0] (.names at (36,13))                       0.000     2.752
| (intra 'clb' routing)                                                      0.000     2.752
| (inter-block routing)                                                      0.220     2.972
| (intra 'clb' routing)                                                      0.085     3.057
$abc$371688$new_new_n5466__.in[3] (.names at (37,13))                        0.000     3.057
| (primitive '.names' combinational delay)                                   0.197     3.254
$abc$371688$new_new_n5466__.out[0] (.names at (37,13))                       0.000     3.254
| (intra 'clb' routing)                                                      0.000     3.254
| (inter-block routing)                                                      0.220     3.473
| (intra 'clb' routing)                                                      0.085     3.558
$abc$371688$new_new_n5474__.in[2] (.names at (38,13))                        0.000     3.558
| (primitive '.names' combinational delay)                                   0.136     3.694
$abc$371688$new_new_n5474__.out[0] (.names at (38,13))                       0.000     3.694
| (intra 'clb' routing)                                                      0.085     3.779
$abc$153262$new_n19788_.in[3] (.names at (38,13))                            0.000     3.779
| (primitive '.names' combinational delay)                                   0.218     3.997
$abc$153262$new_n19788_.out[0] (.names at (38,13))                           0.000     3.997
| (intra 'clb' routing)                                                      0.000     3.997
lamda_roots_unit.add2[10].D[0] (dffre at (38,13))                            0.000     3.997
data arrival time                                                                      3.997

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
lamda_roots_unit.add2[10].C[0] (dffre at (38,13))                            0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.997
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.634


#Path 9
Startpoint: lamda_roots_unit.Vx3[1].Q[0] (dffre at (39,16) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add2[9].D[0] (dffre at (38,13) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
lamda_roots_unit.Vx3[1].C[0] (dffre at (39,16))                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
lamda_roots_unit.Vx3[1].Q[0] (dffre at (39,16)) [clock-to-output]            0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n4821__.in[5] (.names at (37,17))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.103     1.578
$abc$371688$new_new_n4821__.out[0] (.names at (37,17))                       0.000     1.578
| (intra 'clb' routing)                                                      0.000     1.578
| (inter-block routing)                                                      0.342     1.919
| (intra 'clb' routing)                                                      0.085     2.004
$abc$371688$new_new_n4822__.in[3] (.names at (37,19))                        0.000     2.004
| (primitive '.names' combinational delay)                                   0.090     2.094
$abc$371688$new_new_n4822__.out[0] (.names at (37,19))                       0.000     2.094
| (intra 'clb' routing)                                                      0.000     2.094
| (inter-block routing)                                                      0.518     2.613
| (intra 'clb' routing)                                                      0.085     2.698
$abc$371688$new_new_n4827__.in[0] (.names at (36,13))                        0.000     2.698
| (primitive '.names' combinational delay)                                   0.054     2.752
$abc$371688$new_new_n4827__.out[0] (.names at (36,13))                       0.000     2.752
| (intra 'clb' routing)                                                      0.000     2.752
| (inter-block routing)                                                      0.220     2.972
| (intra 'clb' routing)                                                      0.085     3.057
$abc$371688$new_new_n5466__.in[3] (.names at (37,13))                        0.000     3.057
| (primitive '.names' combinational delay)                                   0.197     3.254
$abc$371688$new_new_n5466__.out[0] (.names at (37,13))                       0.000     3.254
| (intra 'clb' routing)                                                      0.000     3.254
| (inter-block routing)                                                      0.220     3.473
| (intra 'clb' routing)                                                      0.085     3.558
$abc$371688$new_new_n5474__.in[2] (.names at (38,13))                        0.000     3.558
| (primitive '.names' combinational delay)                                   0.136     3.694
$abc$371688$new_new_n5474__.out[0] (.names at (38,13))                       0.000     3.694
| (intra 'clb' routing)                                                      0.085     3.779
$abc$153262$new_n19794_.in[1] (.names at (38,13))                            0.000     3.779
| (primitive '.names' combinational delay)                                   0.218     3.997
$abc$153262$new_n19794_.out[0] (.names at (38,13))                           0.000     3.997
| (intra 'clb' routing)                                                      0.000     3.997
lamda_roots_unit.add2[9].D[0] (dffre at (38,13))                             0.000     3.997
data arrival time                                                                      3.997

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
lamda_roots_unit.add2[9].C[0] (dffre at (38,13))                             0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.997
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.634


#Path 10
Startpoint: lamda_roots_unit.L4[2].Q[0] (dffre at (38,17) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add1[9].D[0] (dffre at (37,14) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
lamda_roots_unit.L4[2].C[0] (dffre at (38,17))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
lamda_roots_unit.L4[2].Q[0] (dffre at (38,17)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.284     1.332
| (intra 'clb' routing)                                                      0.085     1.417
$abc$371688$new_new_n4840__.in[3] (.names at (38,16))                       -0.000     1.417
| (primitive '.names' combinational delay)                                   0.173     1.590
$abc$371688$new_new_n4840__.out[0] (.names at (38,16))                       0.000     1.590
| (intra 'clb' routing)                                                      0.000     1.590
| (inter-block routing)                                                      0.220     1.809
| (intra 'clb' routing)                                                      0.085     1.894
$abc$371688$new_new_n4846__.in[4] (.names at (41,16))                        0.000     1.894
| (primitive '.names' combinational delay)                                   0.103     1.997
$abc$371688$new_new_n4846__.out[0] (.names at (41,16))                       0.000     1.997
| (intra 'clb' routing)                                                      0.000     1.997
| (inter-block routing)                                                      0.399     2.396
| (intra 'clb' routing)                                                      0.085     2.481
$abc$371688$new_new_n4848__.in[1] (.names at (38,18))                        0.000     2.481
| (primitive '.names' combinational delay)                                   0.173     2.654
$abc$371688$new_new_n4848__.out[0] (.names at (38,18))                       0.000     2.654
| (intra 'clb' routing)                                                      0.000     2.654
| (inter-block routing)                                                      0.399     3.053
| (intra 'clb' routing)                                                      0.085     3.139
$abc$371688$new_new_n5432__.in[2] (.names at (37,15))                        0.000     3.139
| (primitive '.names' combinational delay)                                   0.103     3.241
$abc$371688$new_new_n5432__.out[0] (.names at (37,15))                       0.000     3.241
| (intra 'clb' routing)                                                      0.000     3.241
| (inter-block routing)                                                      0.284     3.525
| (intra 'clb' routing)                                                      0.085     3.610
$abc$371688$new_new_n5451__.in[4] (.names at (37,14))                        0.000     3.610
| (primitive '.names' combinational delay)                                   0.152     3.762
$abc$371688$new_new_n5451__.out[0] (.names at (37,14))                       0.000     3.762
| (intra 'clb' routing)                                                      0.085     3.847
$abc$153262$new_n20074_.in[1] (.names at (37,14))                            0.000     3.847
| (primitive '.names' combinational delay)                                   0.136     3.982
$abc$153262$new_n20074_.out[0] (.names at (37,14))                           0.000     3.982
| (intra 'clb' routing)                                                      0.000     3.982
lamda_roots_unit.add1[9].D[0] (dffre at (37,14))                             0.000     3.982
data arrival time                                                                      3.982

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
lamda_roots_unit.add1[9].C[0] (dffre at (37,14))                             0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.982
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.619


#Path 11
Startpoint: lamda_roots_unit.L4[2].Q[0] (dffre at (38,17) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add1[8].D[0] (dffre at (37,14) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
lamda_roots_unit.L4[2].C[0] (dffre at (38,17))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
lamda_roots_unit.L4[2].Q[0] (dffre at (38,17)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.284     1.332
| (intra 'clb' routing)                                                      0.085     1.417
$abc$371688$new_new_n4840__.in[3] (.names at (38,16))                       -0.000     1.417
| (primitive '.names' combinational delay)                                   0.173     1.590
$abc$371688$new_new_n4840__.out[0] (.names at (38,16))                       0.000     1.590
| (intra 'clb' routing)                                                      0.000     1.590
| (inter-block routing)                                                      0.220     1.809
| (intra 'clb' routing)                                                      0.085     1.894
$abc$371688$new_new_n4846__.in[4] (.names at (41,16))                        0.000     1.894
| (primitive '.names' combinational delay)                                   0.103     1.997
$abc$371688$new_new_n4846__.out[0] (.names at (41,16))                       0.000     1.997
| (intra 'clb' routing)                                                      0.000     1.997
| (inter-block routing)                                                      0.399     2.396
| (intra 'clb' routing)                                                      0.085     2.481
$abc$371688$new_new_n4848__.in[1] (.names at (38,18))                        0.000     2.481
| (primitive '.names' combinational delay)                                   0.173     2.654
$abc$371688$new_new_n4848__.out[0] (.names at (38,18))                       0.000     2.654
| (intra 'clb' routing)                                                      0.000     2.654
| (inter-block routing)                                                      0.399     3.053
| (intra 'clb' routing)                                                      0.085     3.139
$abc$371688$new_new_n5432__.in[2] (.names at (37,15))                        0.000     3.139
| (primitive '.names' combinational delay)                                   0.103     3.241
$abc$371688$new_new_n5432__.out[0] (.names at (37,15))                       0.000     3.241
| (intra 'clb' routing)                                                      0.000     3.241
| (inter-block routing)                                                      0.284     3.525
| (intra 'clb' routing)                                                      0.085     3.610
$abc$371688$new_new_n5451__.in[4] (.names at (37,14))                        0.000     3.610
| (primitive '.names' combinational delay)                                   0.152     3.762
$abc$371688$new_new_n5451__.out[0] (.names at (37,14))                       0.000     3.762
| (intra 'clb' routing)                                                      0.085     3.847
$abc$153262$new_n20076_.in[0] (.names at (37,14))                            0.000     3.847
| (primitive '.names' combinational delay)                                   0.136     3.982
$abc$153262$new_n20076_.out[0] (.names at (37,14))                           0.000     3.982
| (intra 'clb' routing)                                                      0.000     3.982
lamda_roots_unit.add1[8].D[0] (dffre at (37,14))                             0.000     3.982
data arrival time                                                                      3.982

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
lamda_roots_unit.add1[8].C[0] (dffre at (37,14))                             0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.982
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.619


#Path 12
Startpoint: error_correction_unit.Vx9[3].Q[0] (dffre at (18,18) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add3[10].D[0] (dffre at (20,16) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.Vx9[3].C[0] (dffre at (18,18))                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.Vx9[3].Q[0] (dffre at (18,18)) [clock-to-output]       0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.399     1.448
| (intra 'clb' routing)                                                      0.085     1.533
$abc$371688$new_new_n4960__.in[2] (.names at (19,21))                        0.000     1.533
| (primitive '.names' combinational delay)                                   0.135     1.668
$abc$371688$new_new_n4960__.out[0] (.names at (19,21))                       0.000     1.668
| (intra 'clb' routing)                                                      0.000     1.668
| (inter-block routing)                                                      0.457     2.126
| (intra 'clb' routing)                                                      0.085     2.211
$abc$371688$new_new_n4962__.in[1] (.names at (24,18))                        0.000     2.211
| (primitive '.names' combinational delay)                                   0.090     2.301
$abc$371688$new_new_n4962__.out[0] (.names at (24,18))                       0.000     2.301
| (intra 'clb' routing)                                                      0.000     2.301
| (inter-block routing)                                                      0.342     2.643
| (intra 'clb' routing)                                                      0.085     2.728
$abc$371688$new_new_n4968__.in[4] (.names at (21,17))                        0.000     2.728
| (primitive '.names' combinational delay)                                   0.218     2.946
$abc$371688$new_new_n4968__.out[0] (.names at (21,17))                       0.000     2.946
| (intra 'clb' routing)                                                      0.000     2.946
| (inter-block routing)                                                      0.342     3.287
| (intra 'clb' routing)                                                      0.085     3.373
$abc$371688$new_new_n5315__.in[1] (.names at (20,16))                        0.000     3.373
| (primitive '.names' combinational delay)                                   0.099     3.472
$abc$371688$new_new_n5315__.out[0] (.names at (20,16))                       0.000     3.472
| (intra 'clb' routing)                                                      0.085     3.557
$abc$371688$new_new_n5317__.in[4] (.names at (20,16))                        0.000     3.557
| (primitive '.names' combinational delay)                                   0.197     3.754
$abc$371688$new_new_n5317__.out[0] (.names at (20,16))                       0.000     3.754
| (intra 'clb' routing)                                                      0.085     3.839
$abc$153262$new_n21220_.in[1] (.names at (20,16))                            0.000     3.839
| (primitive '.names' combinational delay)                                   0.136     3.974
$abc$153262$new_n21220_.out[0] (.names at (20,16))                           0.000     3.974
| (intra 'clb' routing)                                                      0.000     3.974
error_correction_unit.add3[10].D[0] (dffre at (20,16))                       0.000     3.974
data arrival time                                                                      3.974

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add3[10].C[0] (dffre at (20,16))                       0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.974
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.612


#Path 13
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[3][2].D[0] (dffre at (31,23) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.220     2.964
| (intra 'clb' routing)                                                                      0.085     3.050
$abc$153262$new_n12324_.in[2] (.names at (30,18))                                            0.000     3.050
| (primitive '.names' combinational delay)                                                   0.173     3.222
$abc$153262$new_n12324_.out[0] (.names at (30,18))                                           0.000     3.222
| (intra 'clb' routing)                                                                      0.000     3.222
| (inter-block routing)                                                                      0.518     3.740
| (intra 'clb' routing)                                                                      0.233     3.973
error_correction_unit.eL[3][2].D[0] (dffre at (31,23))                                       0.000     3.973
data arrival time                                                                                      3.973

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[3][2].C[0] (dffre at (31,23))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.973
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.611


#Path 14
Startpoint: error_correction_unit.Vx6[5].Q[0] (dffre at (21,18) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add1[11].D[0] (dffre at (18,16) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.Vx6[5].C[0] (dffre at (21,18))                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.Vx6[5].Q[0] (dffre at (21,18)) [clock-to-output]       0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n4598__.in[2] (.names at (21,20))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.218     1.693
$abc$371688$new_new_n4598__.out[0] (.names at (21,20))                       0.000     1.693
| (intra 'clb' routing)                                                      0.000     1.693
| (inter-block routing)                                                      0.220     1.913
| (intra 'clb' routing)                                                      0.085     1.998
$abc$371688$new_new_n4600__.in[4] (.names at (24,20))                        0.000     1.998
| (primitive '.names' combinational delay)                                   0.136     2.133
$abc$371688$new_new_n4600__.out[0] (.names at (24,20))                       0.000     2.133
| (intra 'clb' routing)                                                      0.000     2.133
| (inter-block routing)                                                      0.220     2.353
| (intra 'clb' routing)                                                      0.085     2.438
$abc$371688$new_new_n4611__.in[3] (.names at (21,20))                        0.000     2.438
| (primitive '.names' combinational delay)                                   0.218     2.656
$abc$371688$new_new_n4611__.out[0] (.names at (21,20))                       0.000     2.656
| (intra 'clb' routing)                                                      0.000     2.656
| (inter-block routing)                                                      0.220     2.876
| (intra 'clb' routing)                                                      0.085     2.961
$abc$371688$new_new_n5055__.in[3] (.names at (18,20))                        0.000     2.961
| (primitive '.names' combinational delay)                                   0.152     3.113
$abc$371688$new_new_n5055__.out[0] (.names at (18,20))                       0.000     3.113
| (intra 'clb' routing)                                                      0.000     3.113
| (inter-block routing)                                                      0.342     3.454
| (intra 'clb' routing)                                                      0.085     3.539
$abc$371688$new_new_n5223__.in[1] (.names at (18,16))                        0.000     3.539
| (primitive '.names' combinational delay)                                   0.152     3.691
$abc$371688$new_new_n5223__.out[0] (.names at (18,16))                       0.000     3.691
| (intra 'clb' routing)                                                      0.085     3.776
$abc$153262$li2288_li2288.in[1] (.names at (18,16))                          0.000     3.776
| (primitive '.names' combinational delay)                                   0.197     3.973
$abc$153262$li2288_li2288.out[0] (.names at (18,16))                         0.000     3.973
| (intra 'clb' routing)                                                      0.000     3.973
error_correction_unit.add1[11].D[0] (dffre at (18,16))                       0.000     3.973
data arrival time                                                                      3.973

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add1[11].C[0] (dffre at (18,16))                       0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.973
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.610


#Path 15
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[1][3].D[0] (dffre at (31,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n807_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n807_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.000     3.002
| (inter-block routing)                                                                      0.162     3.164
| (intra 'clb' routing)                                                                      0.085     3.249
$abc$153262$new_n12321_.in[1] (.names at (31,18))                                            0.000     3.249
| (primitive '.names' combinational delay)                                                   0.136     3.385
$abc$153262$new_n12321_.out[0] (.names at (31,18))                                           0.000     3.385
| (intra 'clb' routing)                                                                      0.000     3.385
| (inter-block routing)                                                                      0.284     3.668
| (intra 'clb' routing)                                                                      0.303     3.972
error_correction_unit.eL[1][3].D[0] (dffre at (31,17))                                       0.000     3.972
data arrival time                                                                                      3.972

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[1][3].C[0] (dffre at (31,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.972
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.609


#Path 16
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[7][1].D[0] (dffre at (29,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.342     3.086
| (intra 'clb' routing)                                                                      0.085     3.171
$abc$153262$new_n12327_.in[2] (.names at (32,17))                                            0.000     3.171
| (primitive '.names' combinational delay)                                                   0.152     3.323
$abc$153262$new_n12327_.out[0] (.names at (32,17))                                           0.000     3.323
| (intra 'clb' routing)                                                                      0.000     3.323
| (inter-block routing)                                                                      0.342     3.665
| (intra 'clb' routing)                                                                      0.303     3.968
error_correction_unit.eL[7][1].D[0] (dffre at (29,18))                                       0.000     3.968
data arrival time                                                                                      3.968

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[7][1].C[0] (dffre at (29,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.968
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.605


#Path 17
Startpoint: Omega_Phy_unit.cnt1[3].Q[0] (dffre at (29,31) clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.add_1[5].D[0] (dffre at (27,31) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
Omega_Phy_unit.cnt1[3].C[0] (dffre at (29,31))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
Omega_Phy_unit.cnt1[3].Q[0] (dffre at (29,31)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.162     1.210
| (intra 'clb' routing)                                                      0.085     1.295
$abc$371688$new_new_n6440__.in[2] (.names at (29,31))                       -0.000     1.295
| (primitive '.names' combinational delay)                                   0.197     1.492
$abc$371688$new_new_n6440__.out[0] (.names at (29,31))                       0.000     1.492
| (intra 'clb' routing)                                                      0.000     1.492
| (inter-block routing)                                                      0.220     1.712
| (intra 'clb' routing)                                                      0.085     1.797
$abc$371688$new_new_n6446__.in[2] (.names at (30,31))                        0.000     1.797
| (primitive '.names' combinational delay)                                   0.197     1.994
$abc$371688$new_new_n6446__.out[0] (.names at (30,31))                       0.000     1.994
| (intra 'clb' routing)                                                      0.000     1.994
| (inter-block routing)                                                      0.220     2.213
| (intra 'clb' routing)                                                      0.085     2.298
$abc$371688$new_new_n6448__.in[4] (.names at (27,31))                        0.000     2.298
| (primitive '.names' combinational delay)                                   0.173     2.471
$abc$371688$new_new_n6448__.out[0] (.names at (27,31))                       0.000     2.471
| (intra 'clb' routing)                                                      0.000     2.471
| (inter-block routing)                                                      0.518     2.989
| (intra 'clb' routing)                                                      0.085     3.074
$abc$371688$new_new_n6523__.in[5] (.names at (27,26))                        0.000     3.074
| (primitive '.names' combinational delay)                                   0.090     3.165
$abc$371688$new_new_n6523__.out[0] (.names at (27,26))                       0.000     3.165
| (intra 'clb' routing)                                                      0.000     3.165
| (inter-block routing)                                                      0.518     3.683
| (intra 'clb' routing)                                                      0.085     3.768
$abc$153262$new_n17080_.in[1] (.names at (27,31))                            0.000     3.768
| (primitive '.names' combinational delay)                                   0.197     3.965
$abc$153262$new_n17080_.out[0] (.names at (27,31))                           0.000     3.965
| (intra 'clb' routing)                                                      0.000     3.965
Omega_Phy_unit.add_1[5].D[0] (dffre at (27,31))                              0.000     3.965
data arrival time                                                                      3.965

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
Omega_Phy_unit.add_1[5].C[0] (dffre at (27,31))                              0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.965
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.602


#Path 18
Startpoint: error_correction_unit.V[0].Q[0] (dffre at (25,18) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add2[10].D[0] (dffre at (17,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.V[0].C[0] (dffre at (25,18))                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.V[0].Q[0] (dffre at (25,18)) [clock-to-output]         0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n5021__.in[2] (.names at (22,19))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.218     1.693
$abc$371688$new_new_n5021__.out[0] (.names at (22,19))                       0.000     1.693
| (intra 'clb' routing)                                                      0.000     1.693
| (inter-block routing)                                                      0.284     1.977
| (intra 'clb' routing)                                                      0.085     2.062
$abc$371688$new_new_n5023__.in[3] (.names at (22,18))                        0.000     2.062
| (primitive '.names' combinational delay)                                   0.173     2.234
$abc$371688$new_new_n5023__.out[0] (.names at (22,18))                       0.000     2.234
| (intra 'clb' routing)                                                      0.000     2.234
| (inter-block routing)                                                      0.220     2.454
| (intra 'clb' routing)                                                      0.085     2.539
$abc$371688$new_new_n5029__.in[4] (.names at (19,18))                        0.000     2.539
| (primitive '.names' combinational delay)                                   0.025     2.564
$abc$371688$new_new_n5029__.out[0] (.names at (19,18))                       0.000     2.564
| (intra 'clb' routing)                                                      0.000     2.564
| (inter-block routing)                                                      0.342     2.906
| (intra 'clb' routing)                                                      0.085     2.991
$abc$371688$new_new_n5034__.in[2] (.names at (17,17))                        0.000     2.991
| (primitive '.names' combinational delay)                                   0.099     3.090
$abc$371688$new_new_n5034__.out[0] (.names at (17,17))                       0.000     3.090
| (intra 'clb' routing)                                                      0.000     3.090
| (inter-block routing)                                                      0.220     3.310
| (intra 'clb' routing)                                                      0.085     3.395
$abc$371688$new_new_n5040__.in[2] (.names at (18,17))                        0.000     3.395
| (primitive '.names' combinational delay)                                   0.197     3.592
$abc$371688$new_new_n5040__.out[0] (.names at (18,17))                       0.000     3.592
| (intra 'clb' routing)                                                      0.000     3.592
| (inter-block routing)                                                      0.220     3.811
| (intra 'clb' routing)                                                      0.085     3.896
$abc$153262$new_n21708_.in[3] (.names at (17,17))                            0.000     3.896
| (primitive '.names' combinational delay)                                   0.054     3.950
$abc$153262$new_n21708_.out[0] (.names at (17,17))                           0.000     3.950
| (intra 'clb' routing)                                                      0.000     3.950
error_correction_unit.add2[10].D[0] (dffre at (17,17))                       0.000     3.950
data arrival time                                                                      3.950

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add2[10].C[0] (dffre at (17,17))                       0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.950
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.587


#Path 19
Startpoint: lamda_roots_unit.L4[2].Q[0] (dffre at (38,17) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add1[11].D[0] (dffre at (37,14) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
lamda_roots_unit.L4[2].C[0] (dffre at (38,17))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
lamda_roots_unit.L4[2].Q[0] (dffre at (38,17)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.284     1.332
| (intra 'clb' routing)                                                      0.085     1.417
$abc$371688$new_new_n4840__.in[3] (.names at (38,16))                       -0.000     1.417
| (primitive '.names' combinational delay)                                   0.173     1.590
$abc$371688$new_new_n4840__.out[0] (.names at (38,16))                       0.000     1.590
| (intra 'clb' routing)                                                      0.000     1.590
| (inter-block routing)                                                      0.220     1.809
| (intra 'clb' routing)                                                      0.085     1.894
$abc$371688$new_new_n4846__.in[4] (.names at (41,16))                        0.000     1.894
| (primitive '.names' combinational delay)                                   0.103     1.997
$abc$371688$new_new_n4846__.out[0] (.names at (41,16))                       0.000     1.997
| (intra 'clb' routing)                                                      0.000     1.997
| (inter-block routing)                                                      0.399     2.396
| (intra 'clb' routing)                                                      0.085     2.481
$abc$371688$new_new_n4848__.in[1] (.names at (38,18))                        0.000     2.481
| (primitive '.names' combinational delay)                                   0.173     2.654
$abc$371688$new_new_n4848__.out[0] (.names at (38,18))                       0.000     2.654
| (intra 'clb' routing)                                                      0.000     2.654
| (inter-block routing)                                                      0.399     3.053
| (intra 'clb' routing)                                                      0.085     3.139
$abc$371688$new_new_n5432__.in[2] (.names at (37,15))                        0.000     3.139
| (primitive '.names' combinational delay)                                   0.103     3.241
$abc$371688$new_new_n5432__.out[0] (.names at (37,15))                       0.000     3.241
| (intra 'clb' routing)                                                      0.000     3.241
| (inter-block routing)                                                      0.284     3.525
| (intra 'clb' routing)                                                      0.085     3.610
$abc$371688$new_new_n5451__.in[4] (.names at (37,14))                        0.000     3.610
| (primitive '.names' combinational delay)                                   0.152     3.762
$abc$371688$new_new_n5451__.out[0] (.names at (37,14))                       0.000     3.762
| (intra 'clb' routing)                                                      0.085     3.847
$abc$153262$new_n20069_.in[1] (.names at (37,14))                            0.000     3.847
| (primitive '.names' combinational delay)                                   0.090     3.937
$abc$153262$new_n20069_.out[0] (.names at (37,14))                           0.000     3.937
| (intra 'clb' routing)                                                      0.000     3.937
lamda_roots_unit.add1[11].D[0] (dffre at (37,14))                            0.000     3.937
data arrival time                                                                      3.937

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
lamda_roots_unit.add1[11].C[0] (dffre at (37,14))                            0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.937
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.574


#Path 20
Startpoint: error_correction_unit.V[0].Q[0] (dffre at (25,18) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add2[8].D[0] (dffre at (21,16) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.V[0].C[0] (dffre at (25,18))                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.V[0].Q[0] (dffre at (25,18)) [clock-to-output]         0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n5021__.in[2] (.names at (22,19))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.218     1.693
$abc$371688$new_new_n5021__.out[0] (.names at (22,19))                       0.000     1.693
| (intra 'clb' routing)                                                      0.000     1.693
| (inter-block routing)                                                      0.284     1.977
| (intra 'clb' routing)                                                      0.085     2.062
$abc$371688$new_new_n5023__.in[3] (.names at (22,18))                        0.000     2.062
| (primitive '.names' combinational delay)                                   0.173     2.234
$abc$371688$new_new_n5023__.out[0] (.names at (22,18))                       0.000     2.234
| (intra 'clb' routing)                                                      0.000     2.234
| (inter-block routing)                                                      0.220     2.454
| (intra 'clb' routing)                                                      0.085     2.539
$abc$371688$new_new_n5029__.in[4] (.names at (19,18))                        0.000     2.539
| (primitive '.names' combinational delay)                                   0.025     2.564
$abc$371688$new_new_n5029__.out[0] (.names at (19,18))                       0.000     2.564
| (intra 'clb' routing)                                                      0.000     2.564
| (inter-block routing)                                                      0.342     2.906
| (intra 'clb' routing)                                                      0.085     2.991
$abc$371688$new_new_n5034__.in[2] (.names at (17,17))                        0.000     2.991
| (primitive '.names' combinational delay)                                   0.099     3.090
$abc$371688$new_new_n5034__.out[0] (.names at (17,17))                       0.000     3.090
| (intra 'clb' routing)                                                      0.085     3.175
$abc$371688$new_new_n5254__.in[3] (.names at (17,17))                        0.000     3.175
| (primitive '.names' combinational delay)                                   0.173     3.348
$abc$371688$new_new_n5254__.out[0] (.names at (17,17))                       0.000     3.348
| (intra 'clb' routing)                                                      0.000     3.348
| (inter-block routing)                                                      0.342     3.689
| (intra 'clb' routing)                                                      0.085     3.774
$abc$153262$new_n21757_.in[1] (.names at (21,16))                            0.000     3.774
| (primitive '.names' combinational delay)                                   0.148     3.922
$abc$153262$new_n21757_.out[0] (.names at (21,16))                           0.000     3.922
| (intra 'clb' routing)                                                      0.000     3.922
error_correction_unit.add2[8].D[0] (dffre at (21,16))                        0.000     3.922
data arrival time                                                                      3.922

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add2[8].C[0] (dffre at (21,16))                        0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.922
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.559


#Path 21
Startpoint: BM_lamda_unit.cnt[3].Q[0] (dffre at (36,27) clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.add_pow2[6].D[0] (dffre at (30,26) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
BM_lamda_unit.cnt[3].C[0] (dffre at (36,27))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
BM_lamda_unit.cnt[3].Q[0] (dffre at (36,27)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n6337__.in[2] (.names at (34,28))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.218     1.693
$abc$371688$new_new_n6337__.out[0] (.names at (34,28))                       0.000     1.693
| (intra 'clb' routing)                                                      0.000     1.693
| (inter-block routing)                                                      0.399     2.093
| (intra 'clb' routing)                                                      0.085     2.178
$abc$371688$new_new_n6345__.in[3] (.names at (33,25))                        0.000     2.178
| (primitive '.names' combinational delay)                                   0.173     2.350
$abc$371688$new_new_n6345__.out[0] (.names at (33,25))                       0.000     2.350
| (intra 'clb' routing)                                                      0.000     2.350
| (inter-block routing)                                                      0.399     2.750
| (intra 'clb' routing)                                                      0.085     2.835
$abc$371688$new_new_n6403__.in[1] (.names at (31,29))                        0.000     2.835
| (primitive '.names' combinational delay)                                   0.197     3.032
$abc$371688$new_new_n6403__.out[0] (.names at (31,29))                       0.000     3.032
| (intra 'clb' routing)                                                      0.000     3.032
| (inter-block routing)                                                      0.399     3.431
| (intra 'clb' routing)                                                      0.085     3.516
$abc$371688$new_new_n6405__.in[3] (.names at (30,26))                        0.000     3.516
| (primitive '.names' combinational delay)                                   0.099     3.615
$abc$371688$new_new_n6405__.out[0] (.names at (30,26))                       0.000     3.615
| (intra 'clb' routing)                                                      0.085     3.701
$abc$153262$new_n17270_.in[3] (.names at (30,26))                            0.000     3.701
| (primitive '.names' combinational delay)                                   0.218     3.919
$abc$153262$new_n17270_.out[0] (.names at (30,26))                           0.000     3.919
| (intra 'clb' routing)                                                      0.000     3.919
BM_lamda_unit.add_pow2[6].D[0] (dffre at (30,26))                            0.000     3.919
data arrival time                                                                      3.919

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
BM_lamda_unit.add_pow2[6].C[0] (dffre at (30,26))                            0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.919
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.556


#Path 22
Startpoint: error_correction_unit.Vx9[3].Q[0] (dffre at (18,18) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add3[7].D[0] (dffre at (20,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.Vx9[3].C[0] (dffre at (18,18))                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.Vx9[3].Q[0] (dffre at (18,18)) [clock-to-output]       0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.399     1.448
| (intra 'clb' routing)                                                      0.085     1.533
$abc$371688$new_new_n4960__.in[2] (.names at (19,21))                        0.000     1.533
| (primitive '.names' combinational delay)                                   0.135     1.668
$abc$371688$new_new_n4960__.out[0] (.names at (19,21))                       0.000     1.668
| (intra 'clb' routing)                                                      0.000     1.668
| (inter-block routing)                                                      0.457     2.126
| (intra 'clb' routing)                                                      0.085     2.211
$abc$371688$new_new_n4962__.in[1] (.names at (24,18))                        0.000     2.211
| (primitive '.names' combinational delay)                                   0.090     2.301
$abc$371688$new_new_n4962__.out[0] (.names at (24,18))                       0.000     2.301
| (intra 'clb' routing)                                                      0.000     2.301
| (inter-block routing)                                                      0.342     2.643
| (intra 'clb' routing)                                                      0.085     2.728
$abc$371688$new_new_n5298__.in[2] (.names at (21,17))                        0.000     2.728
| (primitive '.names' combinational delay)                                   0.218     2.946
$abc$371688$new_new_n5298__.out[0] (.names at (21,17))                       0.000     2.946
| (intra 'clb' routing)                                                      0.000     2.946
| (inter-block routing)                                                      0.342     3.287
| (intra 'clb' routing)                                                      0.085     3.373
$abc$371688$new_new_n5303__.in[2] (.names at (20,19))                        0.000     3.373
| (primitive '.names' combinational delay)                                   0.025     3.398
$abc$371688$new_new_n5303__.out[0] (.names at (20,19))                       0.000     3.398
| (intra 'clb' routing)                                                      0.000     3.398
| (inter-block routing)                                                      0.342     3.739
| (intra 'clb' routing)                                                      0.085     3.824
$abc$153262$new_n21320_.in[5] (.names at (20,17))                            0.000     3.824
| (primitive '.names' combinational delay)                                   0.090     3.915
$abc$153262$new_n21320_.out[0] (.names at (20,17))                           0.000     3.915
| (intra 'clb' routing)                                                      0.000     3.915
error_correction_unit.add3[7].D[0] (dffre at (20,17))                        0.000     3.915
data arrival time                                                                      3.915

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add3[7].C[0] (dffre at (20,17))                        0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.915
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.552


#Path 23
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[3][3].D[0] (dffre at (33,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n807_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n807_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.000     3.002
| (inter-block routing)                                                                      0.162     3.164
| (intra 'clb' routing)                                                                      0.085     3.249
$abc$153262$new_n12321_.in[1] (.names at (31,18))                                            0.000     3.249
| (primitive '.names' combinational delay)                                                   0.136     3.385
$abc$153262$new_n12321_.out[0] (.names at (31,18))                                           0.000     3.385
| (intra 'clb' routing)                                                                      0.000     3.385
| (inter-block routing)                                                                      0.220     3.604
| (intra 'clb' routing)                                                                      0.303     3.908
error_correction_unit.eL[3][3].D[0] (dffre at (33,18))                                       0.000     3.908
data arrival time                                                                                      3.908

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[3][3].C[0] (dffre at (33,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.908
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.545


#Path 24
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[5][3].D[0] (dffre at (29,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n807_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n807_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.000     3.002
| (inter-block routing)                                                                      0.162     3.164
| (intra 'clb' routing)                                                                      0.085     3.249
$abc$153262$new_n12321_.in[1] (.names at (31,18))                                            0.000     3.249
| (primitive '.names' combinational delay)                                                   0.136     3.385
$abc$153262$new_n12321_.out[0] (.names at (31,18))                                           0.000     3.385
| (intra 'clb' routing)                                                                      0.000     3.385
| (inter-block routing)                                                                      0.220     3.604
| (intra 'clb' routing)                                                                      0.303     3.908
error_correction_unit.eL[5][3].D[0] (dffre at (29,18))                                       0.000     3.908
data arrival time                                                                                      3.908

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[5][3].C[0] (dffre at (29,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.908
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.545


#Path 25
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[6][3].D[0] (dffre at (33,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n807_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n807_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.000     3.002
| (inter-block routing)                                                                      0.162     3.164
| (intra 'clb' routing)                                                                      0.085     3.249
$abc$153262$new_n12321_.in[1] (.names at (31,18))                                            0.000     3.249
| (primitive '.names' combinational delay)                                                   0.136     3.385
$abc$153262$new_n12321_.out[0] (.names at (31,18))                                           0.000     3.385
| (intra 'clb' routing)                                                                      0.000     3.385
| (inter-block routing)                                                                      0.220     3.604
| (intra 'clb' routing)                                                                      0.303     3.908
error_correction_unit.eL[6][3].D[0] (dffre at (33,18))                                       0.000     3.908
data arrival time                                                                                      3.908

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[6][3].C[0] (dffre at (33,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.908
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.545


#Path 26
Startpoint: error_correction_unit.Vx3[3].Q[0] (dffre at (22,17) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add1[7].D[0] (dffre at (21,21) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.Vx3[3].C[0] (dffre at (22,17))                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.Vx3[3].Q[0] (dffre at (22,17)) [clock-to-output]       0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.518     1.567
| (intra 'clb' routing)                                                      0.085     1.652
$abc$371688$new_new_n4614__.in[1] (.names at (19,22))                        0.000     1.652
| (primitive '.names' combinational delay)                                   0.148     1.800
$abc$371688$new_new_n4614__.out[0] (.names at (19,22))                       0.000     1.800
| (intra 'clb' routing)                                                      0.000     1.800
| (inter-block routing)                                                      0.339     2.138
| (intra 'clb' routing)                                                      0.085     2.223
$abc$371688$new_new_n4616__.in[1] (.names at (25,22))                        0.000     2.223
| (primitive '.names' combinational delay)                                   0.090     2.314
$abc$371688$new_new_n4616__.out[0] (.names at (25,22))                       0.000     2.314
| (intra 'clb' routing)                                                      0.000     2.314
| (inter-block routing)                                                      0.399     2.713
| (intra 'clb' routing)                                                      0.085     2.798
$abc$371688$new_new_n4619__.in[2] (.names at (22,20))                        0.000     2.798
| (primitive '.names' combinational delay)                                   0.152     2.950
$abc$371688$new_new_n4619__.out[0] (.names at (22,20))                       0.000     2.950
| (intra 'clb' routing)                                                      0.000     2.950
| (inter-block routing)                                                      0.220     3.169
| (intra 'clb' routing)                                                      0.085     3.255
$abc$371688$new_new_n5213__.in[2] (.names at (19,20))                        0.000     3.255
| (primitive '.names' combinational delay)                                   0.173     3.427
$abc$371688$new_new_n5213__.out[0] (.names at (19,20))                       0.000     3.427
| (intra 'clb' routing)                                                      0.000     3.427
| (inter-block routing)                                                      0.342     3.769
| (intra 'clb' routing)                                                      0.085     3.854
$abc$153262$new_n22173_.in[3] (.names at (21,21))                            0.000     3.854
| (primitive '.names' combinational delay)                                   0.025     3.879
$abc$153262$new_n22173_.out[0] (.names at (21,21))                           0.000     3.879
| (intra 'clb' routing)                                                      0.000     3.879
error_correction_unit.add1[7].D[0] (dffre at (21,21))                        0.000     3.879
data arrival time                                                                      3.879

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add1[7].C[0] (dffre at (21,21))                        0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.879
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.516


#Path 27
Startpoint: error_correction_unit.Vx9[3].Q[0] (dffre at (18,18) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add3[6].D[0] (dffre at (21,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.Vx9[3].C[0] (dffre at (18,18))                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.Vx9[3].Q[0] (dffre at (18,18)) [clock-to-output]       0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.399     1.448
| (intra 'clb' routing)                                                      0.085     1.533
$abc$371688$new_new_n4960__.in[2] (.names at (19,21))                        0.000     1.533
| (primitive '.names' combinational delay)                                   0.135     1.668
$abc$371688$new_new_n4960__.out[0] (.names at (19,21))                       0.000     1.668
| (intra 'clb' routing)                                                      0.000     1.668
| (inter-block routing)                                                      0.457     2.126
| (intra 'clb' routing)                                                      0.085     2.211
$abc$371688$new_new_n4962__.in[1] (.names at (24,18))                        0.000     2.211
| (primitive '.names' combinational delay)                                   0.090     2.301
$abc$371688$new_new_n4962__.out[0] (.names at (24,18))                       0.000     2.301
| (intra 'clb' routing)                                                      0.000     2.301
| (inter-block routing)                                                      0.342     2.643
| (intra 'clb' routing)                                                      0.085     2.728
$abc$371688$new_new_n5298__.in[2] (.names at (21,17))                        0.000     2.728
| (primitive '.names' combinational delay)                                   0.218     2.946
$abc$371688$new_new_n5298__.out[0] (.names at (21,17))                       0.000     2.946
| (intra 'clb' routing)                                                      0.000     2.946
| (inter-block routing)                                                      0.284     3.230
| (intra 'clb' routing)                                                      0.085     3.315
$abc$371688$new_new_n5299__.in[1] (.names at (21,18))                        0.000     3.315
| (primitive '.names' combinational delay)                                   0.090     3.405
$abc$371688$new_new_n5299__.out[0] (.names at (21,18))                       0.000     3.405
| (intra 'clb' routing)                                                      0.085     3.490
$abc$371688$new_new_n5300__.in[5] (.names at (21,18))                        0.000     3.490
| (primitive '.names' combinational delay)                                   0.103     3.593
$abc$371688$new_new_n5300__.out[0] (.names at (21,18))                       0.000     3.593
| (intra 'clb' routing)                                                      0.085     3.678
$abc$153262$new_n21333_.in[0] (.names at (21,18))                            0.000     3.678
| (primitive '.names' combinational delay)                                   0.197     3.875
$abc$153262$new_n21333_.out[0] (.names at (21,18))                           0.000     3.875
| (intra 'clb' routing)                                                      0.000     3.875
error_correction_unit.add3[6].D[0] (dffre at (21,18))                        0.000     3.875
data arrival time                                                                      3.875

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add3[6].C[0] (dffre at (21,18))                        0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.875
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.512


#Path 28
Startpoint: Omega_Phy_unit.state[14].Q[0] (dffre at (21,29) clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.F1.D[0] (dffre at (26,30) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
Omega_Phy_unit.state[14].C[0] (dffre at (21,29))                             0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
Omega_Phy_unit.state[14].Q[0] (dffre at (21,29)) [clock-to-output]           0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n6455__.in[1] (.names at (24,30))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.136     1.610
$abc$371688$new_new_n6455__.out[0] (.names at (24,30))                       0.000     1.610
| (intra 'clb' routing)                                                      0.000     1.610
| (inter-block routing)                                                      0.284     1.894
| (intra 'clb' routing)                                                      0.085     1.979
$abc$371688$new_new_n6456__.in[0] (.names at (24,29))                        0.000     1.979
| (primitive '.names' combinational delay)                                   0.218     2.197
$abc$371688$new_new_n6456__.out[0] (.names at (24,29))                       0.000     2.197
| (intra 'clb' routing)                                                      0.000     2.197
| (inter-block routing)                                                      0.162     2.359
| (intra 'clb' routing)                                                      0.085     2.444
$abc$371688$new_new_n6457__.in[0] (.names at (24,29))                        0.000     2.444
| (primitive '.names' combinational delay)                                   0.218     2.662
$abc$371688$new_new_n6457__.out[0] (.names at (24,29))                       0.000     2.662
| (intra 'clb' routing)                                                      0.000     2.662
| (inter-block routing)                                                      0.399     3.062
| (intra 'clb' routing)                                                      0.085     3.147
$abc$371688$new_new_n6462__.in[1] (.names at (27,31))                        0.000     3.147
| (primitive '.names' combinational delay)                                   0.152     3.298
$abc$371688$new_new_n6462__.out[0] (.names at (27,31))                       0.000     3.298
| (intra 'clb' routing)                                                      0.000     3.298
| (inter-block routing)                                                      0.342     3.640
| (intra 'clb' routing)                                                      0.085     3.725
$abc$153262$new_n17154_.in[1] (.names at (26,30))                            0.000     3.725
| (primitive '.names' combinational delay)                                   0.148     3.873
$abc$153262$new_n17154_.out[0] (.names at (26,30))                           0.000     3.873
| (intra 'clb' routing)                                                      0.000     3.873
Omega_Phy_unit.F1.D[0] (dffre at (26,30))                                    0.000     3.873
data arrival time                                                                      3.873

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
Omega_Phy_unit.F1.C[0] (dffre at (26,30))                                    0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.873
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.510


#Path 29
Startpoint: error_correction_unit.Vx3[3].Q[0] (dffre at (22,17) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add1[8].D[0] (dffre at (21,20) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.Vx3[3].C[0] (dffre at (22,17))                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.Vx3[3].Q[0] (dffre at (22,17)) [clock-to-output]       0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.518     1.567
| (intra 'clb' routing)                                                      0.085     1.652
$abc$371688$new_new_n4614__.in[1] (.names at (19,22))                        0.000     1.652
| (primitive '.names' combinational delay)                                   0.148     1.800
$abc$371688$new_new_n4614__.out[0] (.names at (19,22))                       0.000     1.800
| (intra 'clb' routing)                                                      0.000     1.800
| (inter-block routing)                                                      0.339     2.138
| (intra 'clb' routing)                                                      0.085     2.223
$abc$371688$new_new_n4616__.in[1] (.names at (25,22))                        0.000     2.223
| (primitive '.names' combinational delay)                                   0.090     2.314
$abc$371688$new_new_n4616__.out[0] (.names at (25,22))                       0.000     2.314
| (intra 'clb' routing)                                                      0.000     2.314
| (inter-block routing)                                                      0.399     2.713
| (intra 'clb' routing)                                                      0.085     2.798
$abc$371688$new_new_n4619__.in[2] (.names at (22,20))                        0.000     2.798
| (primitive '.names' combinational delay)                                   0.152     2.950
$abc$371688$new_new_n4619__.out[0] (.names at (22,20))                       0.000     2.950
| (intra 'clb' routing)                                                      0.085     3.035
$abc$371688$new_new_n4622__.in[2] (.names at (22,20))                        0.000     3.035
| (primitive '.names' combinational delay)                                   0.025     3.060
$abc$371688$new_new_n4622__.out[0] (.names at (22,20))                       0.000     3.060
| (intra 'clb' routing)                                                      0.000     3.060
| (inter-block routing)                                                      0.220     3.280
| (intra 'clb' routing)                                                      0.085     3.365
$abc$371688$new_new_n4625__.in[2] (.names at (19,20))                        0.000     3.365
| (primitive '.names' combinational delay)                                   0.173     3.537
$abc$371688$new_new_n4625__.out[0] (.names at (19,20))                       0.000     3.537
| (intra 'clb' routing)                                                      0.000     3.537
| (inter-block routing)                                                      0.220     3.757
| (intra 'clb' routing)                                                      0.085     3.842
$abc$153262$new_n22140_.in[2] (.names at (21,20))                            0.000     3.842
| (primitive '.names' combinational delay)                                   0.025     3.867
$abc$153262$new_n22140_.out[0] (.names at (21,20))                           0.000     3.867
| (intra 'clb' routing)                                                      0.000     3.867
error_correction_unit.add1[8].D[0] (dffre at (21,20))                        0.000     3.867
data arrival time                                                                      3.867

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add1[8].C[0] (dffre at (21,20))                        0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.867
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.504


#Path 30
Startpoint: Omega_Phy_unit.state[14].Q[0] (dffre at (21,29) clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.poly_ready.E[0] (dffre at (30,16) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
Omega_Phy_unit.state[14].C[0] (dffre at (21,29))                             0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
Omega_Phy_unit.state[14].Q[0] (dffre at (21,29)) [clock-to-output]           0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n6455__.in[1] (.names at (24,30))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.136     1.610
$abc$371688$new_new_n6455__.out[0] (.names at (24,30))                       0.000     1.610
| (intra 'clb' routing)                                                      0.000     1.610
| (inter-block routing)                                                      0.284     1.894
| (intra 'clb' routing)                                                      0.085     1.979
$abc$371688$new_new_n6456__.in[0] (.names at (24,29))                        0.000     1.979
| (primitive '.names' combinational delay)                                   0.218     2.197
$abc$371688$new_new_n6456__.out[0] (.names at (24,29))                       0.000     2.197
| (intra 'clb' routing)                                                      0.085     2.282
$abc$153262$new_n14038_.in[0] (.names at (24,29))                            0.000     2.282
| (primitive '.names' combinational delay)                                   0.099     2.382
$abc$153262$new_n14038_.out[0] (.names at (24,29))                           0.000     2.382
| (intra 'clb' routing)                                                      0.000     2.382
| (inter-block routing)                                                      0.518     2.900
| (intra 'clb' routing)                                                      0.085     2.985
$abc$153262$new_n12086_.in[1] (.names at (22,23))                            0.000     2.985
| (primitive '.names' combinational delay)                                   0.099     3.084
$abc$153262$new_n12086_.out[0] (.names at (22,23))                           0.000     3.084
| (intra 'clb' routing)                                                      0.000     3.084
| (inter-block routing)                                                      0.695     3.780
| (intra 'clb' routing)                                                      0.085     3.865
Omega_Phy_unit.poly_ready.E[0] (dffre at (30,16))                            0.000     3.865
data arrival time                                                                      3.865

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
Omega_Phy_unit.poly_ready.C[0] (dffre at (30,16))                            0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.865
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.502


#Path 31
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[7][0].D[0] (dffre at (33,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$153262$new_n12329_.in[1] (.names at (31,18))                                            0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$153262$new_n12329_.out[0] (.names at (31,18))                                           0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12330_.in[0] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.148     3.235
$abc$153262$new_n12330_.out[0] (.names at (31,18))                                           0.000     3.235
| (intra 'clb' routing)                                                                      0.000     3.235
| (inter-block routing)                                                                      0.342     3.577
| (intra 'clb' routing)                                                                      0.282     3.859
error_correction_unit.eL[7][0].D[0] (dffre at (33,17))                                       0.000     3.859
data arrival time                                                                                      3.859

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[7][0].C[0] (dffre at (33,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.859
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.496


#Path 32
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[2][3].D[0] (dffre at (31,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n807_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n807_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.000     3.002
| (inter-block routing)                                                                      0.162     3.164
| (intra 'clb' routing)                                                                      0.085     3.249
$abc$153262$new_n12321_.in[1] (.names at (31,18))                                            0.000     3.249
| (primitive '.names' combinational delay)                                                   0.136     3.385
$abc$153262$new_n12321_.out[0] (.names at (31,18))                                           0.000     3.385
| (intra 'clb' routing)                                                                      0.000     3.385
| (inter-block routing)                                                                      0.284     3.668
| (intra 'clb' routing)                                                                      0.184     3.853
error_correction_unit.eL[2][3].D[0] (dffre at (31,17))                                       0.000     3.853
data arrival time                                                                                      3.853

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[2][3].C[0] (dffre at (31,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.853
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.490


#Path 33
Startpoint: error_correction_unit.V[0].Q[0] (dffre at (25,18) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add2[9].D[0] (dffre at (18,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.V[0].C[0] (dffre at (25,18))                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.V[0].Q[0] (dffre at (25,18)) [clock-to-output]         0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n5021__.in[2] (.names at (22,19))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.218     1.693
$abc$371688$new_new_n5021__.out[0] (.names at (22,19))                       0.000     1.693
| (intra 'clb' routing)                                                      0.000     1.693
| (inter-block routing)                                                      0.284     1.977
| (intra 'clb' routing)                                                      0.085     2.062
$abc$371688$new_new_n5023__.in[3] (.names at (22,18))                        0.000     2.062
| (primitive '.names' combinational delay)                                   0.173     2.234
$abc$371688$new_new_n5023__.out[0] (.names at (22,18))                       0.000     2.234
| (intra 'clb' routing)                                                      0.000     2.234
| (inter-block routing)                                                      0.220     2.454
| (intra 'clb' routing)                                                      0.085     2.539
$abc$371688$new_new_n5029__.in[4] (.names at (19,18))                        0.000     2.539
| (primitive '.names' combinational delay)                                   0.025     2.564
$abc$371688$new_new_n5029__.out[0] (.names at (19,18))                       0.000     2.564
| (intra 'clb' routing)                                                      0.000     2.564
| (inter-block routing)                                                      0.342     2.906
| (intra 'clb' routing)                                                      0.085     2.991
$abc$371688$new_new_n5034__.in[2] (.names at (17,17))                        0.000     2.991
| (primitive '.names' combinational delay)                                   0.099     3.090
$abc$371688$new_new_n5034__.out[0] (.names at (17,17))                       0.000     3.090
| (intra 'clb' routing)                                                      0.000     3.090
| (inter-block routing)                                                      0.220     3.310
| (intra 'clb' routing)                                                      0.085     3.395
$abc$371688$new_new_n5040__.in[2] (.names at (18,17))                        0.000     3.395
| (primitive '.names' combinational delay)                                   0.197     3.592
$abc$371688$new_new_n5040__.out[0] (.names at (18,17))                       0.000     3.592
| (intra 'clb' routing)                                                      0.085     3.677
$abc$153262$new_n21749_.in[0] (.names at (18,17))                            0.000     3.677
| (primitive '.names' combinational delay)                                   0.173     3.849
$abc$153262$new_n21749_.out[0] (.names at (18,17))                           0.000     3.849
| (intra 'clb' routing)                                                      0.000     3.849
error_correction_unit.add2[9].D[0] (dffre at (18,17))                        0.000     3.849
data arrival time                                                                      3.849

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add2[9].C[0] (dffre at (18,17))                        0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.849
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.486


#Path 34
Startpoint: BM_lamda_unit.S[16][5].Q[0] (dffre at (27,28) clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.Step[3].D[0] (dffre at (34,27) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
BM_lamda_unit.S[16][5].C[0] (dffre at (27,28))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
BM_lamda_unit.S[16][5].Q[0] (dffre at (27,28)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.220     1.268
| (intra 'clb' routing)                                                      0.085     1.353
$abc$371688$new_new_n6652__.in[2] (.names at (30,28))                        0.000     1.353
| (primitive '.names' combinational delay)                                   0.173     1.526
$abc$371688$new_new_n6652__.out[0] (.names at (30,28))                       0.000     1.526
| (intra 'clb' routing)                                                      0.000     1.526
| (inter-block routing)                                                      0.284     1.809
| (intra 'clb' routing)                                                      0.085     1.894
$abc$371688$new_new_n6654__.in[1] (.names at (30,29))                        0.000     1.894
| (primitive '.names' combinational delay)                                   0.173     2.067
$abc$371688$new_new_n6654__.out[0] (.names at (30,29))                       0.000     2.067
| (intra 'clb' routing)                                                      0.000     2.067
| (inter-block routing)                                                      0.284     2.350
| (intra 'clb' routing)                                                      0.085     2.435
$abc$371688$new_new_n6655__.in[0] (.names at (30,30))                        0.000     2.435
| (primitive '.names' combinational delay)                                   0.197     2.632
$abc$371688$new_new_n6655__.out[0] (.names at (30,30))                       0.000     2.632
| (intra 'clb' routing)                                                      0.000     2.632
| (inter-block routing)                                                      0.399     3.032
| (intra 'clb' routing)                                                      0.085     3.117
$abc$371688$new_new_n7067__.in[2] (.names at (34,27))                        0.000     3.117
| (primitive '.names' combinational delay)                                   0.152     3.269
$abc$371688$new_new_n7067__.out[0] (.names at (34,27))                       0.000     3.269
| (intra 'clb' routing)                                                      0.085     3.354
$abc$153262$new_n15197_.in[3] (.names at (34,27))                            0.000     3.354
| (primitive '.names' combinational delay)                                   0.148     3.502
$abc$153262$new_n15197_.out[0] (.names at (34,27))                           0.000     3.502
| (intra 'clb' routing)                                                      0.000     3.502
| (inter-block routing)                                                      0.162     3.663
| (intra 'clb' routing)                                                      0.184     3.848
BM_lamda_unit.Step[3].D[0] (dffre at (34,27))                                0.000     3.848
data arrival time                                                                      3.848

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
BM_lamda_unit.Step[3].C[0] (dffre at (34,27))                                0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.848
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.485


#Path 35
Startpoint: BM_lamda_unit.S[16][5].Q[0] (dffre at (27,28) clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.Step[5].D[0] (dffre at (34,27) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
BM_lamda_unit.S[16][5].C[0] (dffre at (27,28))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
BM_lamda_unit.S[16][5].Q[0] (dffre at (27,28)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.220     1.268
| (intra 'clb' routing)                                                      0.085     1.353
$abc$371688$new_new_n6652__.in[2] (.names at (30,28))                        0.000     1.353
| (primitive '.names' combinational delay)                                   0.173     1.526
$abc$371688$new_new_n6652__.out[0] (.names at (30,28))                       0.000     1.526
| (intra 'clb' routing)                                                      0.000     1.526
| (inter-block routing)                                                      0.284     1.809
| (intra 'clb' routing)                                                      0.085     1.894
$abc$371688$new_new_n6654__.in[1] (.names at (30,29))                        0.000     1.894
| (primitive '.names' combinational delay)                                   0.173     2.067
$abc$371688$new_new_n6654__.out[0] (.names at (30,29))                       0.000     2.067
| (intra 'clb' routing)                                                      0.000     2.067
| (inter-block routing)                                                      0.284     2.350
| (intra 'clb' routing)                                                      0.085     2.435
$abc$371688$new_new_n6655__.in[0] (.names at (30,30))                        0.000     2.435
| (primitive '.names' combinational delay)                                   0.197     2.632
$abc$371688$new_new_n6655__.out[0] (.names at (30,30))                       0.000     2.632
| (intra 'clb' routing)                                                      0.000     2.632
| (inter-block routing)                                                      0.399     3.032
| (intra 'clb' routing)                                                      0.085     3.117
$abc$371688$new_new_n7067__.in[2] (.names at (34,27))                        0.000     3.117
| (primitive '.names' combinational delay)                                   0.152     3.269
$abc$371688$new_new_n7067__.out[0] (.names at (34,27))                       0.000     3.269
| (intra 'clb' routing)                                                      0.085     3.354
$abc$153262$new_n15197_.in[3] (.names at (34,27))                            0.000     3.354
| (primitive '.names' combinational delay)                                   0.148     3.502
$abc$153262$new_n15197_.out[0] (.names at (34,27))                           0.000     3.502
| (intra 'clb' routing)                                                      0.000     3.502
| (inter-block routing)                                                      0.162     3.663
| (intra 'clb' routing)                                                      0.085     3.748
$abc$153262$new_n15193_.in[0] (.names at (34,27))                            0.000     3.748
| (primitive '.names' combinational delay)                                   0.099     3.848
$abc$153262$new_n15193_.out[0] (.names at (34,27))                           0.000     3.848
| (intra 'clb' routing)                                                      0.000     3.848
BM_lamda_unit.Step[5].D[0] (dffre at (34,27))                                0.000     3.848
data arrival time                                                                      3.848

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
BM_lamda_unit.Step[5].C[0] (dffre at (34,27))                                0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.848
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.485


#Path 36
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[8][5].D[0] (dffre at (27,19) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n803_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n803_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12315_.in[1] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.136     3.223
$abc$153262$new_n12315_.out[0] (.names at (31,18))                                           0.000     3.223
| (intra 'clb' routing)                                                                      0.000     3.223
| (inter-block routing)                                                                      0.342     3.565
| (intra 'clb' routing)                                                                      0.282     3.847
error_correction_unit.eL[8][5].D[0] (dffre at (27,19))                                       0.000     3.847
data arrival time                                                                                      3.847

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[8][5].C[0] (dffre at (27,19))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.847
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.484


#Path 37
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[6][1].D[0] (dffre at (33,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.342     3.086
| (intra 'clb' routing)                                                                      0.085     3.171
$abc$153262$new_n12327_.in[2] (.names at (32,17))                                            0.000     3.171
| (primitive '.names' combinational delay)                                                   0.152     3.323
$abc$153262$new_n12327_.out[0] (.names at (32,17))                                           0.000     3.323
| (intra 'clb' routing)                                                                      0.000     3.323
| (inter-block routing)                                                                      0.220     3.543
| (intra 'clb' routing)                                                                      0.303     3.846
error_correction_unit.eL[6][1].D[0] (dffre at (33,17))                                       0.000     3.846
data arrival time                                                                                      3.846

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[6][1].C[0] (dffre at (33,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.846
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.483


#Path 38
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[8][1].D[0] (dffre at (33,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.342     3.086
| (intra 'clb' routing)                                                                      0.085     3.171
$abc$153262$new_n12327_.in[2] (.names at (32,17))                                            0.000     3.171
| (primitive '.names' combinational delay)                                                   0.152     3.323
$abc$153262$new_n12327_.out[0] (.names at (32,17))                                           0.000     3.323
| (intra 'clb' routing)                                                                      0.000     3.323
| (inter-block routing)                                                                      0.220     3.543
| (intra 'clb' routing)                                                                      0.303     3.846
error_correction_unit.eL[8][1].D[0] (dffre at (33,17))                                       0.000     3.846
data arrival time                                                                                      3.846

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[8][1].C[0] (dffre at (33,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.846
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.483


#Path 39
Startpoint: error_correction_unit.Vx9[1].Q[0] (dffre at (18,18) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add3[9].D[0] (dffre at (22,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.Vx9[1].C[0] (dffre at (18,18))                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.Vx9[1].Q[0] (dffre at (18,18)) [clock-to-output]       0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.399     1.448
| (intra 'clb' routing)                                                      0.085     1.533
$abc$371688$new_new_n4940__.in[3] (.names at (24,19))                        0.000     1.533
| (primitive '.names' combinational delay)                                   0.197     1.730
$abc$371688$new_new_n4940__.out[0] (.names at (24,19))                       0.000     1.730
| (intra 'clb' routing)                                                      0.000     1.730
| (inter-block routing)                                                      0.220     1.949
| (intra 'clb' routing)                                                      0.085     2.035
$abc$371688$new_new_n4943__.in[5] (.names at (21,19))                        0.000     2.035
| (primitive '.names' combinational delay)                                   0.173     2.207
$abc$371688$new_new_n4943__.out[0] (.names at (21,19))                       0.000     2.207
| (intra 'clb' routing)                                                      0.000     2.207
| (inter-block routing)                                                      0.399     2.607
| (intra 'clb' routing)                                                      0.085     2.692
$abc$371688$new_new_n4949__.in[4] (.names at (20,16))                        0.000     2.692
| (primitive '.names' combinational delay)                                   0.099     2.791
$abc$371688$new_new_n4949__.out[0] (.names at (20,16))                       0.000     2.791
| (intra 'clb' routing)                                                      0.000     2.791
| (inter-block routing)                                                      0.284     3.074
| (intra 'clb' routing)                                                      0.085     3.160
$abc$371688$new_new_n4951__.in[3] (.names at (20,15))                        0.000     3.160
| (primitive '.names' combinational delay)                                   0.103     3.262
$abc$371688$new_new_n4951__.out[0] (.names at (20,15))                       0.000     3.262
| (intra 'clb' routing)                                                      0.000     3.262
| (inter-block routing)                                                      0.399     3.662
| (intra 'clb' routing)                                                      0.085     3.747
$abc$153262$new_n21274_.in[4] (.names at (22,17))                            0.000     3.747
| (primitive '.names' combinational delay)                                   0.090     3.837
$abc$153262$new_n21274_.out[0] (.names at (22,17))                           0.000     3.837
| (intra 'clb' routing)                                                      0.000     3.837
error_correction_unit.add3[9].D[0] (dffre at (22,17))                        0.000     3.837
data arrival time                                                                      3.837

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add3[9].C[0] (dffre at (22,17))                        0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.837
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.474


#Path 40
Startpoint: error_correction_unit.V[1].Q[0] (dffre at (24,18) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add3[8].D[0] (dffre at (21,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.V[1].C[0] (dffre at (24,18))                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.V[1].Q[0] (dffre at (24,18)) [clock-to-output]         0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.399     1.448
| (intra 'clb' routing)                                                      0.085     1.533
$abc$371688$new_new_n4975__.in[3] (.names at (26,20))                        0.000     1.533
| (primitive '.names' combinational delay)                                   0.135     1.668
$abc$371688$new_new_n4975__.out[0] (.names at (26,20))                       0.000     1.668
| (intra 'clb' routing)                                                      0.000     1.668
| (inter-block routing)                                                      0.220     1.888
| (intra 'clb' routing)                                                      0.085     1.973
$abc$371688$new_new_n4978__.in[5] (.names at (24,20))                        0.000     1.973
| (primitive '.names' combinational delay)                                   0.152     2.125
$abc$371688$new_new_n4978__.out[0] (.names at (24,20))                       0.000     2.125
| (intra 'clb' routing)                                                      0.000     2.125
| (inter-block routing)                                                      0.399     2.524
| (intra 'clb' routing)                                                      0.085     2.609
$abc$371688$new_new_n4981__.in[2] (.names at (22,16))                        0.000     2.609
| (primitive '.names' combinational delay)                                   0.103     2.712
$abc$371688$new_new_n4981__.out[0] (.names at (22,16))                       0.000     2.712
| (intra 'clb' routing)                                                      0.000     2.712
| (inter-block routing)                                                      0.284     2.996
| (intra 'clb' routing)                                                      0.085     3.081
$abc$371688$new_new_n5309__.in[5] (.names at (22,15))                        0.000     3.081
| (primitive '.names' combinational delay)                                   0.152     3.232
$abc$371688$new_new_n5309__.out[0] (.names at (22,15))                       0.000     3.232
| (intra 'clb' routing)                                                      0.000     3.232
| (inter-block routing)                                                      0.342     3.574
| (intra 'clb' routing)                                                      0.085     3.659
$abc$153262$new_n21287_.in[3] (.names at (21,17))                            0.000     3.659
| (primitive '.names' combinational delay)                                   0.172     3.832
$abc$153262$new_n21287_.out[0] (.names at (21,17))                           0.000     3.832
| (intra 'clb' routing)                                                      0.000     3.832
error_correction_unit.add3[8].D[0] (dffre at (21,17))                        0.000     3.832
data arrival time                                                                      3.832

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add3[8].C[0] (dffre at (21,17))                        0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.832
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.469


#Path 41
Startpoint: error_correction_unit.Vx3[3].Q[0] (dffre at (22,17) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add1[10].D[0] (dffre at (18,20) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.Vx3[3].C[0] (dffre at (22,17))                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.Vx3[3].Q[0] (dffre at (22,17)) [clock-to-output]       0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.518     1.567
| (intra 'clb' routing)                                                      0.085     1.652
$abc$371688$new_new_n4614__.in[1] (.names at (19,22))                        0.000     1.652
| (primitive '.names' combinational delay)                                   0.148     1.800
$abc$371688$new_new_n4614__.out[0] (.names at (19,22))                       0.000     1.800
| (intra 'clb' routing)                                                      0.000     1.800
| (inter-block routing)                                                      0.339     2.138
| (intra 'clb' routing)                                                      0.085     2.223
$abc$371688$new_new_n4616__.in[1] (.names at (25,22))                        0.000     2.223
| (primitive '.names' combinational delay)                                   0.090     2.314
$abc$371688$new_new_n4616__.out[0] (.names at (25,22))                       0.000     2.314
| (intra 'clb' routing)                                                      0.000     2.314
| (inter-block routing)                                                      0.399     2.713
| (intra 'clb' routing)                                                      0.085     2.798
$abc$371688$new_new_n4619__.in[2] (.names at (22,20))                        0.000     2.798
| (primitive '.names' combinational delay)                                   0.152     2.950
$abc$371688$new_new_n4619__.out[0] (.names at (22,20))                       0.000     2.950
| (intra 'clb' routing)                                                      0.085     3.035
$abc$371688$new_new_n4622__.in[2] (.names at (22,20))                        0.000     3.035
| (primitive '.names' combinational delay)                                   0.025     3.060
$abc$371688$new_new_n4622__.out[0] (.names at (22,20))                       0.000     3.060
| (intra 'clb' routing)                                                      0.000     3.060
| (inter-block routing)                                                      0.220     3.280
| (intra 'clb' routing)                                                      0.085     3.365
$abc$371688$new_new_n5058__.in[3] (.names at (19,20))                        0.000     3.365
| (primitive '.names' combinational delay)                                   0.054     3.419
$abc$371688$new_new_n5058__.out[0] (.names at (19,20))                       0.000     3.419
| (intra 'clb' routing)                                                      0.000     3.419
| (inter-block routing)                                                      0.220     3.638
| (intra 'clb' routing)                                                      0.085     3.723
$abc$153262$li2289_li2289.in[0] (.names at (18,20))                          0.000     3.723
| (primitive '.names' combinational delay)                                   0.103     3.826
$abc$153262$li2289_li2289.out[0] (.names at (18,20))                         0.000     3.826
| (intra 'clb' routing)                                                      0.000     3.826
error_correction_unit.add1[10].D[0] (dffre at (18,20))                       0.000     3.826
data arrival time                                                                      3.826

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add1[10].C[0] (dffre at (18,20))                       0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.826
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.463


#Path 42
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[2][1].D[0] (dffre at (31,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.342     3.086
| (intra 'clb' routing)                                                                      0.085     3.171
$abc$153262$new_n12327_.in[2] (.names at (32,17))                                            0.000     3.171
| (primitive '.names' combinational delay)                                                   0.152     3.323
$abc$153262$new_n12327_.out[0] (.names at (32,17))                                           0.000     3.323
| (intra 'clb' routing)                                                                      0.000     3.323
| (inter-block routing)                                                                      0.220     3.543
| (intra 'clb' routing)                                                                      0.282     3.825
error_correction_unit.eL[2][1].D[0] (dffre at (31,17))                                       0.000     3.825
data arrival time                                                                                      3.825

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[2][1].C[0] (dffre at (31,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.825
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.462


#Path 43
Startpoint: BM_lamda_unit.cnt[3].Q[0] (dffre at (36,27) clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.add_pow2[0].D[0] (dffre at (33,29) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
BM_lamda_unit.cnt[3].C[0] (dffre at (36,27))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
BM_lamda_unit.cnt[3].Q[0] (dffre at (36,27)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n6336__.in[1] (.names at (34,28))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.218     1.693
$abc$371688$new_new_n6336__.out[0] (.names at (34,28))                       0.000     1.693
| (intra 'clb' routing)                                                      0.000     1.693
| (inter-block routing)                                                      0.220     1.913
| (intra 'clb' routing)                                                      0.085     1.998
$abc$371688$new_new_n6351__.in[3] (.names at (32,28))                        0.000     1.998
| (primitive '.names' combinational delay)                                   0.152     2.150
$abc$371688$new_new_n6351__.out[0] (.names at (32,28))                       0.000     2.150
| (intra 'clb' routing)                                                      0.000     2.150
| (inter-block routing)                                                      0.342     2.491
| (intra 'clb' routing)                                                      0.085     2.576
$abc$371688$new_new_n6352__.in[1] (.names at (32,30))                        0.000     2.576
| (primitive '.names' combinational delay)                                   0.218     2.794
$abc$371688$new_new_n6352__.out[0] (.names at (32,30))                       0.000     2.794
| (intra 'clb' routing)                                                      0.000     2.794
| (inter-block routing)                                                      0.342     3.136
| (intra 'clb' routing)                                                      0.085     3.221
$abc$371688$new_new_n6358__.in[4] (.names at (31,28))                        0.000     3.221
| (primitive '.names' combinational delay)                                   0.025     3.246
$abc$371688$new_new_n6358__.out[0] (.names at (31,28))                       0.000     3.246
| (intra 'clb' routing)                                                      0.000     3.246
| (inter-block routing)                                                      0.342     3.588
| (intra 'clb' routing)                                                      0.085     3.673
$abc$153262$new_n17378_.in[4] (.names at (33,29))                            0.000     3.673
| (primitive '.names' combinational delay)                                   0.135     3.808
$abc$153262$new_n17378_.out[0] (.names at (33,29))                           0.000     3.808
| (intra 'clb' routing)                                                      0.000     3.808
BM_lamda_unit.add_pow2[0].D[0] (dffre at (33,29))                            0.000     3.808
data arrival time                                                                      3.808

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
BM_lamda_unit.add_pow2[0].C[0] (dffre at (33,29))                            0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.808
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.445


#Path 44
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[2][5].D[0] (dffre at (31,16) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n803_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n803_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12315_.in[1] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.136     3.223
$abc$153262$new_n12315_.out[0] (.names at (31,18))                                           0.000     3.223
| (intra 'clb' routing)                                                                      0.000     3.223
| (inter-block routing)                                                                      0.342     3.565
| (intra 'clb' routing)                                                                      0.233     3.797
error_correction_unit.eL[2][5].D[0] (dffre at (31,16))                                       0.000     3.797
data arrival time                                                                                      3.797

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[2][5].C[0] (dffre at (31,16))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.797
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.435


#Path 45
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[8][0].D[0] (dffre at (33,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$153262$new_n12329_.in[1] (.names at (31,18))                                            0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$153262$new_n12329_.out[0] (.names at (31,18))                                           0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12330_.in[0] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.148     3.235
$abc$153262$new_n12330_.out[0] (.names at (31,18))                                           0.000     3.235
| (intra 'clb' routing)                                                                      0.000     3.235
| (inter-block routing)                                                                      0.342     3.577
| (intra 'clb' routing)                                                                      0.221     3.797
error_correction_unit.eL[8][0].D[0] (dffre at (33,17))                                       0.000     3.797
data arrival time                                                                                      3.797

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[8][0].C[0] (dffre at (33,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.797
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.435


#Path 46
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[6][0].D[0] (dffre at (33,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$153262$new_n12329_.in[1] (.names at (31,18))                                            0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$153262$new_n12329_.out[0] (.names at (31,18))                                           0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12330_.in[0] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.148     3.235
$abc$153262$new_n12330_.out[0] (.names at (31,18))                                           0.000     3.235
| (intra 'clb' routing)                                                                      0.000     3.235
| (inter-block routing)                                                                      0.342     3.577
| (intra 'clb' routing)                                                                      0.221     3.797
error_correction_unit.eL[6][0].D[0] (dffre at (33,17))                                       0.000     3.797
data arrival time                                                                                      3.797

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[6][0].C[0] (dffre at (33,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.797
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.435


#Path 47
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[8][2].D[0] (dffre at (27,19) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.220     2.964
| (intra 'clb' routing)                                                                      0.085     3.050
$abc$153262$new_n12324_.in[2] (.names at (30,18))                                            0.000     3.050
| (primitive '.names' combinational delay)                                                   0.173     3.222
$abc$153262$new_n12324_.out[0] (.names at (30,18))                                           0.000     3.222
| (intra 'clb' routing)                                                                      0.000     3.222
| (inter-block routing)                                                                      0.342     3.564
| (intra 'clb' routing)                                                                      0.233     3.796
error_correction_unit.eL[8][2].D[0] (dffre at (27,19))                                       0.000     3.796
data arrival time                                                                                      3.796

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[8][2].C[0] (dffre at (27,19))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.796
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.434


#Path 48
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[6][2].D[0] (dffre at (27,19) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.220     2.964
| (intra 'clb' routing)                                                                      0.085     3.050
$abc$153262$new_n12324_.in[2] (.names at (30,18))                                            0.000     3.050
| (primitive '.names' combinational delay)                                                   0.173     3.222
$abc$153262$new_n12324_.out[0] (.names at (30,18))                                           0.000     3.222
| (intra 'clb' routing)                                                                      0.000     3.222
| (inter-block routing)                                                                      0.342     3.564
| (intra 'clb' routing)                                                                      0.233     3.796
error_correction_unit.eL[6][2].D[0] (dffre at (27,19))                                       0.000     3.796
data arrival time                                                                                      3.796

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[6][2].C[0] (dffre at (27,19))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.796
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.434


#Path 49
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[7][3].D[0] (dffre at (29,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n807_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n807_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.000     3.002
| (inter-block routing)                                                                      0.162     3.164
| (intra 'clb' routing)                                                                      0.085     3.249
$abc$153262$new_n12321_.in[1] (.names at (31,18))                                            0.000     3.249
| (primitive '.names' combinational delay)                                                   0.136     3.385
$abc$153262$new_n12321_.out[0] (.names at (31,18))                                           0.000     3.385
| (intra 'clb' routing)                                                                      0.000     3.385
| (inter-block routing)                                                                      0.220     3.604
| (intra 'clb' routing)                                                                      0.184     3.789
error_correction_unit.eL[7][3].D[0] (dffre at (29,18))                                       0.000     3.789
data arrival time                                                                                      3.789

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[7][3].C[0] (dffre at (29,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.789
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.426


#Path 50
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[4][3].D[0] (dffre at (30,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n807_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n807_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.000     3.002
| (inter-block routing)                                                                      0.162     3.164
| (intra 'clb' routing)                                                                      0.085     3.249
$abc$153262$new_n12321_.in[1] (.names at (31,18))                                            0.000     3.249
| (primitive '.names' combinational delay)                                                   0.136     3.385
$abc$153262$new_n12321_.out[0] (.names at (31,18))                                           0.000     3.385
| (intra 'clb' routing)                                                                      0.000     3.385
| (inter-block routing)                                                                      0.220     3.604
| (intra 'clb' routing)                                                                      0.184     3.789
error_correction_unit.eL[4][3].D[0] (dffre at (30,18))                                       0.000     3.789
data arrival time                                                                                      3.789

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[4][3].C[0] (dffre at (30,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.789
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.426


#Path 51
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[6][5].D[0] (dffre at (27,19) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n803_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n803_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12315_.in[1] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.136     3.223
$abc$153262$new_n12315_.out[0] (.names at (31,18))                                           0.000     3.223
| (intra 'clb' routing)                                                                      0.000     3.223
| (inter-block routing)                                                                      0.342     3.565
| (intra 'clb' routing)                                                                      0.221     3.785
error_correction_unit.eL[6][5].D[0] (dffre at (27,19))                                       0.000     3.785
data arrival time                                                                                      3.785

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[6][5].C[0] (dffre at (27,19))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.785
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.422


#Path 52
Startpoint: BM_lamda_unit.Step[2].Q[0] (dffre at (36,27) clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.Step[2].D[0] (dffre at (36,27) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
BM_lamda_unit.Step[2].C[0] (dffre at (36,27))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
BM_lamda_unit.Step[2].Q[0] (dffre at (36,27)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                      0.388     1.437
$abc$371688$new_new_n4567__.in[4] (.names at (36,27))                        0.000     1.437
| (primitive '.names' combinational delay)                                   0.090     1.527
$abc$371688$new_new_n4567__.out[0] (.names at (36,27))                       0.000     1.527
| (intra 'clb' routing)                                                      0.000     1.527
| (inter-block routing)                                                      0.342     1.868
| (intra 'clb' routing)                                                      0.085     1.954
$abc$153262$new_n13176_.in[0] (.names at (36,23))                            0.000     1.954
| (primitive '.names' combinational delay)                                   0.197     2.151
$abc$153262$new_n13176_.out[0] (.names at (36,23))                           0.000     2.151
| (intra 'clb' routing)                                                      0.000     2.151
| (inter-block routing)                                                      0.342     2.492
| (intra 'clb' routing)                                                      0.085     2.577
$abc$371688$new_new_n7041__.in[3] (.names at (33,24))                        0.000     2.577
| (primitive '.names' combinational delay)                                   0.054     2.631
$abc$371688$new_new_n7041__.out[0] (.names at (33,24))                       0.000     2.631
| (intra 'clb' routing)                                                      0.000     2.631
| (inter-block routing)                                                      0.399     3.031
| (intra 'clb' routing)                                                      0.085     3.116
$abc$153262$new_n14948_.in[0] (.names at (37,27))                            0.000     3.116
| (primitive '.names' combinational delay)                                   0.218     3.334
$abc$153262$new_n14948_.out[0] (.names at (37,27))                           0.000     3.334
| (intra 'clb' routing)                                                      0.000     3.334
| (inter-block routing)                                                      0.220     3.553
| (intra 'clb' routing)                                                      0.085     3.639
$abc$153262$li0999_li0999.in[2] (.names at (36,27))                          0.000     3.639
| (primitive '.names' combinational delay)                                   0.135     3.774
$abc$153262$li0999_li0999.out[0] (.names at (36,27))                         0.000     3.774
| (intra 'clb' routing)                                                      0.000     3.774
BM_lamda_unit.Step[2].D[0] (dffre at (36,27))                                0.000     3.774
data arrival time                                                                      3.774

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
BM_lamda_unit.Step[2].C[0] (dffre at (36,27))                                0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.774
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.411


#Path 53
Startpoint: lamda_roots_unit.Vx3[1].Q[0] (dffre at (39,16) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add2[8].D[0] (dffre at (38,15) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
lamda_roots_unit.Vx3[1].C[0] (dffre at (39,16))                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
lamda_roots_unit.Vx3[1].Q[0] (dffre at (39,16)) [clock-to-output]            0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n4821__.in[5] (.names at (37,17))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.103     1.578
$abc$371688$new_new_n4821__.out[0] (.names at (37,17))                       0.000     1.578
| (intra 'clb' routing)                                                      0.000     1.578
| (inter-block routing)                                                      0.342     1.919
| (intra 'clb' routing)                                                      0.085     2.004
$abc$371688$new_new_n4822__.in[3] (.names at (37,19))                        0.000     2.004
| (primitive '.names' combinational delay)                                   0.090     2.094
$abc$371688$new_new_n4822__.out[0] (.names at (37,19))                       0.000     2.094
| (intra 'clb' routing)                                                      0.000     2.094
| (inter-block routing)                                                      0.518     2.613
| (intra 'clb' routing)                                                      0.085     2.698
$abc$371688$new_new_n4827__.in[0] (.names at (36,13))                        0.000     2.698
| (primitive '.names' combinational delay)                                   0.054     2.752
$abc$371688$new_new_n4827__.out[0] (.names at (36,13))                       0.000     2.752
| (intra 'clb' routing)                                                      0.000     2.752
| (inter-block routing)                                                      0.220     2.972
| (intra 'clb' routing)                                                      0.085     3.057
$abc$371688$new_new_n5466__.in[3] (.names at (37,13))                        0.000     3.057
| (primitive '.names' combinational delay)                                   0.197     3.254
$abc$371688$new_new_n5466__.out[0] (.names at (37,13))                       0.000     3.254
| (intra 'clb' routing)                                                      0.000     3.254
| (inter-block routing)                                                      0.342     3.595
| (intra 'clb' routing)                                                      0.085     3.680
$abc$153262$new_n19797_.in[4] (.names at (38,15))                            0.000     3.680
| (primitive '.names' combinational delay)                                   0.090     3.770
$abc$153262$new_n19797_.out[0] (.names at (38,15))                           0.000     3.770
| (intra 'clb' routing)                                                      0.000     3.770
lamda_roots_unit.add2[8].D[0] (dffre at (38,15))                             0.000     3.770
data arrival time                                                                      3.770

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
lamda_roots_unit.add2[8].C[0] (dffre at (38,15))                             0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.770
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.408


#Path 54
Startpoint: Omega_Phy_unit.Lp[2][1].Q[0] (dffre at (21,31) clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.add_1[4].D[0] (dffre at (25,30) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
Omega_Phy_unit.Lp[2][1].C[0] (dffre at (21,31))                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
Omega_Phy_unit.Lp[2][1].Q[0] (dffre at (21,31)) [clock-to-output]            0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.457     1.506
| (intra 'clb' routing)                                                      0.085     1.591
$abc$371688$new_new_n6434__.in[4] (.names at (29,31))                        0.000     1.591
| (primitive '.names' combinational delay)                                   0.090     1.681
$abc$371688$new_new_n6434__.out[0] (.names at (29,31))                       0.000     1.681
| (intra 'clb' routing)                                                      0.000     1.681
| (inter-block routing)                                                      0.342     2.023
| (intra 'clb' routing)                                                      0.085     2.108
$abc$371688$new_new_n6435__.in[0] (.names at (27,30))                        0.000     2.108
| (primitive '.names' combinational delay)                                   0.197     2.305
$abc$371688$new_new_n6435__.out[0] (.names at (27,30))                       0.000     2.305
| (intra 'clb' routing)                                                      0.000     2.305
| (inter-block routing)                                                      0.342     2.646
| (intra 'clb' routing)                                                      0.085     2.731
$abc$371688$new_new_n6517__.in[4] (.names at (27,26))                        0.000     2.731
| (primitive '.names' combinational delay)                                   0.152     2.883
$abc$371688$new_new_n6517__.out[0] (.names at (27,26))                       0.000     2.883
| (intra 'clb' routing)                                                      0.000     2.883
| (inter-block routing)                                                      0.399     3.282
| (intra 'clb' routing)                                                      0.085     3.368
$abc$371688$new_new_n6519__.in[2] (.names at (25,30))                        0.000     3.368
| (primitive '.names' combinational delay)                                   0.099     3.467
$abc$371688$new_new_n6519__.out[0] (.names at (25,30))                       0.000     3.467
| (intra 'clb' routing)                                                      0.085     3.552
$abc$153262$new_n17087_.in[3] (.names at (25,30))                            0.000     3.552
| (primitive '.names' combinational delay)                                   0.218     3.770
$abc$153262$new_n17087_.out[0] (.names at (25,30))                           0.000     3.770
| (intra 'clb' routing)                                                      0.000     3.770
Omega_Phy_unit.add_1[4].D[0] (dffre at (25,30))                              0.000     3.770
data arrival time                                                                      3.770

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
Omega_Phy_unit.add_1[4].C[0] (dffre at (25,30))                              0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.770
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.407


#Path 55
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[1][1].D[0] (dffre at (31,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.342     3.086
| (intra 'clb' routing)                                                                      0.085     3.171
$abc$153262$new_n12327_.in[2] (.names at (32,17))                                            0.000     3.171
| (primitive '.names' combinational delay)                                                   0.152     3.323
$abc$153262$new_n12327_.out[0] (.names at (32,17))                                           0.000     3.323
| (intra 'clb' routing)                                                                      0.000     3.323
| (inter-block routing)                                                                      0.220     3.543
| (intra 'clb' routing)                                                                      0.221     3.763
error_correction_unit.eL[1][1].D[0] (dffre at (31,17))                                       0.000     3.763
data arrival time                                                                                      3.763

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[1][1].C[0] (dffre at (31,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.763
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.401


#Path 56
Startpoint: error_correction_unit.add_4[1].Q[0] (dffre at (19,25) clocked by BM_lamda_unit.clk)
Endpoint  : $techmap17405\rom_instant_4.mem.0.0.PORT_B1_RDATA[16].ADDR_A1[3] (RS_TDP36K at (28,29) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                          0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                       0.000     0.894
error_correction_unit.add_4[1].C[0] (dffre at (19,25))                                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                 0.154     1.048
error_correction_unit.add_4[1].Q[0] (dffre at (19,25)) [clock-to-output]                                      0.000     1.048
| (intra 'clb' routing)                                                                                       0.000     1.048
| (inter-block routing)                                                                                       0.342     1.390
| (intra 'clb' routing)                                                                                       0.085     1.475
$abc$371688$new_new_n6887__.in[0] (.names at (19,23))                                                         0.000     1.475
| (primitive '.names' combinational delay)                                                                    0.218     1.693
$abc$371688$new_new_n6887__.out[0] (.names at (19,23))                                                        0.000     1.693
| (intra 'clb' routing)                                                                                       0.000     1.693
| (inter-block routing)                                                                                       0.284     1.977
| (intra 'clb' routing)                                                                                       0.085     2.062
$abc$371688$new_new_n7016__.in[0] (.names at (19,24))                                                         0.000     2.062
| (primitive '.names' combinational delay)                                                                    0.136     2.197
$abc$371688$new_new_n7016__.out[0] (.names at (19,24))                                                        0.000     2.197
| (intra 'clb' routing)                                                                                       0.000     2.197
| (inter-block routing)                                                                                       0.399     2.597
| (intra 'clb' routing)                                                                                       0.085     2.682
$abc$371688$new_new_n7017__.in[3] (.names at (25,25))                                                         0.000     2.682
| (primitive '.names' combinational delay)                                                                    0.218     2.900
$abc$371688$new_new_n7017__.out[0] (.names at (25,25))                                                        0.000     2.900
| (intra 'clb' routing)                                                                                       0.085     2.985
rom_instant_4.address_read[0].in[3] (.names at (25,25))                                                       0.000     2.985
| (primitive '.names' combinational delay)                                                                    0.197     3.182
rom_instant_4.address_read[0].out[0] (.names at (25,25))                                                      0.000     3.182
| (intra 'clb' routing)                                                                                       0.000     3.182
| (inter-block routing)                                                                                       0.399     3.581
| (intra 'bram' routing)                                                                                      0.000     3.581
$techmap17405\rom_instant_4.mem.0.0.PORT_B1_RDATA[16].ADDR_A1[3] (RS_TDP36K at (28,29))                       0.000     3.581
data arrival time                                                                                                       3.581

clock BM_lamda_unit.clk (rise edge)                                                                           2.500     2.500
clock source latency                                                                                          0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                                  0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$techmap17405\rom_instant_4.mem.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (28,29))                        0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.212     3.182
data required time                                                                                                      3.182
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.182
data arrival time                                                                                                      -3.581
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -0.399


#Path 57
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[3][0].D[0] (dffre at (33,19) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$153262$new_n12329_.in[1] (.names at (31,18))                                            0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$153262$new_n12329_.out[0] (.names at (31,18))                                           0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12330_.in[0] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.148     3.235
$abc$153262$new_n12330_.out[0] (.names at (31,18))                                           0.000     3.235
| (intra 'clb' routing)                                                                      0.000     3.235
| (inter-block routing)                                                                      0.342     3.577
| (intra 'clb' routing)                                                                      0.184     3.761
error_correction_unit.eL[3][0].D[0] (dffre at (33,19))                                       0.000     3.761
data arrival time                                                                                      3.761

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[3][0].C[0] (dffre at (33,19))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.761
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.398


#Path 58
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[4][0].D[0] (dffre at (34,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$153262$new_n12329_.in[1] (.names at (31,18))                                            0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$153262$new_n12329_.out[0] (.names at (31,18))                                           0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12330_.in[0] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.148     3.235
$abc$153262$new_n12330_.out[0] (.names at (31,18))                                           0.000     3.235
| (intra 'clb' routing)                                                                      0.000     3.235
| (inter-block routing)                                                                      0.342     3.577
| (intra 'clb' routing)                                                                      0.184     3.761
error_correction_unit.eL[4][0].D[0] (dffre at (34,17))                                       0.000     3.761
data arrival time                                                                                      3.761

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[4][0].C[0] (dffre at (34,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.761
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.398


#Path 59
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[2][0].D[0] (dffre at (31,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$153262$new_n12329_.in[1] (.names at (31,18))                                            0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$153262$new_n12329_.out[0] (.names at (31,18))                                           0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12330_.in[0] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.148     3.235
$abc$153262$new_n12330_.out[0] (.names at (31,18))                                           0.000     3.235
| (intra 'clb' routing)                                                                      0.000     3.235
| (inter-block routing)                                                                      0.284     3.519
| (intra 'clb' routing)                                                                      0.233     3.752
error_correction_unit.eL[2][0].D[0] (dffre at (31,17))                                       0.000     3.752
data arrival time                                                                                      3.752

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[2][0].C[0] (dffre at (31,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.752
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.389


#Path 60
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[2][2].D[0] (dffre at (30,22) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.220     2.964
| (intra 'clb' routing)                                                                      0.085     3.050
$abc$153262$new_n12324_.in[2] (.names at (30,18))                                            0.000     3.050
| (primitive '.names' combinational delay)                                                   0.173     3.222
$abc$153262$new_n12324_.out[0] (.names at (30,18))                                           0.000     3.222
| (intra 'clb' routing)                                                                      0.000     3.222
| (inter-block routing)                                                                      0.342     3.564
| (intra 'clb' routing)                                                                      0.184     3.748
error_correction_unit.eL[2][2].D[0] (dffre at (30,22))                                       0.000     3.748
data arrival time                                                                                      3.748

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[2][2].C[0] (dffre at (30,22))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.748
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.385


#Path 61
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[1][2].D[0] (dffre at (30,22) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.220     2.964
| (intra 'clb' routing)                                                                      0.085     3.050
$abc$153262$new_n12324_.in[2] (.names at (30,18))                                            0.000     3.050
| (primitive '.names' combinational delay)                                                   0.173     3.222
$abc$153262$new_n12324_.out[0] (.names at (30,18))                                           0.000     3.222
| (intra 'clb' routing)                                                                      0.000     3.222
| (inter-block routing)                                                                      0.342     3.564
| (intra 'clb' routing)                                                                      0.184     3.748
error_correction_unit.eL[1][2].D[0] (dffre at (30,22))                                       0.000     3.748
data arrival time                                                                                      3.748

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[1][2].C[0] (dffre at (30,22))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.748
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.385


#Path 62
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[4][5].D[0] (dffre at (30,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n803_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n803_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12315_.in[1] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.136     3.223
$abc$153262$new_n12315_.out[0] (.names at (31,18))                                           0.000     3.223
| (intra 'clb' routing)                                                                      0.000     3.223
| (inter-block routing)                                                                      0.220     3.443
| (intra 'clb' routing)                                                                      0.303     3.746
error_correction_unit.eL[4][5].D[0] (dffre at (30,18))                                       0.000     3.746
data arrival time                                                                                      3.746

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[4][5].C[0] (dffre at (30,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.746
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.383


#Path 63
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[7][5].D[0] (dffre at (29,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n803_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n803_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12315_.in[1] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.136     3.223
$abc$153262$new_n12315_.out[0] (.names at (31,18))                                           0.000     3.223
| (intra 'clb' routing)                                                                      0.000     3.223
| (inter-block routing)                                                                      0.220     3.443
| (intra 'clb' routing)                                                                      0.303     3.746
error_correction_unit.eL[7][5].D[0] (dffre at (29,18))                                       0.000     3.746
data arrival time                                                                                      3.746

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[7][5].C[0] (dffre at (29,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.746
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.383


#Path 64
Startpoint: out_stage_unit.Out_byte[7].Q[0] (dffre at (26,19) clocked by BM_lamda_unit.clk)
Endpoint  : out:out_stage_unit.Out_byte[7].outpad[0] (.output at (26,1) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                0.000     0.000
clock source latency                                                               0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                       0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing)                                                            0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
out_stage_unit.Out_byte[7].C[0] (dffre at (26,19))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
out_stage_unit.Out_byte[7].Q[0] (dffre at (26,19)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (inter-block routing)                                                            0.997     2.045
| (intra 'io' routing)                                                             0.733     2.778
out:out_stage_unit.Out_byte[7].outpad[0] (.output at (26,1))                       0.000     2.778
data arrival time                                                                            2.778

clock BM_lamda_unit.clk (rise edge)                                                2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.778
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -0.378


#Path 65
Startpoint: out_stage_unit.Out_byte[2].Q[0] (dffre at (26,19) clocked by BM_lamda_unit.clk)
Endpoint  : out:out_stage_unit.Out_byte[2].outpad[0] (.output at (26,1) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                0.000     0.000
clock source latency                                                               0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                       0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing)                                                            0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
out_stage_unit.Out_byte[2].C[0] (dffre at (26,19))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
out_stage_unit.Out_byte[2].Q[0] (dffre at (26,19)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (inter-block routing)                                                            0.997     2.045
| (intra 'io' routing)                                                             0.733     2.778
out:out_stage_unit.Out_byte[2].outpad[0] (.output at (26,1))                       0.000     2.778
data arrival time                                                                            2.778

clock BM_lamda_unit.clk (rise edge)                                                2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.778
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -0.378


#Path 66
Startpoint: error_correction_unit.Vx8[1].Q[0] (dffre at (19,24) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add2[6].D[0] (dffre at (19,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
error_correction_unit.Vx8[1].C[0] (dffre at (19,24))                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
error_correction_unit.Vx8[1].Q[0] (dffre at (19,24)) [clock-to-output]       0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.637     1.686
| (intra 'clb' routing)                                                      0.085     1.771
$abc$371688$new_new_n4997__.in[2] (.names at (25,16))                        0.000     1.771
| (primitive '.names' combinational delay)                                   0.218     1.989
$abc$371688$new_new_n4997__.out[0] (.names at (25,16))                       0.000     1.989
| (intra 'clb' routing)                                                      0.000     1.989
| (inter-block routing)                                                      0.338     2.327
| (intra 'clb' routing)                                                      0.085     2.412
$abc$371688$new_new_n5047__.in[2] (.names at (21,16))                        0.000     2.412
| (primitive '.names' combinational delay)                                   0.197     2.609
$abc$371688$new_new_n5047__.out[0] (.names at (21,16))                       0.000     2.609
| (intra 'clb' routing)                                                      0.000     2.609
| (inter-block routing)                                                      0.342     2.951
| (intra 'clb' routing)                                                      0.085     3.036
$abc$371688$new_new_n5251__.in[5] (.names at (20,15))                        0.000     3.036
| (primitive '.names' combinational delay)                                   0.103     3.139
$abc$371688$new_new_n5251__.out[0] (.names at (20,15))                       0.000     3.139
| (intra 'clb' routing)                                                      0.000     3.139
| (inter-block routing)                                                      0.342     3.480
| (intra 'clb' routing)                                                      0.085     3.565
$abc$153262$new_n21789_.in[5] (.names at (19,17))                            0.000     3.565
| (primitive '.names' combinational delay)                                   0.172     3.738
$abc$153262$new_n21789_.out[0] (.names at (19,17))                           0.000     3.738
| (intra 'clb' routing)                                                      0.000     3.738
error_correction_unit.add2[6].D[0] (dffre at (19,17))                        0.000     3.738
data arrival time                                                                      3.738

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
error_correction_unit.add2[6].C[0] (dffre at (19,17))                        0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.738
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.375


#Path 67
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[1][0].D[0] (dffre at (34,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$153262$new_n12329_.in[1] (.names at (31,18))                                            0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$153262$new_n12329_.out[0] (.names at (31,18))                                           0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12330_.in[0] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.148     3.235
$abc$153262$new_n12330_.out[0] (.names at (31,18))                                           0.000     3.235
| (intra 'clb' routing)                                                                      0.000     3.235
| (inter-block routing)                                                                      0.220     3.455
| (intra 'clb' routing)                                                                      0.282     3.737
error_correction_unit.eL[1][0].D[0] (dffre at (34,18))                                       0.000     3.737
data arrival time                                                                                      3.737

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[1][0].C[0] (dffre at (34,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.737
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.374


#Path 68
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[1][5].D[0] (dffre at (31,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n803_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n803_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12315_.in[1] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.136     3.223
$abc$153262$new_n12315_.out[0] (.names at (31,18))                                           0.000     3.223
| (intra 'clb' routing)                                                                      0.000     3.223
| (inter-block routing)                                                                      0.284     3.507
| (intra 'clb' routing)                                                                      0.221     3.727
error_correction_unit.eL[1][5].D[0] (dffre at (31,17))                                       0.000     3.727
data arrival time                                                                                      3.727

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[1][5].C[0] (dffre at (31,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.727
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.364


#Path 69
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[1][6].D[0] (dffre at (31,16) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.220     2.964
| (intra 'clb' routing)                                                                      0.085     3.050
$abc$153262$new_n12312_.in[2] (.names at (32,18))                                            0.000     3.050
| (primitive '.names' combinational delay)                                                   0.054     3.103
$abc$153262$new_n12312_.out[0] (.names at (32,18))                                           0.000     3.103
| (intra 'clb' routing)                                                                      0.000     3.103
| (inter-block routing)                                                                      0.342     3.445
| (intra 'clb' routing)                                                                      0.282     3.727
error_correction_unit.eL[1][6].D[0] (dffre at (31,16))                                       0.000     3.727
data arrival time                                                                                      3.727

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[1][6].C[0] (dffre at (31,16))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.727
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.364


#Path 70
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[2][4].D[0] (dffre at (30,22) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.220     2.964
| (intra 'clb' routing)                                                                      0.085     3.050
$abc$153262$new_n12318_.in[2] (.names at (30,18))                                            0.000     3.050
| (primitive '.names' combinational delay)                                                   0.054     3.103
$abc$153262$new_n12318_.out[0] (.names at (30,18))                                           0.000     3.103
| (intra 'clb' routing)                                                                      0.000     3.103
| (inter-block routing)                                                                      0.342     3.445
| (intra 'clb' routing)                                                                      0.282     3.727
error_correction_unit.eL[2][4].D[0] (dffre at (30,22))                                       0.000     3.727
data arrival time                                                                                      3.727

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[2][4].C[0] (dffre at (30,22))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.727
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.364


#Path 71
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[7][2].D[0] (dffre at (29,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.220     2.964
| (intra 'clb' routing)                                                                      0.085     3.050
$abc$153262$new_n12324_.in[2] (.names at (30,18))                                            0.000     3.050
| (primitive '.names' combinational delay)                                                   0.173     3.222
$abc$153262$new_n12324_.out[0] (.names at (30,18))                                           0.000     3.222
| (intra 'clb' routing)                                                                      0.000     3.222
| (inter-block routing)                                                                      0.220     3.442
| (intra 'clb' routing)                                                                      0.282     3.724
error_correction_unit.eL[7][2].D[0] (dffre at (29,18))                                       0.000     3.724
data arrival time                                                                                      3.724

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[7][2].C[0] (dffre at (29,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.724
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.361


#Path 72
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[3][1].D[0] (dffre at (32,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.342     3.086
| (intra 'clb' routing)                                                                      0.085     3.171
$abc$153262$new_n12327_.in[2] (.names at (32,17))                                            0.000     3.171
| (primitive '.names' combinational delay)                                                   0.152     3.323
$abc$153262$new_n12327_.out[0] (.names at (32,17))                                           0.000     3.323
| (intra 'clb' routing)                                                                      0.000     3.323
| (inter-block routing)                                                                      0.162     3.485
| (intra 'clb' routing)                                                                      0.233     3.718
error_correction_unit.eL[3][1].D[0] (dffre at (32,17))                                      -0.000     3.718
data arrival time                                                                                      3.718

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[3][1].C[0] (dffre at (32,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.718
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.355


#Path 73
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[5][7].D[0] (dffre at (29,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n799_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n799_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12309_.in[1] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.099     3.187
$abc$153262$new_n12309_.out[0] (.names at (31,18))                                           0.000     3.187
| (intra 'clb' routing)                                                                      0.000     3.187
| (inter-block routing)                                                                      0.342     3.528
| (intra 'clb' routing)                                                                      0.184     3.713
error_correction_unit.eL[5][7].D[0] (dffre at (29,17))                                       0.000     3.713
data arrival time                                                                                      3.713

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[5][7].C[0] (dffre at (29,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.713
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.350


#Path 74
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[7][7].D[0] (dffre at (29,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n799_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n799_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12309_.in[1] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.099     3.187
$abc$153262$new_n12309_.out[0] (.names at (31,18))                                           0.000     3.187
| (intra 'clb' routing)                                                                      0.000     3.187
| (inter-block routing)                                                                      0.342     3.528
| (intra 'clb' routing)                                                                      0.184     3.713
error_correction_unit.eL[7][7].D[0] (dffre at (29,17))                                       0.000     3.713
data arrival time                                                                                      3.713

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[7][7].C[0] (dffre at (29,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.713
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.350


#Path 75
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[1][7].D[0] (dffre at (31,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n799_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n799_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12309_.in[1] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.099     3.187
$abc$153262$new_n12309_.out[0] (.names at (31,18))                                           0.000     3.187
| (intra 'clb' routing)                                                                      0.000     3.187
| (inter-block routing)                                                                      0.284     3.470
| (intra 'clb' routing)                                                                      0.233     3.703
error_correction_unit.eL[1][7].D[0] (dffre at (31,17))                                       0.000     3.703
data arrival time                                                                                      3.703

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[1][7].C[0] (dffre at (31,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.703
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.340


#Path 76
Startpoint: Omega_Phy_unit.cnt1[3].Q[0] (dffre at (29,31) clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.add_1[7].D[0] (dffre at (27,26) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
Omega_Phy_unit.cnt1[3].C[0] (dffre at (29,31))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
Omega_Phy_unit.cnt1[3].Q[0] (dffre at (29,31)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.162     1.210
| (intra 'clb' routing)                                                      0.085     1.295
$abc$371688$new_new_n6440__.in[2] (.names at (29,31))                       -0.000     1.295
| (primitive '.names' combinational delay)                                   0.197     1.492
$abc$371688$new_new_n6440__.out[0] (.names at (29,31))                       0.000     1.492
| (intra 'clb' routing)                                                      0.000     1.492
| (inter-block routing)                                                      0.220     1.712
| (intra 'clb' routing)                                                      0.085     1.797
$abc$371688$new_new_n6446__.in[2] (.names at (30,31))                        0.000     1.797
| (primitive '.names' combinational delay)                                   0.197     1.994
$abc$371688$new_new_n6446__.out[0] (.names at (30,31))                       0.000     1.994
| (intra 'clb' routing)                                                      0.000     1.994
| (inter-block routing)                                                      0.220     2.213
| (intra 'clb' routing)                                                      0.085     2.298
$abc$371688$new_new_n6448__.in[4] (.names at (27,31))                        0.000     2.298
| (primitive '.names' combinational delay)                                   0.173     2.471
$abc$371688$new_new_n6448__.out[0] (.names at (27,31))                       0.000     2.471
| (intra 'clb' routing)                                                      0.000     2.471
| (inter-block routing)                                                      0.518     2.989
| (intra 'clb' routing)                                                      0.085     3.074
$abc$371688$new_new_n6523__.in[5] (.names at (27,26))                        0.000     3.074
| (primitive '.names' combinational delay)                                   0.090     3.165
$abc$371688$new_new_n6523__.out[0] (.names at (27,26))                       0.000     3.165
| (intra 'clb' routing)                                                      0.085     3.250
$abc$371688$new_new_n6529__.in[0] (.names at (27,26))                        0.000     3.250
| (primitive '.names' combinational delay)                                   0.148     3.398
$abc$371688$new_new_n6529__.out[0] (.names at (27,26))                       0.000     3.398
| (intra 'clb' routing)                                                      0.085     3.483
$abc$153262$new_n17062_.in[1] (.names at (27,26))                            0.000     3.483
| (primitive '.names' combinational delay)                                   0.218     3.701
$abc$153262$new_n17062_.out[0] (.names at (27,26))                           0.000     3.701
| (intra 'clb' routing)                                                      0.000     3.701
Omega_Phy_unit.add_1[7].D[0] (dffre at (27,26))                              0.000     3.701
data arrival time                                                                      3.701

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
Omega_Phy_unit.add_1[7].C[0] (dffre at (27,26))                              0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.701
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.338


#Path 77
Startpoint: Omega_Phy_unit.cnt1[3].Q[0] (dffre at (29,31) clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.add_1[8].D[0] (dffre at (27,26) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
Omega_Phy_unit.cnt1[3].C[0] (dffre at (29,31))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
Omega_Phy_unit.cnt1[3].Q[0] (dffre at (29,31)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.162     1.210
| (intra 'clb' routing)                                                      0.085     1.295
$abc$371688$new_new_n6440__.in[2] (.names at (29,31))                       -0.000     1.295
| (primitive '.names' combinational delay)                                   0.197     1.492
$abc$371688$new_new_n6440__.out[0] (.names at (29,31))                       0.000     1.492
| (intra 'clb' routing)                                                      0.000     1.492
| (inter-block routing)                                                      0.220     1.712
| (intra 'clb' routing)                                                      0.085     1.797
$abc$371688$new_new_n6446__.in[2] (.names at (30,31))                        0.000     1.797
| (primitive '.names' combinational delay)                                   0.197     1.994
$abc$371688$new_new_n6446__.out[0] (.names at (30,31))                       0.000     1.994
| (intra 'clb' routing)                                                      0.000     1.994
| (inter-block routing)                                                      0.220     2.213
| (intra 'clb' routing)                                                      0.085     2.298
$abc$371688$new_new_n6448__.in[4] (.names at (27,31))                        0.000     2.298
| (primitive '.names' combinational delay)                                   0.173     2.471
$abc$371688$new_new_n6448__.out[0] (.names at (27,31))                       0.000     2.471
| (intra 'clb' routing)                                                      0.000     2.471
| (inter-block routing)                                                      0.518     2.989
| (intra 'clb' routing)                                                      0.085     3.074
$abc$371688$new_new_n6523__.in[5] (.names at (27,26))                        0.000     3.074
| (primitive '.names' combinational delay)                                   0.090     3.165
$abc$371688$new_new_n6523__.out[0] (.names at (27,26))                       0.000     3.165
| (intra 'clb' routing)                                                      0.085     3.250
$abc$371688$new_new_n6529__.in[0] (.names at (27,26))                        0.000     3.250
| (primitive '.names' combinational delay)                                   0.148     3.398
$abc$371688$new_new_n6529__.out[0] (.names at (27,26))                       0.000     3.398
| (intra 'clb' routing)                                                      0.085     3.483
$abc$153262$new_n17047_.in[2] (.names at (27,26))                            0.000     3.483
| (primitive '.names' combinational delay)                                   0.218     3.701
$abc$153262$new_n17047_.out[0] (.names at (27,26))                           0.000     3.701
| (intra 'clb' routing)                                                      0.000     3.701
Omega_Phy_unit.add_1[8].D[0] (dffre at (27,26))                              0.000     3.701
data arrival time                                                                      3.701

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
Omega_Phy_unit.add_1[8].C[0] (dffre at (27,26))                              0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.701
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.338


#Path 78
Startpoint: BM_lamda_unit.cnt[3].Q[0] (dffre at (36,27) clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.add_pow2[3].D[0] (dffre at (34,28) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
BM_lamda_unit.cnt[3].C[0] (dffre at (36,27))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
BM_lamda_unit.cnt[3].Q[0] (dffre at (36,27)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n6337__.in[2] (.names at (34,28))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.218     1.693
$abc$371688$new_new_n6337__.out[0] (.names at (34,28))                       0.000     1.693
| (intra 'clb' routing)                                                      0.000     1.693
| (inter-block routing)                                                      0.399     2.093
| (intra 'clb' routing)                                                      0.085     2.178
$abc$371688$new_new_n6338__.in[2] (.names at (33,25))                        0.000     2.178
| (primitive '.names' combinational delay)                                   0.218     2.396
$abc$371688$new_new_n6338__.out[0] (.names at (33,25))                       0.000     2.396
| (intra 'clb' routing)                                                      0.000     2.396
| (inter-block routing)                                                      0.342     2.737
| (intra 'clb' routing)                                                      0.085     2.822
$abc$371688$new_new_n6379__.in[2] (.names at (32,29))                        0.000     2.822
| (primitive '.names' combinational delay)                                   0.103     2.925
$abc$371688$new_new_n6379__.out[0] (.names at (32,29))                       0.000     2.925
| (intra 'clb' routing)                                                      0.085     3.010
$abc$371688$new_new_n6380__.in[2] (.names at (32,29))                        0.000     3.010
| (primitive '.names' combinational delay)                                   0.090     3.100
$abc$371688$new_new_n6380__.out[0] (.names at (32,29))                       0.000     3.100
| (intra 'clb' routing)                                                      0.000     3.100
| (inter-block routing)                                                      0.342     3.442
| (intra 'clb' routing)                                                      0.085     3.527
$abc$153262$new_n17324_.in[4] (.names at (34,28))                            0.000     3.527
| (primitive '.names' combinational delay)                                   0.173     3.700
$abc$153262$new_n17324_.out[0] (.names at (34,28))                           0.000     3.700
| (intra 'clb' routing)                                                      0.000     3.700
BM_lamda_unit.add_pow2[3].D[0] (dffre at (34,28))                            0.000     3.700
data arrival time                                                                      3.700

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
BM_lamda_unit.add_pow2[3].C[0] (dffre at (34,28))                            0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.700
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.337


#Path 79
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[0][5].D[0] (dffre at (27,14) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n803_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n803_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.000     3.002
| (inter-block routing)                                                                      0.457     3.460
| (intra 'clb' routing)                                                                      0.233     3.693
error_correction_unit.eL[0][5].D[0] (dffre at (27,14))                                      -0.000     3.693
data arrival time                                                                                      3.693

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[0][5].C[0] (dffre at (27,14))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.693
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.330


#Path 80
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[3][7].D[0] (dffre at (33,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n799_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n799_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12309_.in[1] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.099     3.187
$abc$153262$new_n12309_.out[0] (.names at (31,18))                                           0.000     3.187
| (intra 'clb' routing)                                                                      0.000     3.187
| (inter-block routing)                                                                      0.220     3.406
| (intra 'clb' routing)                                                                      0.282     3.688
error_correction_unit.eL[3][7].D[0] (dffre at (33,18))                                       0.000     3.688
data arrival time                                                                                      3.688

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[3][7].C[0] (dffre at (33,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.688
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.326


#Path 81
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[4][7].D[0] (dffre at (30,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n799_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n799_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12309_.in[1] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.099     3.187
$abc$153262$new_n12309_.out[0] (.names at (31,18))                                           0.000     3.187
| (intra 'clb' routing)                                                                      0.000     3.187
| (inter-block routing)                                                                      0.220     3.406
| (intra 'clb' routing)                                                                      0.282     3.688
error_correction_unit.eL[4][7].D[0] (dffre at (30,18))                                       0.000     3.688
data arrival time                                                                                      3.688

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[4][7].C[0] (dffre at (30,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.688
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.326


#Path 82
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[6][7].D[0] (dffre at (33,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n799_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n799_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12309_.in[1] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.099     3.187
$abc$153262$new_n12309_.out[0] (.names at (31,18))                                           0.000     3.187
| (intra 'clb' routing)                                                                      0.000     3.187
| (inter-block routing)                                                                      0.220     3.406
| (intra 'clb' routing)                                                                      0.282     3.688
error_correction_unit.eL[6][7].D[0] (dffre at (33,18))                                       0.000     3.688
data arrival time                                                                                      3.688

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[6][7].C[0] (dffre at (33,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.688
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.326


#Path 83
Startpoint: Omega_Phy_unit.Lp[2][1].Q[0] (dffre at (21,31) clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.add_1[3].D[0] (dffre at (22,31) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
Omega_Phy_unit.Lp[2][1].C[0] (dffre at (21,31))                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
Omega_Phy_unit.Lp[2][1].Q[0] (dffre at (21,31)) [clock-to-output]            0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.457     1.506
| (intra 'clb' routing)                                                      0.085     1.591
$abc$371688$new_new_n6434__.in[4] (.names at (29,31))                        0.000     1.591
| (primitive '.names' combinational delay)                                   0.090     1.681
$abc$371688$new_new_n6434__.out[0] (.names at (29,31))                       0.000     1.681
| (intra 'clb' routing)                                                      0.000     1.681
| (inter-block routing)                                                      0.342     2.023
| (intra 'clb' routing)                                                      0.085     2.108
$abc$371688$new_new_n6435__.in[0] (.names at (27,30))                        0.000     2.108
| (primitive '.names' combinational delay)                                   0.197     2.305
$abc$371688$new_new_n6435__.out[0] (.names at (27,30))                       0.000     2.305
| (intra 'clb' routing)                                                      0.000     2.305
| (inter-block routing)                                                      0.342     2.646
| (intra 'clb' routing)                                                      0.085     2.731
$abc$371688$new_new_n6517__.in[4] (.names at (27,26))                        0.000     2.731
| (primitive '.names' combinational delay)                                   0.152     2.883
$abc$371688$new_new_n6517__.out[0] (.names at (27,26))                       0.000     2.883
| (intra 'clb' routing)                                                      0.000     2.883
| (inter-block routing)                                                      0.576     3.459
| (intra 'clb' routing)                                                      0.085     3.544
$abc$153262$new_n17098_.in[1] (.names at (22,31))                            0.000     3.544
| (primitive '.names' combinational delay)                                   0.136     3.680
$abc$153262$new_n17098_.out[0] (.names at (22,31))                           0.000     3.680
| (intra 'clb' routing)                                                      0.000     3.680
Omega_Phy_unit.add_1[3].D[0] (dffre at (22,31))                              0.000     3.680
data arrival time                                                                      3.680

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
Omega_Phy_unit.add_1[3].C[0] (dffre at (22,31))                              0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.680
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.317


#Path 84
Startpoint: Omega_Phy_unit.cnt1[3].Q[0] (dffre at (29,31) clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.add_1[6].D[0] (dffre at (27,26) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
Omega_Phy_unit.cnt1[3].C[0] (dffre at (29,31))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
Omega_Phy_unit.cnt1[3].Q[0] (dffre at (29,31)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.162     1.210
| (intra 'clb' routing)                                                      0.085     1.295
$abc$371688$new_new_n6440__.in[2] (.names at (29,31))                       -0.000     1.295
| (primitive '.names' combinational delay)                                   0.197     1.492
$abc$371688$new_new_n6440__.out[0] (.names at (29,31))                       0.000     1.492
| (intra 'clb' routing)                                                      0.000     1.492
| (inter-block routing)                                                      0.220     1.712
| (intra 'clb' routing)                                                      0.085     1.797
$abc$371688$new_new_n6446__.in[2] (.names at (30,31))                        0.000     1.797
| (primitive '.names' combinational delay)                                   0.197     1.994
$abc$371688$new_new_n6446__.out[0] (.names at (30,31))                       0.000     1.994
| (intra 'clb' routing)                                                      0.000     1.994
| (inter-block routing)                                                      0.220     2.213
| (intra 'clb' routing)                                                      0.085     2.298
$abc$371688$new_new_n6448__.in[4] (.names at (27,31))                        0.000     2.298
| (primitive '.names' combinational delay)                                   0.173     2.471
$abc$371688$new_new_n6448__.out[0] (.names at (27,31))                       0.000     2.471
| (intra 'clb' routing)                                                      0.000     2.471
| (inter-block routing)                                                      0.518     2.989
| (intra 'clb' routing)                                                      0.085     3.074
$abc$371688$new_new_n6523__.in[5] (.names at (27,26))                        0.000     3.074
| (primitive '.names' combinational delay)                                   0.090     3.165
$abc$371688$new_new_n6523__.out[0] (.names at (27,26))                       0.000     3.165
| (intra 'clb' routing)                                                      0.085     3.250
$abc$371688$new_new_n6525__.in[0] (.names at (27,26))                        0.000     3.250
| (primitive '.names' combinational delay)                                   0.148     3.398
$abc$371688$new_new_n6525__.out[0] (.names at (27,26))                       0.000     3.398
| (intra 'clb' routing)                                                      0.085     3.483
$abc$153262$new_n17069_.in[4] (.names at (27,26))                            0.000     3.483
| (primitive '.names' combinational delay)                                   0.197     3.680
$abc$153262$new_n17069_.out[0] (.names at (27,26))                           0.000     3.680
| (intra 'clb' routing)                                                      0.000     3.680
Omega_Phy_unit.add_1[6].D[0] (dffre at (27,26))                              0.000     3.680
data arrival time                                                                      3.680

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
Omega_Phy_unit.add_1[6].C[0] (dffre at (27,26))                              0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.680
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.317


#Path 85
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[5][5].D[0] (dffre at (29,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n803_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n803_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.085     3.088
$abc$153262$new_n12315_.in[1] (.names at (31,18))                                            0.000     3.088
| (primitive '.names' combinational delay)                                                   0.136     3.223
$abc$153262$new_n12315_.out[0] (.names at (31,18))                                           0.000     3.223
| (intra 'clb' routing)                                                                      0.000     3.223
| (inter-block routing)                                                                      0.220     3.443
| (intra 'clb' routing)                                                                      0.233     3.676
error_correction_unit.eL[5][5].D[0] (dffre at (29,18))                                       0.000     3.676
data arrival time                                                                                      3.676

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[5][5].C[0] (dffre at (29,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.676
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.313


#Path 86
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[5][1].D[0] (dffre at (32,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.342     3.086
| (intra 'clb' routing)                                                                      0.085     3.171
$abc$153262$new_n12327_.in[2] (.names at (32,17))                                            0.000     3.171
| (primitive '.names' combinational delay)                                                   0.152     3.323
$abc$153262$new_n12327_.out[0] (.names at (32,17))                                           0.000     3.323
| (intra 'clb' routing)                                                                      0.000     3.323
| (inter-block routing)                                                                      0.162     3.485
| (intra 'clb' routing)                                                                      0.184     3.669
error_correction_unit.eL[5][1].D[0] (dffre at (32,17))                                      -0.000     3.669
data arrival time                                                                                      3.669

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[5][1].C[0] (dffre at (32,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.669
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.306


#Path 87
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[4][1].D[0] (dffre at (32,17) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.342     3.086
| (intra 'clb' routing)                                                                      0.085     3.171
$abc$153262$new_n12327_.in[2] (.names at (32,17))                                            0.000     3.171
| (primitive '.names' combinational delay)                                                   0.152     3.323
$abc$153262$new_n12327_.out[0] (.names at (32,17))                                           0.000     3.323
| (intra 'clb' routing)                                                                      0.000     3.323
| (inter-block routing)                                                                      0.162     3.485
| (intra 'clb' routing)                                                                      0.184     3.669
error_correction_unit.eL[4][1].D[0] (dffre at (32,17))                                      -0.000     3.669
data arrival time                                                                                      3.669

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[4][1].C[0] (dffre at (32,17))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.669
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.306


#Path 88
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[1][4].D[0] (dffre at (30,22) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.220     2.964
| (intra 'clb' routing)                                                                      0.085     3.050
$abc$153262$new_n12318_.in[2] (.names at (30,18))                                            0.000     3.050
| (primitive '.names' combinational delay)                                                   0.054     3.103
$abc$153262$new_n12318_.out[0] (.names at (30,18))                                           0.000     3.103
| (intra 'clb' routing)                                                                      0.000     3.103
| (inter-block routing)                                                                      0.342     3.445
| (intra 'clb' routing)                                                                      0.221     3.666
error_correction_unit.eL[1][4].D[0] (dffre at (30,22))                                       0.000     3.666
data arrival time                                                                                      3.666

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[1][4].C[0] (dffre at (30,22))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.666
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.303


#Path 89
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[5][2].D[0] (dffre at (29,18) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.000     2.745
| (inter-block routing)                                                                      0.220     2.964
| (intra 'clb' routing)                                                                      0.085     3.050
$abc$153262$new_n12324_.in[2] (.names at (30,18))                                            0.000     3.050
| (primitive '.names' combinational delay)                                                   0.173     3.222
$abc$153262$new_n12324_.out[0] (.names at (30,18))                                           0.000     3.222
| (intra 'clb' routing)                                                                      0.000     3.222
| (inter-block routing)                                                                      0.220     3.442
| (intra 'clb' routing)                                                                      0.221     3.662
error_correction_unit.eL[5][2].D[0] (dffre at (29,18))                                       0.000     3.662
data arrival time                                                                                      3.662

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[5][2].C[0] (dffre at (29,18))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.662
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.299


#Path 90
Startpoint: BM_lamda_unit.cnt[3].Q[0] (dffre at (36,27) clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.add_pow2[5].D[0] (dffre at (30,28) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
BM_lamda_unit.cnt[3].C[0] (dffre at (36,27))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
BM_lamda_unit.cnt[3].Q[0] (dffre at (36,27)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n6337__.in[2] (.names at (34,28))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.218     1.693
$abc$371688$new_new_n6337__.out[0] (.names at (34,28))                       0.000     1.693
| (intra 'clb' routing)                                                      0.000     1.693
| (inter-block routing)                                                      0.342     2.035
| (intra 'clb' routing)                                                      0.085     2.120
$abc$371688$new_new_n6343__.in[2] (.names at (31,29))                        0.000     2.120
| (primitive '.names' combinational delay)                                   0.173     2.292
$abc$371688$new_new_n6343__.out[0] (.names at (31,29))                       0.000     2.292
| (intra 'clb' routing)                                                      0.000     2.292
| (inter-block routing)                                                      0.342     2.634
| (intra 'clb' routing)                                                      0.085     2.719
$abc$371688$new_new_n6400__.in[2] (.names at (30,28))                        0.000     2.719
| (primitive '.names' combinational delay)                                   0.173     2.891
$abc$371688$new_new_n6400__.out[0] (.names at (30,28))                       0.000     2.891
| (intra 'clb' routing)                                                      0.000     2.891
| (inter-block routing)                                                      0.162     3.053
| (intra 'clb' routing)                                                      0.085     3.138
$abc$371688$new_new_n6401__.in[0] (.names at (30,28))                        0.000     3.138
| (primitive '.names' combinational delay)                                   0.218     3.356
$abc$371688$new_new_n6401__.out[0] (.names at (30,28))                       0.000     3.356
| (intra 'clb' routing)                                                      0.085     3.441
$abc$153262$new_n17288_.in[2] (.names at (30,28))                            0.000     3.441
| (primitive '.names' combinational delay)                                   0.218     3.660
$abc$153262$new_n17288_.out[0] (.names at (30,28))                           0.000     3.660
| (intra 'clb' routing)                                                      0.000     3.660
BM_lamda_unit.add_pow2[5].D[0] (dffre at (30,28))                            0.000     3.660
data arrival time                                                                      3.660

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
BM_lamda_unit.add_pow2[5].C[0] (dffre at (30,28))                            0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.660
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.297


#Path 91
Startpoint: lamda_roots_unit.Vx3[1].Q[0] (dffre at (39,16) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add2[7].D[0] (dffre at (36,13) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                          0.000     0.000
clock source latency                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
lamda_roots_unit.Vx3[1].C[0] (dffre at (39,16))                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
lamda_roots_unit.Vx3[1].Q[0] (dffre at (39,16)) [clock-to-output]            0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'clb' routing)                                                      0.085     1.475
$abc$371688$new_new_n4821__.in[5] (.names at (37,17))                        0.000     1.475
| (primitive '.names' combinational delay)                                   0.103     1.578
$abc$371688$new_new_n4821__.out[0] (.names at (37,17))                       0.000     1.578
| (intra 'clb' routing)                                                      0.000     1.578
| (inter-block routing)                                                      0.342     1.919
| (intra 'clb' routing)                                                      0.085     2.004
$abc$371688$new_new_n4822__.in[3] (.names at (37,19))                        0.000     2.004
| (primitive '.names' combinational delay)                                   0.090     2.094
$abc$371688$new_new_n4822__.out[0] (.names at (37,19))                       0.000     2.094
| (intra 'clb' routing)                                                      0.000     2.094
| (inter-block routing)                                                      0.518     2.613
| (intra 'clb' routing)                                                      0.085     2.698
$abc$371688$new_new_n4827__.in[0] (.names at (36,13))                        0.000     2.698
| (primitive '.names' combinational delay)                                   0.054     2.752
$abc$371688$new_new_n4827__.out[0] (.names at (36,13))                       0.000     2.752
| (intra 'clb' routing)                                                      0.000     2.752
| (inter-block routing)                                                      0.220     2.972
| (intra 'clb' routing)                                                      0.085     3.057
$abc$371688$new_new_n5466__.in[3] (.names at (37,13))                        0.000     3.057
| (primitive '.names' combinational delay)                                   0.197     3.254
$abc$371688$new_new_n5466__.out[0] (.names at (37,13))                       0.000     3.254
| (intra 'clb' routing)                                                      0.000     3.254
| (inter-block routing)                                                      0.220     3.473
| (intra 'clb' routing)                                                      0.085     3.558
$abc$153262$new_n19804_.in[1] (.names at (36,13))                            0.000     3.558
| (primitive '.names' combinational delay)                                   0.099     3.657
$abc$153262$new_n19804_.out[0] (.names at (36,13))                           0.000     3.657
| (intra 'clb' routing)                                                      0.000     3.657
lamda_roots_unit.add2[7].D[0] (dffre at (36,13))                             0.000     3.657
data arrival time                                                                      3.657

clock BM_lamda_unit.clk (rise edge)                                          2.500     2.500
clock source latency                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                 0.000     2.500
| (intra 'io' routing)                                                       0.894     3.394
| (inter-block routing)                                                      0.000     3.394
| (intra 'clb' routing)                                                      0.000     3.394
lamda_roots_unit.add2[7].C[0] (dffre at (36,13))                             0.000     3.394
clock uncertainty                                                            0.000     3.394
cell setup time                                                             -0.032     3.363
data required time                                                                     3.363
--------------------------------------------------------------------------------------------
data required time                                                                     3.363
data arrival time                                                                     -3.657
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.295


#Path 92
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[0][7].D[0] (dffre at (30,16) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$171203$new_n799_.in[1] (.names at (31,18))                                              0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$171203$new_n799_.out[0] (.names at (31,18))                                             0.000     3.002
| (intra 'clb' routing)                                                                      0.000     3.002
| (inter-block routing)                                                                      0.342     3.344
| (intra 'clb' routing)                                                                      0.303     3.647
error_correction_unit.eL[0][7].D[0] (dffre at (30,16))                                       0.000     3.647
data arrival time                                                                                      3.647

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[0][7].C[0] (dffre at (30,16))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.647
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.284


#Path 93
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre at (27,20) clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[0][0].D[0] (dffre at (30,16) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                         0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
error_correction_unit.cnt[3].C[0] (dffre at (27,20))                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
error_correction_unit.cnt[3].Q[0] (dffre at (27,20)) [clock-to-output]                       0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (inter-block routing)                                                                      0.399     1.448
| (intra 'clb' routing)                                                                      0.085     1.533
$abc$371688$new_new_n5611__.in[2] (.names at (34,20))                                        0.000     1.533
| (primitive '.names' combinational delay)                                                   0.099     1.632
$abc$371688$new_new_n5611__.out[0] (.names at (34,20))                                       0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (inter-block routing)                                                                      0.284     1.916
| (intra 'clb' routing)                                                                      0.085     2.001
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[2] (.names at (34,19))                        0.000     2.001
| (primitive '.names' combinational delay)                                                   0.218     2.219
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names at (34,19))                       0.000     2.219
| (intra 'clb' routing)                                                                      0.000     2.219
| (inter-block routing)                                                                      0.342     2.560
| (intra 'clb' routing)                                                                      0.085     2.646
$abc$371688$new_new_n5616__.in[0] (.names at (31,18))                                        0.000     2.646
| (primitive '.names' combinational delay)                                                   0.099     2.745
$abc$371688$new_new_n5616__.out[0] (.names at (31,18))                                       0.000     2.745
| (intra 'clb' routing)                                                                      0.085     2.830
$abc$153262$new_n12329_.in[1] (.names at (31,18))                                            0.000     2.830
| (primitive '.names' combinational delay)                                                   0.173     3.002
$abc$153262$new_n12329_.out[0] (.names at (31,18))                                           0.000     3.002
| (intra 'clb' routing)                                                                      0.000     3.002
| (inter-block routing)                                                                      0.342     3.344
| (intra 'clb' routing)                                                                      0.303     3.647
error_correction_unit.eL[0][0].D[0] (dffre at (30,16))                                       0.000     3.647
data arrival time                                                                                      3.647

clock BM_lamda_unit.clk (rise edge)                                                          2.500     2.500
clock source latency                                                                         0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                 0.000     2.500
| (intra 'io' routing)                                                                       0.894     3.394
| (inter-block routing)                                                                      0.000     3.394
| (intra 'clb' routing)                                                                      0.000     3.394
error_correction_unit.eL[0][0].C[0] (dffre at (30,16))                                       0.000     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -3.647
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.284


#Path 94
Startpoint: $iopadmap$reset.inpad[0] (.input at (31,1) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.Vx3[9].R[0] (dffre at (39,13) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
$iopadmap$reset.inpad[0] (.input at (31,1))                                                                                                                                                                                                                                0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.290     2.284
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.369
$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y.in[0] (.names at (27,26))                        0.000     2.369
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.136     2.505
$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y.out[0] (.names at (27,26))                       0.000     2.505
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.505
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.557
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.642
lamda_roots_unit.Vx3[9].R[0] (dffre at (39,13))                                                                                                                                                                                                                            0.000     3.642
data arrival time                                                                                                                                                                                                                                                                    3.642

clock BM_lamda_unit.clk (rise edge)                                                                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
lamda_roots_unit.Vx3[9].C[0] (dffre at (39,13))                                                                                                                                                                                                                            0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.642
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.279


#Path 95
Startpoint: $iopadmap$reset.inpad[0] (.input at (31,1) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.Vp[7].R[0] (dffre at (39,13) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
$iopadmap$reset.inpad[0] (.input at (31,1))                                                                                                                                                                                                                                0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.290     2.284
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.369
$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y.in[0] (.names at (27,26))                        0.000     2.369
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.136     2.505
$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y.out[0] (.names at (27,26))                       0.000     2.505
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.505
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.557
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.642
lamda_roots_unit.Vp[7].R[0] (dffre at (39,13))                                                                                                                                                                                                                             0.000     3.642
data arrival time                                                                                                                                                                                                                                                                    3.642

clock BM_lamda_unit.clk (rise edge)                                                                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
lamda_roots_unit.Vp[7].C[0] (dffre at (39,13))                                                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.642
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.279


#Path 96
Startpoint: $iopadmap$reset.inpad[0] (.input at (31,1) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.Vx6[10].R[0] (dffre at (39,13) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
$iopadmap$reset.inpad[0] (.input at (31,1))                                                                                                                                                                                                                                0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.290     2.284
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.369
$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y.in[0] (.names at (27,26))                        0.000     2.369
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.136     2.505
$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y.out[0] (.names at (27,26))                       0.000     2.505
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.505
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.557
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.642
lamda_roots_unit.Vx6[10].R[0] (dffre at (39,13))                                                                                                                                                                                                                           0.000     3.642
data arrival time                                                                                                                                                                                                                                                                    3.642

clock BM_lamda_unit.clk (rise edge)                                                                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
lamda_roots_unit.Vx6[10].C[0] (dffre at (39,13))                                                                                                                                                                                                                           0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.642
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.279


#Path 97
Startpoint: $iopadmap$reset.inpad[0] (.input at (31,1) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.Vx2[3].R[0] (dffre at (39,13) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
$iopadmap$reset.inpad[0] (.input at (31,1))                                                                                                                                                                                                                                0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.290     2.284
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.369
$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y.in[0] (.names at (27,26))                        0.000     2.369
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.136     2.505
$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y.out[0] (.names at (27,26))                       0.000     2.505
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.505
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.557
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.642
lamda_roots_unit.Vx2[3].R[0] (dffre at (39,13))                                                                                                                                                                                                                            0.000     3.642
data arrival time                                                                                                                                                                                                                                                                    3.642

clock BM_lamda_unit.clk (rise edge)                                                                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
lamda_roots_unit.Vx2[3].C[0] (dffre at (39,13))                                                                                                                                                                                                                            0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.642
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.279


#Path 98
Startpoint: $iopadmap$reset.inpad[0] (.input at (31,1) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add_GF_dec0_reg[3].R[0] (dffre at (39,13) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
$iopadmap$reset.inpad[0] (.input at (31,1))                                                                                                                                                                                                                                0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.290     2.284
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.369
$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y.in[0] (.names at (27,26))                        0.000     2.369
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.136     2.505
$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y.out[0] (.names at (27,26))                       0.000     2.505
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.505
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.557
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.642
lamda_roots_unit.add_GF_dec0_reg[3].R[0] (dffre at (39,13))                                                                                                                                                                                                                0.000     3.642
data arrival time                                                                                                                                                                                                                                                                    3.642

clock BM_lamda_unit.clk (rise edge)                                                                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
lamda_roots_unit.add_GF_dec0_reg[3].C[0] (dffre at (39,13))                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.642
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.279


#Path 99
Startpoint: $iopadmap$reset.inpad[0] (.input at (31,1) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.L1[7].R[0] (dffre at (39,13) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
$iopadmap$reset.inpad[0] (.input at (31,1))                                                                                                                                                                                                                                0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.290     2.284
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.369
$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y.in[0] (.names at (27,26))                        0.000     2.369
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.136     2.505
$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y.out[0] (.names at (27,26))                       0.000     2.505
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.505
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.557
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.642
lamda_roots_unit.L1[7].R[0] (dffre at (39,13))                                                                                                                                                                                                                             0.000     3.642
data arrival time                                                                                                                                                                                                                                                                    3.642

clock BM_lamda_unit.clk (rise edge)                                                                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
lamda_roots_unit.L1[7].C[0] (dffre at (39,13))                                                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.642
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.279


#Path 100
Startpoint: $iopadmap$reset.inpad[0] (.input at (31,1) clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.Vx2[8].R[0] (dffre at (39,13) clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
$iopadmap$reset.inpad[0] (.input at (31,1))                                                                                                                                                                                                                                0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.290     2.284
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.369
$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y.in[0] (.names at (27,26))                        0.000     2.369
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.136     2.505
$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y.out[0] (.names at (27,26))                       0.000     2.505
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.505
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.557
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.642
lamda_roots_unit.Vx2[8].R[0] (dffre at (39,13))                                                                                                                                                                                                                            0.000     3.642
data arrival time                                                                                                                                                                                                                                                                    3.642

clock BM_lamda_unit.clk (rise edge)                                                                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input at (3,1))                                                                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
lamda_roots_unit.Vx2[8].C[0] (dffre at (39,13))                                                                                                                                                                                                                            0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.642
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.279


#End of timing report
