<!DOCTYPE html>
<html>

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <title>ICMDCS-2017</title>
    <link href="css/style.css" rel="stylesheet" />
    <link href="css/bootstrap.min.css" rel="stylesheet" />
    <link href="css/alertify.css" rel="stylesheet" />
    <link href="../maxcdn.bootstrapcdn.com/font-awesome/4.6.3/css/font-awesome.min.css" rel="stylesheet" />
    <link href="favicon.ico" rel="shortcut icon" type="image/x-icon" />
    <link href="https://fonts.googleapis.com/css?family=Noto+Sans" rel="stylesheet" type="text/css" />
    <link href="https://fonts.googleapis.com/css?family=Righteous" rel="stylesheet" type="text/css" />
    <link href="https://fonts.googleapis.com/css?family=PT+Sans" rel="stylesheet" type="text/css" />
    <link href="https://fonts.googleapis.com/css?family=Hammersmith+One" rel="stylesheet" type="text/css" />
    <link href="https://fonts.googleapis.com/css?family=NTR" rel="stylesheet" type="text/css" />
</head>

<body>
    <style type="text/css">
        .logo {
            padding-top: 23px;
            padding-left: 5px;
        }
        
        .navbar-default {
            background-color: black;
            opacity: 0.8;
            border-color: transparent;
            float: right;
            -webkit-transition: all 0.5s ease 0s;
            -o-transition: all 0.5s ease 0s;
            transition: all 0.5s ease 0s;
        }
        
        .icon-nav {
            width: 120px;
        }
        
        .logo_ieee {
            padding-top: 10px;
            padding-left: 5px;
        }
        
        .navbar-nav>li img {
            width: 70%;
        }
        
        @media screen and (max-width: 767px) {
            .navbar-nav {
                float: none;
                text-align: center;
                background: rgba(25, 33, 60, 0.5);
            }
        }
        
        .navbar-default .navbar-brand {
            margin-top: 20px;
            font-size: 28px;
            font-family: 'Righteous', cursive;
            color: #fff;
            letter-spacing: 1px;
            -moz-transition: color .5s ease-in;
            -o-transition: color .5s ease-in;
            -webkit-transition: color .5s ease-in;
        }
        
        .navbar-default .navbar-brand span {
            color: #42a5f6;
            -moz-transition: color .5s ease-in;
            -o-transition: color .5s ease-in;
            -webkit-transition: color .5s ease-in;
        }
        
        @media screen and (max-width: 400px) {
            .navbar-default .navbar-brand {
                font-size: 22px;
            }
        }
        
        .navbar-default .navbar-brand:hover,
        .navbar-default .navbar-brand span:hover {
            color: #3D99B8;
        }
        
        .navbar-default .navbar-nav>li>a {
            color: #fff;
            font-size: 14px;
            font-family: 'Noto Sans', sans-serif;
            text-transform: uppercase;
            letter-spacing: 1px;
        }
        
        .nav > li > a {
            position: relative;
            display: block;
            padding: 23px 4.5px !important;
        }
        
        .navbar-default .navbar-nav>li>a:hover {
            color: #42a5f6;
        }
        
        .navbar-default .navbar-nav>li>a:focus {
            color: #42a5f6;
        }
        
        .navbar-default .navbar-toggle {
            margin-top: 40px;
            border: none;
        }
        
        .navbar-default .navbar-toggle:focus,
        .navbar-default .navbar-toggle:hover {
            background: none;
        }
        
        .navbar-default .navbar-toggle .icon-bar {
            height: 4px;
            width: 28px;
            background: #42a5f6;
        }
        
        .navbar-default.shrink {
            background: rgba(25, 33, 60, 0.8)
        }
        
        .navbar-default.shrink .navbar-nav {
            margin-top: 30px;
            margin-bottom: 20px;
        }
        
        .navbar-default.shrink .navbar-brand {
            margin-top: 30px;
        }
        
        .navbar-default.shrink .navbar-toggle {
            margin-top: 35px;
        }
        
        .schedule {
            list-style: none;
            padding-left: 0;
            background-color: #2da2c8;
            color: white;
            font-family: inherit;
        }
        
        .Table,
        th,
        tr,
        td {
            border: 0;
            border-style: none;
            border: 1px solid #DDDDDD;
        }
        
        â€‹
    </style>
    <!-- Navigation -->
    <nav class="navbar navbar-default navbar-fixed-top" role="navigation">
        <div class="container" style="padding-bottom: 5px;">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
                <button class="navbar-toggle" data-target="#bs-example-navbar-collapse-1" data-toggle="collapse" type="button"><span class="sr-only">Toggle navigation</span></button>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->

            <div class="collapse navbar-collapse" id="bs-example-navbar-collapse-1">
                <ul class="nav navbar-nav">
                    <li class="icon-nav logo"><img src="images/logo.png" /></li>
                    <li><a href="#carousel">Home</a></li>
                    <li><a href="#about">About</a></li>
                    <li><a href="#team">Speakers</a></li>
                    <li><a href="#reg">Registrations</a></li>
                    <li><a href="#committee">Committee</a></li>
                    <li><a href="#portfolio">Program</a></li>
                    <li><a href="#blog">Authors</a></li>
                    <li><a href="#sponsor">Sponsors</a></li>
                    <li><a href="#acc">Accomodation</a></li>
                    <li><a href="#contact">Contact</a></li>
                    <li class="icon-nav logo_ieee"><img src="images/ieee.png" /></li>
                </ul>
            </div>
        </div>
    </nav>

    <div id="about">
        <div class="container">
            <div class="text">
            <table class="table" id="result_table">
                <thead id="table-head">
                  <tr>
                    <td><strong>Paper ID</strong></td>
                    <td><strong>Author</strong></td>
                    <td><strong>Title</strong></td>
                    <td><strong>Email</strong></td>
                    <td><strong>Country</strong></td>
                    <td><strong>Affiliation</strong></td>
                  </tr>
                </thead>
                <tbody id="table_body">
 <tr>    <td>    3   </td><td>   Jaya Madan  </td><td>   Source Material Assessment of Heterojunction DG-TFET for Improved Analog Performance    </td><td>   jayamadan.2012@gmail.com    </td><td>   India   </td><td>   Delhi Technological University  </td>       
<tr>    <td>    3   </td><td>   Skanda Shekhar  </td><td>   Source Material Assessment of Heterojunction DG-TFET for Improved Analog Performance    </td><td>   skanda.shekhar15@gmail.com  </td><td>   India   </td><td>   Delhi Technological University  </td>       
<tr>    <td>    3   </td><td>   Rishu Chaujar   </td><td>   Source Material Assessment of Heterojunction DG-TFET for Improved Analog Performance    </td><td>   rishuchaujar@rediffmail.com </td><td>   India   </td><td>   Delhi Technological University  </td>       
<tr>    <td>    7   </td><td>   Ajay Kumar  </td><td>   Twin Gate Rectangular Recessed Channel (TG-RRC) MOSFET for Digital-Logic Applications   </td><td>   ajaykumar@dtu.ac.in </td><td>   India   </td><td>   Delhi Technological University  </td>       
<tr>    <td>    7   </td><td>   Samarth Singh   </td><td>   Twin Gate Rectangular Recessed Channel (TG-RRC) MOSFET for Digital-Logic Applications   </td><td>   samarthsingh_2k14@dtu.ac.in </td><td>   India   </td><td>   Delhi Technological University  </td>       
<tr>    <td>    7   </td><td>   Balark Tiwari   </td><td>   Twin Gate Rectangular Recessed Channel (TG-RRC) MOSFET for Digital-Logic Applications   </td><td>   balarktiwari_2k14@dtu.ac.in </td><td>   India   </td><td>   Delhi Technological University  </td>       
<tr>    <td>    7   </td><td>   Rishu Chaujar   </td><td>   Twin Gate Rectangular Recessed Channel (TG-RRC) MOSFET for Digital-Logic Applications   </td><td>   rishu.phy@dce.edu   </td><td>   India   </td><td>   Delhi Technological University  </td>       
<tr>    <td>    9   </td><td>   Krishna Chaitanya Nunna </td><td>   Delay Characteristics Dependency on Type of Wire Segments in FPGA Routing   </td><td>   krishna@sasi.ac.in  </td><td>   India   </td><td>   Sasi Institute of Technology & Engineering, Tadepalligudem  </td>       
<tr>    <td>    9   </td><td>   Usha Maddipati  </td><td>   Delay Characteristics Dependency on Type of Wire Segments in FPGA Routing   </td><td>   usha.maddipati@gmail.com    </td><td>   India   </td><td>   Sasi Institute of Technology & Engineering, Tadepalligudem  </td>       
<tr>    <td>    9   </td><td>   Swami Naidu Gummadi </td><td>   Delay Characteristics Dependency on Type of Wire Segments in FPGA Routing   </td><td>   swami@sasi.ac.in    </td><td>   India   </td><td>   Sasi Institute of Technology & Engineering, Tadepalligudem  </td>       
<tr>    <td>    9   </td><td>   Rama Vara Prasad Reddy  </td><td>   Delay Characteristics Dependency on Type of Wire Segments in FPGA Routing   </td><td>   rrvprasad@sasi.ac.in    </td><td>   India   </td><td>   Sasi Institute of Technology and Engineering, Tadepalligudem    </td>       
<tr>    <td>    14  </td><td>   Atishay </td><td>   A Wafer Scale Simulator for Redundancy Analysis </td><td>   atishay197@gmail.com    </td><td>   India   </td><td>   -   </td>       
<tr>    <td>    14  </td><td>   Prasanth B  </td><td>   A Wafer Scale Simulator for Redundancy Analysis </td><td>   prasanth_kovoor@yahoo.com   </td><td>   India   </td><td>   -   </td>       
<tr>    <td>    14  </td><td>   Josephine Veena D   </td><td>   A Wafer Scale Simulator for Redundancy Analysis </td><td>   josephine.veena@manipal.edu </td><td>   India   </td><td>   Manipal Institute of Technology, Manipal University </td>       
<tr>    <td>    21  </td><td>   Skanda Kalgal   </td><td>   Segmented Studies on Urban Driving Cycle and Traffic Patterns   </td><td>   skandakalgal017@gmail.com   </td><td>   India   </td><td>   BMS College of Engineering  </td>       
<tr>    <td>    21  </td><td>   Niranjana Mallesh   </td><td>   Segmented Studies on Urban Driving Cycle and Traffic Patterns   </td><td>   niranjan.0215@gmail.com </td><td>   India   </td><td>   BMS College of Engineering  </td>       
<tr>    <td>    21  </td><td>   Ajjayya Vadakannavar    </td><td>   Segmented Studies on Urban Driving Cycle and Traffic Patterns   </td><td>   ajjayya.vv@gmail.com    </td><td>   India   </td><td>   BMS College of Engineering  </td>       
<tr>    <td>    21  </td><td>   Rajeshwari Hegde    </td><td>   Segmented Studies on Urban Driving Cycle and Traffic Patterns   </td><td>   rajeshwari.hegde@gmail.com  </td><td>   India   </td><td>   BMS College of Engineering  </td>       
<tr>    <td>    21  </td><td>   Nagabhushana B. S.  </td><td>   Segmented Studies on Urban Driving Cycle and Traffic Patterns   </td><td>   nagabhushanabs.ece@bmsce.ac.in  </td><td>   India   </td><td>   BMS College of Engineering  </td>       
<tr>    <td>    22  </td><td>   Deepak Agarwal  </td><td>   Configurable RTL generation and RTL Design quality checks   </td><td>   deepak.agarwal2015@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    22  </td><td>   Sriadibhatla Sridevi    </td><td>   Configurable RTL generation and RTL Design quality checks   </td><td>   sridevi@vit.ac.in   </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    27  </td><td>   Gargi Deshmukh  </td><td>   Methods For Fixing Timing Violations for High Speed Design  </td><td>   gardesh8@gmail.com  </td><td>   India   </td><td>   VELLORE INSTITUTE OF TECHNOLOGY, VELLORE    </td>       
<tr>    <td>    27  </td><td>   Aarthy M    </td><td>   Methods For Fixing Timing Violations for High Speed Design  </td><td>   aarthy.m@vit.ac.in  </td><td>   India   </td><td>   VELLORE INSTITUTE OF TECHNOLOGY, VELLORE    </td>       
<tr>    <td>    32  </td><td>   Prasanna Deepu Mutyala  </td><td>   Validation of Transactions in AXI Protocol using System Verilog </td><td>   deepumutyala42@gmail.com    </td><td>   India   </td><td>   VIT UNIVERSITY  </td>       
<tr>    <td>    32  </td><td>   Dhanabal R  </td><td>   Validation of Transactions in AXI Protocol using System Verilog </td><td>   rdhanabal@vit.ac.in </td><td>   India   </td><td>   VIT UNIVERSITY  </td>       
<tr>    <td>    32  </td><td>   Madhav Kumar Appari </td><td>   Validation of Transactions in AXI Protocol using System Verilog </td><td>   madhav.a@tcs.com    </td><td>   India   </td><td>   TCS </td>       
<tr>    <td>    38  </td><td>   Harish J    </td><td>   Efficient Hardware implementation of diamond search algorithm   </td><td>   harishjeevakala@gmail.com   </td><td>   India   </td><td>   VIT University, Vellore </td>       
<tr>    <td>    38  </td><td>   Prayline Rajabai C  </td><td>   Efficient Hardware implementation of diamond search algorithm   </td><td>   prayline.c@vit.ac.in    </td><td>   India   </td><td>   VIT University, Vellore </td>       
<tr>    <td>    38  </td><td>   Sivanantham S   </td><td>   Efficient Hardware implementation of diamond search algorithm   </td><td>   ssivanantham@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    39  </td><td>   Aditya Urkude   </td><td>   Standard Cell Library Characterization & Process Variations </td><td>   adisurkude92@gmail.com  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    39  </td><td>   Aarthy M.   </td><td>   Standard Cell Library Characterization & Process Variations </td><td>   aarthy.m@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    42  </td><td>   Sharath Gm  </td><td>   Design of power reduction technique for At-speed testing    </td><td>   sharathgm77@gmail.com   </td><td>   India   </td><td>   vit university  </td>       
<tr>    <td>    42  </td><td>   Nithish Kumar V </td><td>   Design of power reduction technique for At-speed testing    </td><td>   nithishkumarv@vit.ac.in </td><td>   India   </td><td>   vit university  </td>       
<tr>    <td>    43  </td><td>   Rutuja Lawand   </td><td>   Subsystem based approach for Third party IP Integration into SoC    </td><td>   rutulawand@gmail.com    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    43  </td><td>   Ragunath G  </td><td>   Subsystem based approach for Third party IP Integration into SoC    </td><td>   ragunath.g@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    44  </td><td>   Tejas Khairnar  </td><td>   Power integrity for Designs </td><td>   tejas.khairnar2015@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    44  </td><td>   Rajeev Nelapati </td><td>   Power integrity for Designs </td><td>   rajeevpankaj@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    46  </td><td>   Satish Bhavanari    </td><td>   Hardware Implementation of Template Matching Algorithm and its Performance Evaluation   </td><td>   bhavanari.satish2015@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    46  </td><td>   Jayakrishnan P  </td><td>   Hardware Implementation of Template Matching Algorithm and its Performance Evaluation   </td><td>   pjayakrishnan@vit.ac.in </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    47  </td><td>   Pankaj Katkar   </td><td>   SEU Hardened DFF and 4 bit Johnson Counter using Quatro latch in 45 nm technology   </td><td>   pankajkatkar9692@gmail.com  </td><td>   India   </td><td>   VIT UNIVERSITY  </td>       
<tr>    <td>    47  </td><td>   Satheesh Kumar  </td><td>   SEU Hardened DFF and 4 bit Johnson Counter using Quatro latch in 45 nm technology   </td><td>   satheeshkumar.s@vit.ac.in   </td><td>   India   </td><td>   VIT UNIVERSITY  </td>       
<tr>    <td>    48  </td><td>   Nikhil Pathrabe </td><td>   ASIC Flow Implementation Over Multi Clock Processor Block On 32 nm Node </td><td>   pathrabenikhil@gmail.com    </td><td>   India   </td><td>   VIT University Vellore  </td>       
<tr>    <td>    48  </td><td>   Rajeev Pankaj Nelapati  </td><td>   ASIC Flow Implementation Over Multi Clock Processor Block On 32 nm Node </td><td>   rajeevpankaj@vit.ac.in  </td><td>   India   </td><td>   VIT University Vellore  </td>       
<tr>    <td>    49  </td><td>   Abhilash Bedre  </td><td>   A Hybrid Arbiter to Accelerate Performance of High Speed SoC    </td><td>   bedre.abhilash7@gmail.com   </td><td>   India   </td><td>   VIT UNIVERSITY VELLORE  </td>       
<tr>    <td>    49  </td><td>   Nithish Kumar   </td><td>   A Hybrid Arbiter to Accelerate Performance of High Speed SoC    </td><td>   nithishkumarv@vit.ac.in </td><td>   India   </td><td>   VIT UNIVERSITY VELLORE  </td>       
<tr>    <td>    50  </td><td>   Sangharsh Mohite    </td><td>   Low Power Low Noise Amplifier For Bio Medical Application   </td><td>   sangharshmohite123@gmail.com    </td><td>   India   </td><td>   VIT university  </td>       
<tr>    <td>    50  </td><td>   Kumaravel S </td><td>   Low Power Low Noise Amplifier For Bio Medical Application   </td><td>   kumaravel.s@vit.ac.in   </td><td>   India   </td><td>   VIT university  </td>       
<tr>    <td>    52  </td><td>   Rajasekhar Nagulapalli  </td><td>   A Bio-medical compatible Self bias opamp in 45nm CMOS technology    </td><td>   raja.cedt@gmail.com </td><td>   United Kingdom  </td><td>   Oxford Brookes University   </td>       
<tr>    <td>    52  </td><td>   Khaled Hayatleh </td><td>   A Bio-medical compatible Self bias opamp in 45nm CMOS technology    </td><td>   khayatleh1@brookes.ac.uk    </td><td>   United Kingdom  </td><td>   Oxford Brookes University   </td>       
<tr>    <td>    52  </td><td>   Steve Barker    </td><td>   A Bio-medical compatible Self bias opamp in 45nm CMOS technology    </td><td>   stevebarker1@brookes.ac.uk  </td><td>   United Kingdom  </td><td>   Oxford Brookes University, Wheatley Campus, Oxford  </td>       
<tr>    <td>    52  </td><td>   Nabil Yassine   </td><td>   A Bio-medical compatible Self bias opamp in 45nm CMOS technology    </td><td>   nabilyassine1@hotmail.co.uk </td><td>   United Kingdom  </td><td>   Oxford Brookes University, Wheatley Campus, Oxford  </td>       
<tr>    <td>    52  </td><td>   Saddam Zourob   </td><td>   A Bio-medical compatible Self bias opamp in 45nm CMOS technology    </td><td>   suma14.rao@gmail.com    </td><td>   United Kingdom  </td><td>   Oxford Brookes University, Wheatley Campus, Oxford  </td>       
<tr>    <td>    52  </td><td>   Sridevi Sriadibhatla    </td><td>   A Bio-medical compatible Self bias opamp in 45nm CMOS technology    </td><td>   sridevisriadibhatla@gmail.com   </td><td>   India   </td><td>   School of Electronics Engineering VIT University    </td>       
<tr>    <td>    54  </td><td>   Rushank Suryavanshi </td><td>   A Comparative Study of Direct Digital Frequency Synthesizer Architectures in 180nm CMOS </td><td>   srushank@yahoo.com  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    54  </td><td>   Sridevi Sriadibhatla    </td><td>   A Comparative Study of Direct Digital Frequency Synthesizer Architectures in 180nm CMOS </td><td>   sridevi@vit.ac.in   </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    54  </td><td>   Bharadwaj Amrutur   </td><td>   A Comparative Study of Direct Digital Frequency Synthesizer Architectures in 180nm CMOS </td><td>   amruturr@ece.iisc.ernet.in  </td><td>   India   </td><td>   IISc    </td>       
<tr>    <td>    55  </td><td>   Jayant Sakhare  </td><td>   Verification of USB 2.0 device controller using UVM </td><td>   jayantsakhare5@gmail.com    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    56  </td><td>   Rajan Pagotra   </td><td>   Design and Verification of AMBA AHB VIP </td><td>   rajanpagotra@gmail.com  </td><td>   India   </td><td>   Vit </td>       
<tr>    <td>    56  </td><td>   Kittur Harish Mallikarjun   </td><td>   Design and Verification of AMBA AHB VIP </td><td>   kittur@vit.ac.in    </td><td>   India   </td><td>   vit </td>       
<tr>    <td>    59  </td><td>   Floyd Fernandes </td><td>   Analysis of Floating Point Unit using Reversible Logic and Vedic Maths Optimization </td><td>   Fernandesfloyd.johnflorine2015@vit.ac.in    </td><td>   India   </td><td>   VIT University, Vellore </td>       
<tr>    <td>    60  </td><td>   Shivashankar A. Huddar  </td><td>   Study of Pull-in voltage of a perforated SMA based MEMS Switch  </td><td>   shivashankarhuddar@bvb.edu  </td><td>   India   </td><td>   KLE Technological University    </td>       
<tr>    <td>    60  </td><td>   B. G. Sheeparamatti </td><td>   Study of Pull-in voltage of a perforated SMA based MEMS Switch  </td><td>   b.g.sheeparamatti@gmail.com </td><td>   India   </td><td>   Basaveshwar Engineering College, Bagalkot   </td>       
<tr>    <td>    60  </td><td>   Ajay Sudhir Bale    </td><td>   Study of Pull-in voltage of a perforated SMA based MEMS Switch  </td><td>   ajaysudhirbale@gmail.com    </td><td>   India   </td><td>   KLE Technological University    </td>       
<tr>    <td>    70  </td><td>   Pudi Ashish </td><td>   Power Efficiency and Delay Reduction of Self Gated Resonant (SGR) Clocked Flip Flop With H-Tree </td><td>   ashishpudi4@gmail.com   </td><td>   India   </td><td>   vit university  </td>       
<tr>    <td>    70  </td><td>   Satheesh Kumar  </td><td>   Power Efficiency and Delay Reduction of Self Gated Resonant (SGR) Clocked Flip Flop With H-Tree </td><td>   satheeshkumar.s@vit.ac.in   </td><td>   India   </td><td>   vit university  </td>       
<tr>    <td>    70  </td><td>   None None   </td><td>   Power Efficiency and Delay Reduction of Self Gated Resonant (SGR) Clocked Flip Flop With H-Tree </td><td>   pudi.ashish2015@vit.ac.in   </td><td>   India   </td><td>   none    </td>       
<tr>    <td>    76  </td><td>   Sanjukta Saha   </td><td>   Restaurant Rating Based on Textual Feedback </td><td>   sanjukta2894@gmail.com  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    76  </td><td>   Dr. Ajit Kumar Santra   </td><td>   Restaurant Rating Based on Textual Feedback </td><td>   ajitkumar@vit.ac.in </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    79  </td><td>   Ganapathi Hegde </td><td>   An Efficient Hybrid Integer Coefficient-DCT Architecture using Quantization Module for HEVC Standard    </td><td>   ganapathihegde1@gmail.com   </td><td>   India   </td><td>   Amrita School of Engineering, Bangaore  </td>       
<tr>    <td>    79  </td><td>   Akhil P. G. </td><td>   An Efficient Hybrid Integer Coefficient-DCT Architecture using Quantization Module for HEVC Standard    </td><td>   akhilkrishnageetham@gmail.com   </td><td>   India   </td><td>   Amrita School of Engineering, Bangaore  </td>       
<tr>    <td>    80  </td><td>   Ganapathi Hegde </td><td>   An Efficient Hardware Realization of Diamond Search Algorithm for Motion Estimation Task in Video Coding Applications   </td><td>   ganapathihegde1@gmail.com   </td><td>   India   </td><td>   Amrita School of Engineering, Bangaore  </td>       
<tr>    <td>    80  </td><td>   Vijay Bichu </td><td>   An Efficient Hardware Realization of Diamond Search Algorithm for Motion Estimation Task in Video Coding Applications   </td><td>   vijaybichu.in@gmail.com </td><td>   India   </td><td>   Amrita School of Engineering, Bangaore  </td>       
<tr>    <td>    82  </td><td>   Cyril Joe Baby  </td><td>   Home automation using Web Application and Speech Recognition    </td><td>   cyrilbabyjoe@gmail.com  </td><td>   India   </td><td>   Vellore Institute of Technology, Vellore    </td>       
<tr>    <td>    82  </td><td>   Nalin Munshi    </td><td>   Home automation using Web Application and Speech Recognition    </td><td>   nalinmunshi@gmail.com   </td><td>   India   </td><td>   Vellore Institute of Technology, Vellore    </td>       
<tr>    <td>    82  </td><td>   Ankit Malik </td><td>   Home automation using Web Application and Speech Recognition    </td><td>   ankit.malik2015@vit.ac.in   </td><td>   India   </td><td>   Vellore Institute of Technology, Vellore    </td>       
<tr>    <td>    82  </td><td>   Kunal Dogra </td><td>   Home automation using Web Application and Speech Recognition    </td><td>   kunal.dogra2015@vit.ac.in   </td><td>   India   </td><td>   Vellore Institute of Technology, Vellore    </td>       
<tr>    <td>    82  </td><td>   Rajesh R.   </td><td>   Home automation using Web Application and Speech Recognition    </td><td>   rajesh@vit.ac.in    </td><td>   India   </td><td>   Vellore Institute of Technology, Vellore    </td>       
<tr>    <td>    83  </td><td>   Akshay Kumar    </td><td>   Smart Shopping Cart </td><td>   akshay311093@gmail.com  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    83  </td><td>   Abhinav Gupta   </td><td>   Smart Shopping Cart </td><td>   abhinavvk@gmail.com </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    83  </td><td>   Balaji S    </td><td>   Smart Shopping Cart </td><td>   sbalaji@vit.ac.in   </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    83  </td><td>   Balamurugan S   </td><td>   Smart Shopping Cart </td><td>   sbalamurugan@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    83  </td><td>   Marimuthu R </td><td>   Smart Shopping Cart </td><td>   rmarimuthu@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    85  </td><td>   Ajay Kumar  </td><td>   Reliability of High-k Gate Stack on Transparent Gate Recessed Channel (TGRC) MOSFET </td><td>   ajaykumar@dtu.ac.in </td><td>   India   </td><td>   Delhi Technological University  </td>       
<tr>    <td>    85  </td><td>   Divya Kaur  </td><td>   Reliability of High-k Gate Stack on Transparent Gate Recessed Channel (TGRC) MOSFET </td><td>   divyakaur375@gmail.com  </td><td>   India   </td><td>   Delhi Technological University  </td>       
<tr>    <td>    85  </td><td>   M. M. Tripathi  </td><td>   Reliability of High-k Gate Stack on Transparent Gate Recessed Channel (TGRC) MOSFET </td><td>   mmtripathi@dce.ac.in    </td><td>   India   </td><td>   Delhi Technological University  </td>       
<tr>    <td>    85  </td><td>   Rishu Chaujar   </td><td>   Reliability of High-k Gate Stack on Transparent Gate Recessed Channel (TGRC) MOSFET </td><td>   rishu.phy@dce.edu   </td><td>   India   </td><td>   Delhi Technological University  </td>       
<tr>    <td>    87  </td><td>   Shantha Visalakshi  </td><td>   A Novel and Secured Multi-Agent based Distributed Architecture for E-learning Environment   </td><td>   shan_shrivisa@yahoo.com </td><td>   India   </td><td>   Ethiraj College for Women   </td>       
<tr>    <td>    87  </td><td>   Dr Shyamala Kannan  </td><td>   A Novel and Secured Multi-Agent based Distributed Architecture for E-learning Environment   </td><td>   shyamalakannan@gmail.com    </td><td>   India   </td><td>   Dr ambedkar Government Arts College </td>       
<tr>    <td>    89  </td><td>   Jeevita N M </td><td>   FIR FILTER IMPLEMENTATION USING COMPRESSOR BASED ADDER-TREE STRUCTURE   </td><td>   jeevitan.m2016@vitstudent.ac.in </td><td>   India   </td><td>   VIT UNIVERSITY, VELLORE </td>       
<tr>    <td>    89  </td><td>   Salomie Elezabeth John  </td><td>   FIR FILTER IMPLEMENTATION USING COMPRESSOR BASED ADDER-TREE STRUCTURE   </td><td>   salom555@gmail.com  </td><td>   India   </td><td>   VIT UNIVERSITY, VELLORE </td>       
<tr>    <td>    89  </td><td>   Neha Singh  </td><td>   FIR FILTER IMPLEMENTATION USING COMPRESSOR BASED ADDER-TREE STRUCTURE   </td><td>   neha.singh2016@vitstudent.ac.in </td><td>   India   </td><td>   VIT UNIVERSITY, VELLORE </td>       
<tr>    <td>    89  </td><td>   Sridevi Sriadibhatla    </td><td>   FIR FILTER IMPLEMENTATION USING COMPRESSOR BASED ADDER-TREE STRUCTURE   </td><td>   sridevi@vit.ac.in   </td><td>   India   </td><td>   VIT UNIVERSITY, VELLORE </td>       
<tr>    <td>    90  </td><td>   Rahul Pandey    </td><td>   Design of Reconfigurable Tri-Band Antenna on Chip   </td><td>   rahulpandey1808@gmail.com   </td><td>   India   </td><td>   Amrita Vishwa Vidyapeetham(University   </td>       
<tr>    <td>    90  </td><td>   Sakshee Pandey  </td><td>   Design of Reconfigurable Tri-Band Antenna on Chip   </td><td>   sakshee23096@gmail.com  </td><td>   India   </td><td>   Amrita Vishwa Vidyapeetham(University   </td>       
<tr>    <td>    92  </td><td>   Parth Sarthi Srivastava </td><td>   Distribution of Achievable Rate in a Cellular Environment   </td><td>   parthsarthi.srivastava2015@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    92  </td><td>   Md Waris Khan   </td><td>   Distribution of Achievable Rate in a Cellular Environment   </td><td>   mdwaris.khan2015@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    92  </td><td>   Balaji S    </td><td>   Distribution of Achievable Rate in a Cellular Environment   </td><td>   srebalaji@yahoo.com </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    93  </td><td>   Ajay Cs </td><td>   A 300?W, 97dB SNR and 28.8KHz Signal Bandwidth Discrete Time Sigma-Delta Modulator using Input Common Mode Compensation Circuit </td><td>   ajaycs8076@yahoo.com    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    93  </td><td>   Kumaravel S </td><td>   A 300?W, 97dB SNR and 28.8KHz Signal Bandwidth Discrete Time Sigma-Delta Modulator using Input Common Mode Compensation Circuit </td><td>   Kumaravel.s@vit.ac.in   </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    94  </td><td>   Rahul P V   </td><td>   Reduced Comparators for Low Power Flash ADC using TSMC018   </td><td>   rahulpvenkatesh@gmail.com   </td><td>   India   </td><td>   PESIT BANGALORE SOUTH CAMPUS    </td>       
<tr>    <td>    94  </td><td>   Anusha Kulkarni </td><td>   Reduced Comparators for Low Power Flash ADC using TSMC018   </td><td>   anukarni19@gmail.com    </td><td>   India   </td><td>   PESIT BANGALORE SOUTH CAMPUS    </td>       
<tr>    <td>    94  </td><td>   Sohail Sankanur </td><td>   Reduced Comparators for Low Power Flash ADC using TSMC018   </td><td>   sohail.sankanur@gmail.com   </td><td>   India   </td><td>   PESIT-BSC   </td>       
<tr>    <td>    94  </td><td>   Raghavendra M   </td><td>   Reduced Comparators for Low Power Flash ADC using TSMC018   </td><td>   raghavendrame@pes.edu   </td><td>   India   </td><td>   PESIT BANGALORE SOUTH CAMPUS    </td>       
<tr>    <td>    95  </td><td>   Tarun Kumar Sharma  </td><td>   Impact of Geometry Aspect Ratio on the Performance of Si GAA Nanowire MOSFET    </td><td>   tarunkusharma@yahoo.co.in   </td><td>   India   </td><td>   IIT (ISM) Dhanbad   </td>       
<tr>    <td>    95  </td><td>   Subindu Kumar   </td><td>   Impact of Geometry Aspect Ratio on the Performance of Si GAA Nanowire MOSFET    </td><td>   subindukumar@yahoo.com  </td><td>   India   </td><td>   IIT (ISM) Dhanbad   </td>       
<tr>    <td>    98  </td><td>   Karthikeyan Sugumaran   </td><td>   Design of CNTFET-Based Ternary Control Unit and Memory for a Ternary Processor  </td><td>   karthi.sugumar@gmail.com    </td><td>   India   </td><td>   VIT University, Chennai </td>       
<tr>    <td>    98  </td><td>   Chandra Karan Reddy </td><td>   Design of CNTFET-Based Ternary Control Unit and Memory for a Ternary Processor  </td><td>   ckreddy96@gmail.com </td><td>   India   </td><td>   VIT University, Chennai </td>       
<tr>    <td>    98  </td><td>   Reena Monica    </td><td>   Design of CNTFET-Based Ternary Control Unit and Memory for a Ternary Processor  </td><td>   reenamonica@vit.ac.in   </td><td>   India   </td><td>   VIT University, Chennai </td>       
<tr>    <td>    99  </td><td>   Sundararaman Rajagopalan    </td><td>   Diffused Bit Generator model for TRNG Application at CMOS 45nm Technology   </td><td>   raman@ece.sastra.edu    </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    99  </td><td>   Sivaraman Rethinam  </td><td>   Diffused Bit Generator model for TRNG Application at CMOS 45nm Technology   </td><td>   sivaraman77uma@gmail.com    </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    99  </td><td>   Govindu Lakshmi </td><td>   Diffused Bit Generator model for TRNG Application at CMOS 45nm Technology   </td><td>   govindulakshmi1811@gmail.com    </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    99  </td><td>   Police Mounika  </td><td>   Diffused Bit Generator model for TRNG Application at CMOS 45nm Technology   </td><td>   mounika.reddy1323@gmail.com </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    99  </td><td>   Ravulapenta Vani    </td><td>   Diffused Bit Generator model for TRNG Application at CMOS 45nm Technology   </td><td>   ravulapentavani@gmail.com   </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    99  </td><td>   Dasari Chandana </td><td>   Diffused Bit Generator model for TRNG Application at CMOS 45nm Technology   </td><td>   chandana.dasari.9@gmail.com </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    102 </td><td>   Sundararaman Rajagopalan    </td><td>   Design of Boolean Chaotic Oscillator using CMOS Technology for True Random Number Generation    </td><td>   raman@ece.sastra.edu    </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    102 </td><td>   Sivaraman Rethinam  </td><td>   Design of Boolean Chaotic Oscillator using CMOS Technology for True Random Number Generation    </td><td>   sivaraman77uma@gmail.com    </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    102 </td><td>   Amirtharajan Rengarajan </td><td>   Design of Boolean Chaotic Oscillator using CMOS Technology for True Random Number Generation    </td><td>   amir@ece.sastra.edu </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    102 </td><td>   Jyothirmai Manepalli    </td><td>   Design of Boolean Chaotic Oscillator using CMOS Technology for True Random Number Generation    </td><td>   manepallijyothirmai@gmail.com   </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    102 </td><td>   Deepika Aekula Navya    </td><td>   Design of Boolean Chaotic Oscillator using CMOS Technology for True Random Number Generation    </td><td>   navyadeepika.a.2211@gmail.com   </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    102 </td><td>   Priyadarshini Ambati    </td><td>   Design of Boolean Chaotic Oscillator using CMOS Technology for True Random Number Generation    </td><td>   priyareddy2277@gmail.com    </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    103 </td><td>   Manoj Aravind Sankar    </td><td>   Generation of Magnetic Field from Heat in Thermomagnet by Magnetic Seebeck Effect   </td><td>   manoj1508.aravind@outlook.com   </td><td>   India   </td><td>   Veltech Dr.RR and Dr.SR University  </td>       
<tr>    <td>    103 </td><td>   Prasanna Ram    </td><td>   Generation of Magnetic Field from Heat in Thermomagnet by Magnetic Seebeck Effect   </td><td>   prasannaram88@gmail.com </td><td>   India   </td><td>   Veltech Dr.RR and Dr.SR University  </td>       
<tr>    <td>    104 </td><td>   Rajesh Dukiya   </td><td>   Reliable File Sharing in Distributed Operating System using Web RTC </td><td>   rajesh.dukiya2016@vitstudent.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    104 </td><td>   Shubhankar Sharma   </td><td>   Reliable File Sharing in Distributed Operating System using Web RTC </td><td>   shubhankar.sharma2016@vitstudent.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    104 </td><td>   Srinivas Koppu  </td><td>   Reliable File Sharing in Distributed Operating System using Web RTC </td><td>   srinukoppu@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    104 </td><td>   Madhusudhana Rao    </td><td>   Reliable File Sharing in Distributed Operating System using Web RTC </td><td>   madhusudhana@hct.edu.om </td><td>   Oman    </td><td>   Higher College of Technology    </td>       
<tr>    <td>    105 </td><td>   Sajith S    </td><td>   A QVCO in 180nm CMOS for Wifi High Band Applications    </td><td>   tosajiths7@gmail.com    </td><td>   India   </td><td>   Amrita School of Engineering, Bengaluru </td>       
<tr>    <td>    105 </td><td>   Vignesh V   </td><td>   A QVCO in 180nm CMOS for Wifi High Band Applications    </td><td>   v_vignesh@blr.amrita.edu    </td><td>   India   </td><td>   Amrita School of Engineering, Bengaluru </td>       
<tr>    <td>    105 </td><td>   Dr. Kalyan Bhattacharyya    </td><td>   A QVCO in 180nm CMOS for Wifi High Band Applications    </td><td>   b_kalyan@cb.amrita.edu  </td><td>   India   </td><td>   Amrita School of Engineering, Coimbatore    </td>       
<tr>    <td>    108 </td><td>   Sundararaman Rajagopalan    </td><td>   Secure Medical Image Sharing ? A Hardware Authentication Approach   </td><td>   raman@ece.sastra.edu    </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    108 </td><td>   Sivaraman Rethinam  </td><td>   Secure Medical Image Sharing ? A Hardware Authentication Approach   </td><td>   sivaraman77uma@gmail.com    </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    108 </td><td>   Lakshmi V   </td><td>   Secure Medical Image Sharing ? A Hardware Authentication Approach   </td><td>   preethal09@gmail.com    </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    108 </td><td>   Mahalakshmi J   </td><td>   Secure Medical Image Sharing ? A Hardware Authentication Approach   </td><td>   suriyalakshmi.lathakumar@gmail.com  </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    108 </td><td>   Ramya R </td><td>   Secure Medical Image Sharing ? A Hardware Authentication Approach   </td><td>   ramyaravi0902@gmail.com </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    108 </td><td>   Amirtharajan Rengarajan </td><td>   Secure Medical Image Sharing ? A Hardware Authentication Approach   </td><td>   amir@ece.sastra.edu </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    110 </td><td>   Akshay Bhavke   </td><td>   Smart Weight Based Toll Collection & Vehicle Detection During Collision using RFID  </td><td>   akshay.bhavke@gmail.com </td><td>   India   </td><td>   F.C.R.I.T, Vashi    </td>       
<tr>    <td>    111 </td><td>   Ankith Menon    </td><td>   Electronically controlled water flow restrictor to limit the domestic wastage of water  </td><td>   ankith.guzz@gmail.com   </td><td>   India   </td><td>   Ramaiah institute of technology </td>       
<tr>    <td>    111 </td><td>   Anisha .    </td><td>   Electronically controlled water flow restrictor to limit the domestic wastage of water  </td><td>   6595.anisha@gmail.com   </td><td>   India   </td><td>   Ramaiah institute of technology </td>       
<tr>    <td>    111 </td><td>   Archana Prabhakar   </td><td>   Electronically controlled water flow restrictor to limit the domestic wastage of water  </td><td>   archana.prabhakar.95@gmail.com  </td><td>   India   </td><td>   Ramaiah institute of technology </td>       
<tr>    <td>    112 </td><td>   Satti V V Satyanarayana </td><td>   Efficient CAM cell design for low power and low delay   </td><td>   svvsatyanarayana@vit.ac.in  </td><td>   India   </td><td>   VIT UNIVERSITY, VELLORE </td>       
<tr>    <td>    112 </td><td>   Sri Adibhatla Sridevi   </td><td>   Efficient CAM cell design for low power and low delay   </td><td>   sridevi@vit.ac.in   </td><td>   India   </td><td>   VIT UNIVERSITY, VELLORE </td>       
<tr>    <td>    115 </td><td>   Rohan Srinath   </td><td>   A Capacitive sensor readout circuit with low power mode and variable gain operations    </td><td>   rohansrinath@gmail.com  </td><td>   India   </td><td>   PESIT-BSC   </td>       
<tr>    <td>    115 </td><td>   Prasannapatil G N   </td><td>   A Capacitive sensor readout circuit with low power mode and variable gain operations    </td><td>   prasannapatil99099@gmail.com    </td><td>   India   </td><td>   PESIT-BSC   </td>       
<tr>    <td>    115 </td><td>   Prathiksha Shetty S </td><td>   A Capacitive sensor readout circuit with low power mode and variable gain operations    </td><td>   prathikshashetty.bng@gmail.com  </td><td>   India   </td><td>   PESIT-BSC   </td>       
<tr>    <td>    115 </td><td>   Venkatesh Pampana   </td><td>   A Capacitive sensor readout circuit with low power mode and variable gain operations    </td><td>   venkatesh.pampanna@gmail.com    </td><td>   India   </td><td>   PESIT-BSC   </td>       
<tr>    <td>    115 </td><td>   Shashidhar Tantry   </td><td>   A Capacitive sensor readout circuit with low power mode and variable gain operations    </td><td>   stantry@pes.edu </td><td>   India   </td><td>   PESIT-BSC   </td>       
<tr>    <td>    118 </td><td>   Devika K N  </td><td>   Design of Efficient Programmable Test-per-Scan Logic BIST Modules   </td><td>   devikanandalal@gmail.com    </td><td>   India   </td><td>   Amrita Vishwa Vidhyapeetham </td>       
<tr>    <td>    118 </td><td>   Ramesh Bhakthavatchalu  </td><td>   Design of Efficient Programmable Test-per-Scan Logic BIST Modules   </td><td>   rameshb@am.amrita.edu   </td><td>   India   </td><td>   Amrita Vishwa Vidhyapeetham </td>       
<tr>    <td>    120 </td><td>   Balamurugan S   </td><td>   Design of Smart Waste Management System </td><td>   sbalamurugan@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    120 </td><td>   Abhishek Ajith  </td><td>   Design of Smart Waste Management System </td><td>   abhishekajith31195@gmail.com    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    120 </td><td>   Snehal Ratnakaran   </td><td>   Design of Smart Waste Management System </td><td>   snehalrk96@gmail.com    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    120 </td><td>   Balaji S    </td><td>   Design of Smart Waste Management System </td><td>   sbalaji@vit.ac.in   </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    120 </td><td>   Marimuthu R </td><td>   Design of Smart Waste Management System </td><td>   rmarimuthu@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    121 </td><td>   Sindhuja Rao P L    </td><td>   Priority based Traffic Balancing Routing Protocol for WDM Optical Networks  </td><td>   sindhuja.2604@gmail.com </td><td>   India   </td><td>   Amrita school of engineering    </td>       
<tr>    <td>    121 </td><td>   Santosh K V V N D   </td><td>   Priority based Traffic Balancing Routing Protocol for WDM Optical Networks  </td><td>   santosh.kumpatla1@gmail.com </td><td>   India   </td><td>   Amrita school of engineering    </td>       
<tr>    <td>    121 </td><td>   Ramesh T K  </td><td>   Priority based Traffic Balancing Routing Protocol for WDM Optical Networks  </td><td>   tk_ramesh@blr.amrita.edu    </td><td>   India   </td><td>   Amrita school of engineering    </td>       
<tr>    <td>    124 </td><td>   Sajal Kanta Das </td><td>   IoT based Smart Home Management to enhance the services to the Occupancies and minimized energy demand by controlling appliances using Wireless Motes   </td><td>   sajalmtechcse@gmail.com </td><td>   India   </td><td>   Tripura University  </td>       
<tr>    <td>    128 </td><td>   Shalaka Haware  </td><td>   Retina Based Biometric Identification Using SURF and ORB Feature Descriptors    </td><td>   haware.shalaka@gmail.com    </td><td>   India   </td><td>   Maharashtra Institute of Technology, Pune   </td>       
<tr>    <td>    128 </td><td>   Alka Barhatte   </td><td>   Retina Based Biometric Identification Using SURF and ORB Feature Descriptors    </td><td>   alka.barhatte@mitpune.edu.in    </td><td>   India   </td><td>   Maharashtra Institute of Technology, Pune   </td>       
<tr>    <td>    129 </td><td>   Pramodini Talware   </td><td>   A Blind Source Separation with Fractional Calculus for Noise Reduction in Speech Enhancement    </td><td>   pramodinitalware@gmail.com  </td><td>   India   </td><td>   Maharashtra Institute of Technology,Pune    </td>       
<tr>    <td>    129 </td><td>   Vanita Tank </td><td>   A Blind Source Separation with Fractional Calculus for Noise Reduction in Speech Enhancement    </td><td>   vanita.tank@mitpune.edu.in  </td><td>   India   </td><td>   Maharashtra Institute of Technology,Pune    </td>       
<tr>    <td>    133 </td><td>   Priyanka Jawale </td><td>   RELIABILITY ASSESSMENT OF DISTRIBUTED GENRATION </td><td>   pjpriyankajawale@gmail.com  </td><td>   India   </td><td>   K.K.W.I.E.E&R   </td>       
<tr>    <td>    133 </td><td>   Sachin Nath </td><td>   RELIABILITY ASSESSMENT OF DISTRIBUTED GENRATION </td><td>   snath423@gmail.com  </td><td>   India   </td><td>   S.S.G.B.C.O.E.T </td>       
<tr>    <td>    134 </td><td>   Prajakta Borase </td><td>   Energy Management System For Microgrid With Power Quality Improvement   </td><td>   prajaktaborse1994@gmail.com </td><td>   India   </td><td>   K.K.W.I.E.E.&R. </td>       
<tr>    <td>    134 </td><td>   Sonali Akolkar  </td><td>   Energy Management System For Microgrid With Power Quality Improvement   </td><td>   smakolkar@kkwagh.edu.in </td><td>   India   </td><td>   K.K.W.I.E.E.&R. </td>       
<tr>    <td>    135 </td><td>   Rajasekhar Nagulapalli  </td><td>   A PVT Insensitive Programmable amplifier for Bio-medical Applications   </td><td>   raja.cedt@gmail.com </td><td>   United Kingdom  </td><td>   Oxford Brookes University, Wheatley Campus, Oxford  </td>       
<tr>    <td>    135 </td><td>   Khaled Hayatleh </td><td>   A PVT Insensitive Programmable amplifier for Bio-medical Applications   </td><td>   khayatleh1@brookes.ac.uk    </td><td>   United Kingdom  </td><td>   Oxford Brookes University   </td>       
<tr>    <td>    135 </td><td>   Steve Barker    </td><td>   A PVT Insensitive Programmable amplifier for Bio-medical Applications   </td><td>   stevebarker1@brookes.ac.uk  </td><td>   United Kingdom  </td><td>   Oxford Brookes University, Wheatley Campus, Oxford  </td>       
<tr>    <td>    135 </td><td>   Saddam Zourob   </td><td>   A PVT Insensitive Programmable amplifier for Bio-medical Applications   </td><td>   suma141.rao@gmail.com   </td><td>   United Kingdom  </td><td>   Oxford Brookes University, Wheatley Campus, Oxford  </td>       
<tr>    <td>    135 </td><td>   Nabil Yassine   </td><td>   A PVT Insensitive Programmable amplifier for Bio-medical Applications   </td><td>   nabilyassin1e@hotmail.co.uk </td><td>   United Kingdom  </td><td>   Oxford Brookes University, Wheatley Campus, Oxford  </td>       
<tr>    <td>    135 </td><td>   Sridevi Sriadibhatla    </td><td>   A PVT Insensitive Programmable amplifier for Bio-medical Applications   </td><td>   sridevisriadibhatla@gmail.com   </td><td>   India   </td><td>   School of Electronics Engineering VIT University    </td>       
<tr>    <td>    136 </td><td>   Meenakshi S </td><td>   Vertical Handover Activate Condition Algorithm for Device-to-Device communication   </td><td>   meenu_twinkle@rediffmail.com    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    136 </td><td>   Vinoth Babu K   </td><td>   Vertical Handover Activate Condition Algorithm for Device-to-Device communication   </td><td>   vinothbab@gmail.com </td><td>   India   </td><td>   VIT UNIVERSITY  </td>       
<tr>    <td>    137 </td><td>   Rammohan Arunachalam    </td><td>   Investigation on light intensity and temperature distribution of Automotive?s Halogen and LED headlight </td><td>   rammohan.a@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    137 </td><td>   Rameshkumar Chidambaram </td><td>   Investigation on light intensity and temperature distribution of Automotive?s Halogen and LED headlight </td><td>   crameshkumar@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    143 </td><td>   Ravi S  </td><td>   Design of High Performance Double Precision Hybrid ALU for SoC Applications </td><td>   msravi@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    143 </td><td>   Adig Z  </td><td>   Design of High Performance Double Precision Hybrid ALU for SoC Applications </td><td>   adigz9@gmail.com    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    143 </td><td>   Harish M Kittur </td><td>   Design of High Performance Double Precision Hybrid ALU for SoC Applications </td><td>   kittur@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    144 </td><td>   Prakriti Arya   </td><td>   Design and Analysis of a Symmetric Phase Locked Loop for Low Frequencies in 180 nm Technology   </td><td>   arya.1@iitj.ac.in   </td><td>   India   </td><td>   Indian Institute of Technology Jodhpur  </td>       
<tr>    <td>    144 </td><td>   Dinesh Jangid   </td><td>   Design and Analysis of a Symmetric Phase Locked Loop for Low Frequencies in 180 nm Technology   </td><td>   jangid.1@iitj.ac.in </td><td>   India   </td><td>   Indian Institute of Technology Jodhpur  </td>       
<tr>    <td>    144 </td><td>   Shree Prakash Tiwari    </td><td>   Design and Analysis of a Symmetric Phase Locked Loop for Low Frequencies in 180 nm Technology   </td><td>   sptiwari@iitj.ac.in </td><td>   India   </td><td>   Indian Institute of Technology Jodhpur  </td>       
<tr>    <td>    144 </td><td>   Mahima Arrawatia    </td><td>   Design and Analysis of a Symmetric Phase Locked Loop for Low Frequencies in 180 nm Technology   </td><td>   mahima@iitj.ac.in   </td><td>   India   </td><td>   Indian Institute of Technology Jodhpur  </td>       
<tr>    <td>    145 </td><td>   Ramesh Rathinam </td><td>   Channel and Gate Engineered Dielectric Modulated Asymmetric Dual Short Gate TFET    </td><td>   ramesh24.dr@gmail.com   </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    145 </td><td>   Adhithan Pon Ponniyin Selvan    </td><td>   Channel and Gate Engineered Dielectric Modulated Asymmetric Dual Short Gate TFET    </td><td>   pon.adhi@gmail.com  </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    146 </td><td>   L Dileshwar Rao </td><td>   FinFET Based Adiabatic Logic Design for Low Power Applications  </td><td>   dileshwar.pcem@gmail.com    </td><td>   India   </td><td>   VIT UNIVERSITY  </td>       
<tr>    <td>    146 </td><td>   Soumya Dixit    </td><td>   FinFET Based Adiabatic Logic Design for Low Power Applications  </td><td>   sadt46@gmail.com    </td><td>   India   </td><td>   VIT UNIVERSITY  </td>       
<tr>    <td>    146 </td><td>   Kavita Pachkor  </td><td>   FinFET Based Adiabatic Logic Design for Low Power Applications  </td><td>   kavita.pachkor294@gmail.com </td><td>   India   </td><td>   VIT UNIVERSITY  </td>       
<tr>    <td>    146 </td><td>   Aarthy M    </td><td>   FinFET Based Adiabatic Logic Design for Low Power Applications  </td><td>   aarthy.m@vit.ac.in  </td><td>   India   </td><td>   VIT UNIVERSITY  </td>       
<tr>    <td>    147 </td><td>   Sumit Soin  </td><td>   Memory Testing and Fail Bitmap Generation for Fault Correlation </td><td>   sumitsoin@gmail.com </td><td>   India   </td><td>   Semi-Conductor Laboratory, Department of Space, Govt. Of India  </td>       
<tr>    <td>    147 </td><td>   Y. Ram Kishore  </td><td>   Memory Testing and Fail Bitmap Generation for Fault Correlation </td><td>   ykishore@scl.gov.in </td><td>   India   </td><td>   Semi-Conductor Laboratory, Department of Space, Govt. Of India  </td>       
<tr>    <td>    147 </td><td>   Gurvinder Singh </td><td>   Memory Testing and Fail Bitmap Generation for Fault Correlation </td><td>   guru@scl.gov.in </td><td>   India   </td><td>   Semi-Conductor Laboratory, Department of Space, Govt. Of India  </td>       
<tr>    <td>    149 </td><td>   Arpita Ghosh    </td><td>   Effects of Parametric Variation on SET based Inverting Buffer Stability </td><td>   arpita161@gmail.com </td><td>   India   </td><td>   RCCIIT  </td>       
<tr>    <td>    149 </td><td>   S.K Sarkar  </td><td>   Effects of Parametric Variation on SET based Inverting Buffer Stability </td><td>   su_cirsir@yahoo.co.in   </td><td>   India   </td><td>   JU  </td>       
<tr>    <td>    150 </td><td>   Munyaradzi Charles Rushambwa    </td><td>   Metacarpus flexion and palmar prehension using wrist movement based MEMS accelerometer  </td><td>   mrushambwa@yahoo.com    </td><td>   Zimbabwe    </td><td>   VIT </td>       
<tr>    <td>    150 </td><td>   Asaithambi Mythili  </td><td>   Metacarpus flexion and palmar prehension using wrist movement based MEMS accelerometer  </td><td>   mythiliasaithambi@gmail.com </td><td>   India   </td><td>   VIT </td>       
<tr>    <td>    150 </td><td>   Mavis Gezimati  </td><td>   Metacarpus flexion and palmar prehension using wrist movement based MEMS accelerometer  </td><td>   gezimatiimervycee@gmail.com </td><td>   Zimbabwe    </td><td>   VIT </td>       
<tr>    <td>    151 </td><td>   Rajesh K. Srivastava    </td><td>   A Systematic method to find an Optimized Quad-Quadrant Random Walk Sequence for reducing the Mismatch effect in Current Steering DAC    </td><td>   rajesh@scl.gov.in   </td><td>   India   </td><td>   Semi-conductor Laboratory, Dept. of Space, Govt. of INDIA, Mohali   </td>       
<tr>    <td>    151 </td><td>   Sreedhar Vineel R. Kaipu    </td><td>   A Systematic method to find an Optimized Quad-Quadrant Random Walk Sequence for reducing the Mismatch effect in Current Steering DAC    </td><td>   iec2013027@iiita.ac.in  </td><td>   India   </td><td>   IIIT-Allahabad  </td>       
<tr>    <td>    151 </td><td>   Aditi Rampal    </td><td>   A Systematic method to find an Optimized Quad-Quadrant Random Walk Sequence for reducing the Mismatch effect in Current Steering DAC    </td><td>   dtrampal205@gmail.com   </td><td>   India   </td><td>   C-DAC-Noida </td>       
<tr>    <td>    151 </td><td>   Aneesh Vellathu </td><td>   A Systematic method to find an Optimized Quad-Quadrant Random Walk Sequence for reducing the Mismatch effect in Current Steering DAC    </td><td>   aniv005@gmail.com   </td><td>   India   </td><td>   Semi-conductor Laboratory, Dept. of Space, Govt. of INDIA, Mohali   </td>       
<tr>    <td>    151 </td><td>   H. S. Jattana   </td><td>   A Systematic method to find an Optimized Quad-Quadrant Random Walk Sequence for reducing the Mismatch effect in Current Steering DAC    </td><td>   hsj@scl.gov.in  </td><td>   India   </td><td>   Semi-conductor Laboratory, Dept. of Space, Govt. of INDIA, Mohali   </td>       
<tr>    <td>    152 </td><td>   Sudheer Devulapalli </td><td>   A Survey on Image Retrieval using Big Data Frameworks Based on Curvelet Feature Extraction  </td><td>   devulapalli.sudheer2016@vitstudent.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    152 </td><td>   Rajakumar Krishnan  </td><td>   A Survey on Image Retrieval using Big Data Frameworks Based on Curvelet Feature Extraction  </td><td>   rajakumar.krishnan@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    154 </td><td>   Anagha Rajput   </td><td>   Event Driven Distributed Cluster Computing Technique for Internet of Things System  </td><td>   anagharajput@gmail.com  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    154 </td><td>   Vinoth Babu K   </td><td>   Event Driven Distributed Cluster Computing Technique for Internet of Things System  </td><td>   vinothbab@gmail.com </td><td>   India   </td><td>   VIT UNIVERSITY  </td>       
<tr>    <td>    155 </td><td>   Mageshwaran Swaminathan </td><td>   A 77-81 GHz Band LNA in 90nm and 65nm RF CMOS for Automotive Radar Application  </td><td>   mageshwaranswaminathan@gmail.com    </td><td>   India   </td><td>   Amrita University   </td>       
<tr>    <td>    155 </td><td>   Ajay Krishna M  </td><td>   A 77-81 GHz Band LNA in 90nm and 65nm RF CMOS for Automotive Radar Application  </td><td>   ajaykrishnam@outlook.com    </td><td>   India   </td><td>   Amrita University   </td>       
<tr>    <td>    155 </td><td>   B Bibaswan Kar  </td><td>   A 77-81 GHz Band LNA in 90nm and 65nm RF CMOS for Automotive Radar Application  </td><td>   b.bibaswan@gmail.com    </td><td>   India   </td><td>   Amrita University   </td>       
<tr>    <td>    155 </td><td>   Shobith Narayanan   </td><td>   A 77-81 GHz Band LNA in 90nm and 65nm RF CMOS for Automotive Radar Application  </td><td>   shobith17.n@gmail.com   </td><td>   India   </td><td>   Amrita University   </td>       
<tr>    <td>    155 </td><td>   Kalyan Bhattacharyya    </td><td>   A 77-81 GHz Band LNA in 90nm and 65nm RF CMOS for Automotive Radar Application  </td><td>   b_kalyan@cb.amrita.edu  </td><td>   India   </td><td>   Amrita University   </td>       
<tr>    <td>    157 </td><td>   Alamelu J V </td><td>   Design of IoT based Generic Health Care System  </td><td>   jvalamelu@gmail.com </td><td>   India   </td><td>   M S Ramaiah Institute of Technology </td>       
<tr>    <td>    157 </td><td>   Mythili A   </td><td>   Design of IoT based Generic Health Care System  </td><td>   mythili.asaithambi@vit.ac.in    </td><td>   India   </td><td>   V I T University    </td>       
<tr>    <td>    158 </td><td>   Vajresh Kumar.N </td><td>   Polymer Optical Waveguide for Optical-Electrical Printed Circuit Board  </td><td>   vajershkumar1993@gmail.com  </td><td>   India   </td><td>   Amrita Vishwa Vidyapeetham  </td>       
<tr>    <td>    160 </td><td>   Avinash Pavashe </td><td>   Fault Diagnosis of Engine Lubrication System    </td><td>   avinashpawashe.r2016@vitstudent.ac.in   </td><td>   India   </td><td>   Vellre Institute of Technology  </td>       
<tr>    <td>    160 </td><td>   Siddharth Kalkundri </td><td>   Fault Diagnosis of Engine Lubrication System    </td><td>   siddharthkalkundri@gmail.com    </td><td>   India   </td><td>   Vellre Institute of Technology  </td>       
<tr>    <td>    160 </td><td>   Chetan Chavan   </td><td>   Fault Diagnosis of Engine Lubrication System    </td><td>   chetanchavan97@gmail.com    </td><td>   India   </td><td>   Vellre Institute of Technology  </td>       
<tr>    <td>    160 </td><td>   A. Rammohan </td><td>   Fault Diagnosis of Engine Lubrication System    </td><td>   rammohan.a@vit.ac.in    </td><td>   India   </td><td>   Vellre Institute of Technology  </td>       
<tr>    <td>    161 </td><td>   Vishal Randive  </td><td>   Investigation of effect of air filter clogging on performance and emissions from engine </td><td>   randive49@gmail.com </td><td>   India   </td><td>   Vellre Institute of Technology  </td>       
<tr>    <td>    161 </td><td>   Adarsh Nashte   </td><td>   Investigation of effect of air filter clogging on performance and emissions from engine </td><td>   adarsh.nashte@gmail.com </td><td>   India   </td><td>   Vellre Institute of Technology  </td>       
<tr>    <td>    161 </td><td>   Omkar Katkar    </td><td>   Investigation of effect of air filter clogging on performance and emissions from engine </td><td>   omkarkatkar525@gmail.com    </td><td>   India   </td><td>   Vellre Institute of Technology  </td>       
<tr>    <td>    161 </td><td>   A Rammohan  </td><td>   Investigation of effect of air filter clogging on performance and emissions from engine </td><td>   rammohan.a@vit.ac.in    </td><td>   India   </td><td>   Vellre Institute of Technology  </td>       
<tr>    <td>    162 </td><td>   Chellaswamy Chellaiah   </td><td>   IoT Based Rail Track Health Monitoring and Information System   </td><td>   chella_info@yahoo.co.in </td><td>   India   </td><td>   Rajalakshmi Institute of Technology </td>       
<tr>    <td>    162 </td><td>   Balaji L    </td><td>   IoT Based Rail Track Health Monitoring and Information System   </td><td>   mailbala81@yahoo.co.in  </td><td>   India   </td><td>   Velammal Institute of technology    </td>       
<tr>    <td>    162 </td><td>   Vanathi A   </td><td>   IoT Based Rail Track Health Monitoring and Information System   </td><td>   vanathi@ritchennai.edu.in   </td><td>   India   </td><td>   Rajalakshmi Institute of technology </td>       
<tr>    <td>    162 </td><td>   Saravanan L </td><td>   IoT Based Rail Track Health Monitoring and Information System   </td><td>   saravanan@ritchennai.edu.in </td><td>   India   </td><td>   Rajalakshmi Institute of technology </td>       
<tr>    <td>    163 </td><td>   Shweta Thomas   </td><td>   A Comparative Study on Calibration Technique for SFCW Ground Penetrating Radar  </td><td>   shwetabthomas04@gmail.com   </td><td>   India   </td><td>   National Institute of Technology, Rourkela  </td>       
<tr>    <td>    163 </td><td>   Lakshi Prosad Roy   </td><td>   A Comparative Study on Calibration Technique for SFCW Ground Penetrating Radar  </td><td>   royl@nitrkl.ac.in   </td><td>   India   </td><td>   National Institute of Technology, Rourkela  </td>       
<tr>    <td>    164 </td><td>   Debopam Dey </td><td>   Automated Car Parking System with Visual Indicator Along with IoT   </td><td>   debopamdey97@gmail.com  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    164 </td><td>   Sarthak Mendiratta  </td><td>   Automated Car Parking System with Visual Indicator Along with IoT   </td><td>   sarthakcorner@gmail.com </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    164 </td><td>   Deepika Rani Sona   </td><td>   Automated Car Parking System with Visual Indicator Along with IoT   </td><td>   deepika.rs@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    165 </td><td>   Venkata Vanukuru    </td><td>   Highly Efficient and Symmetric Stacked Transformers for Millimeter-wave ICs </td><td>   venkatnarayana.rao@gmail.com    </td><td>   India   </td><td>   GLOBALFOUNDRIES </td>       
<tr>    <td>    166 </td><td>   Venkata Vanukuru    </td><td>   Alternate Layer Wound Symmetrical Inductor with High-Q Characteristics for Differential RFICs   </td><td>   venkatnarayana.rao@gmail.com    </td><td>   India   </td><td>   GLOBALFOUNDRIES </td>       
<tr>    <td>    167 </td><td>   Ashita Kumar    </td><td>   A Novel FinBOX EHBTFET for low power applications   </td><td>   ashita1991@hotmail.com  </td><td>   India   </td><td>   Jamia Millia Islamia    </td>       
<tr>    <td>    167 </td><td>   Sajad Ahmad Loan    </td><td>   A Novel FinBOX EHBTFET for low power applications   </td><td>   sajadiitk@gmail.com </td><td>   India   </td><td>   Jamia Millia Islamia    </td>       
<tr>    <td>    167 </td><td>   Mohammad Rafat  </td><td>   A Novel FinBOX EHBTFET for low power applications   </td><td>       </td><td>   India   </td><td>   Jamia Millia Islamia    </td>       
<tr>    <td>    168 </td><td>   Upasana Kardam  </td><td>   Modeling the Impact of Gate Misalignment in Tunnel Field Effect Transistors </td><td>   upasanakardam@gmail.com </td><td>   India   </td><td>   University of Delhi </td>       
<tr>    <td>    168 </td><td>   Sakshi Gupta    </td><td>   Modeling the Impact of Gate Misalignment in Tunnel Field Effect Transistors </td><td>   sakshigupta75@yahoo.com </td><td>   India   </td><td>   ITM University, Gurgaon </td>       
<tr>    <td>    168 </td><td>   Rakhi Narang    </td><td>   Modeling the Impact of Gate Misalignment in Tunnel Field Effect Transistors </td><td>   rakhinarang@gmail.com   </td><td>   India   </td><td>   University of Delhi </td>       
<tr>    <td>    168 </td><td>   Manoj Saxena    </td><td>   Modeling the Impact of Gate Misalignment in Tunnel Field Effect Transistors </td><td>   saxena_manoj77@yahoo.co.in  </td><td>   India   </td><td>   University of Delhi </td>       
<tr>    <td>    168 </td><td>   Mridula Gupta   </td><td>   Modeling the Impact of Gate Misalignment in Tunnel Field Effect Transistors </td><td>   mridula@south.du.ac.in  </td><td>   India   </td><td>   University of Delhi </td>       
<tr>    <td>    169 </td><td>   Gowthami Gangisetty </td><td>   Efficient Wireless Channel Modeling Using Stochastic Method </td><td>   gowthamig999@gmail.com  </td><td>   India   </td><td>   amrita school of engineering    </td>       
<tr>    <td>    169 </td><td>   Ravi Shankar S  </td><td>   Efficient Wireless Channel Modeling Using Stochastic Method </td><td>   sravishankar2002@gmail.com  </td><td>   India   </td><td>   amrita school of engineering    </td>       
<tr>    <td>    170 </td><td>   Srujan Chinta   </td><td>   Kernelized Intuitionistic Fuzzy C-Means Algorithms Fused With Firefly Algorithm for Image Segmentation  </td><td>   srujanchinta8@gmail.com </td><td>   India   </td><td>   Vellore Institute Of Technology; Vellore    </td>       
<tr>    <td>    170 </td><td>   Balakrushna Tripathy    </td><td>   Kernelized Intuitionistic Fuzzy C-Means Algorithms Fused With Firefly Algorithm for Image Segmentation  </td><td>   tripathybk@vit.ac.in    </td><td>   India   </td><td>   Vellore Institute Of Technology, Vellore    </td>       
<tr>    <td>    170 </td><td>   Govinda Rajulu K    </td><td>   Kernelized Intuitionistic Fuzzy C-Means Algorithms Fused With Firefly Algorithm for Image Segmentation  </td><td>   govinda_rajulu@rediffmail.com   </td><td>   India   </td><td>   Vignan Institute Of Technology and Management   </td>       
<tr>    <td>    171 </td><td>   Vasu P  </td><td>   Design and Implementation of Optimal Soft-Programmable Logic Controller on Multicore Processor  </td><td>   vasumurthy.p22@gmail.com    </td><td>   India   </td><td>   PESIT-BSC   </td>       
<tr>    <td>    171 </td><td>   Dr.Harish Chouhan   </td><td>   Design and Implementation of Optimal Soft-Programmable Logic Controller on Multicore Processor  </td><td>       </td><td>   India   </td><td>   MosChip Semiconductor Technology Ltd.   </td>       
<tr>    <td>    171 </td><td>   Nitin Naik  </td><td>   Design and Implementation of Optimal Soft-Programmable Logic Controller on Multicore Processor  </td><td>       </td><td>   India   </td><td>   Moschip Semiconductor Technology Ltd.   </td>       
<tr>    <td>    172 </td><td>   S. Ashwin Srinath   </td><td>   Direction of Arrival Estimation for Narrowband and Wideband Underwater targets  </td><td>   ashwinsrinath7@gmail.com    </td><td>   India   </td><td>   VIT UNIVERSITY  </td>       
<tr>    <td>    172 </td><td>   C P Harihar Prasad  </td><td>   Direction of Arrival Estimation for Narrowband and Wideband Underwater targets  </td><td>   harihar.prasad@gmail.com    </td><td>   India   </td><td>   Indian Navy </td>       
<tr>    <td>    172 </td><td>   Valarmathi J    </td><td>   Direction of Arrival Estimation for Narrowband and Wideband Underwater targets  </td><td>   valarmathirithu@gmail.com   </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    173 </td><td>   Vinodhini Manickaraj    </td><td>   Merged Arbitration and Switching Techniques for Network on Chip Router  </td><td>   vino_dhini2002@yahoo.co.in  </td><td>   India   </td><td>   Amrita school of engineering    </td>       
<tr>    <td>    173 </td><td>   Nagavolu Murty  </td><td>   Merged Arbitration and Switching Techniques for Network on Chip Router  </td><td>   murtyns@gmail.com   </td><td>   India   </td><td>   Amrita School of Engineering    </td>       
<tr>    <td>    174 </td><td>   Jasper James A  </td><td>   MICROFLUIDIC MICRO-WELL (SIZE AND SHAPE) BY NUMERICAL OPTIMIZATION FOR SINGLE CELL APPLICATIONS: VERTICAL TRAPPING APPROACH </td><td>   jasperjames.a.2015.meme@rajalakshmi.edu.in  </td><td>   India   </td><td>   Rajalakshmi Engineering College </td>       
<tr>    <td>    174 </td><td>   Sushmitha M </td><td>   MICROFLUIDIC MICRO-WELL (SIZE AND SHAPE) BY NUMERICAL OPTIMIZATION FOR SINGLE CELL APPLICATIONS: VERTICAL TRAPPING APPROACH </td><td>   sweetsush215@gmail.com  </td><td>   India   </td><td>   Rajalakshmi Engineering College </td>       
<tr>    <td>    174 </td><td>   Vigneswaran Narayanamurthy  </td><td>   MICROFLUIDIC MICRO-WELL (SIZE AND SHAPE) BY NUMERICAL OPTIMIZATION FOR SINGLE CELL APPLICATIONS: VERTICAL TRAPPING APPROACH </td><td>   vigjes@gmail.com    </td><td>   Malaysia    </td><td>   University Malaysia Pahang  </td>       
<tr>    <td>    174 </td><td>   Premkumar R </td><td>   MICROFLUIDIC MICRO-WELL (SIZE AND SHAPE) BY NUMERICAL OPTIMIZATION FOR SINGLE CELL APPLICATIONS: VERTICAL TRAPPING APPROACH </td><td>   premkumar.r@rajalakshmi.edu.in  </td><td>   India   </td><td>   Rajalakshmi Engineering College </td>       
<tr>    <td>    174 </td><td>   Kalpana R   </td><td>   MICROFLUIDIC MICRO-WELL (SIZE AND SHAPE) BY NUMERICAL OPTIMIZATION FOR SINGLE CELL APPLICATIONS: VERTICAL TRAPPING APPROACH </td><td>   kalpana.r@rajalakshmi.edu.in    </td><td>   India   </td><td>   Rajalakshmi Engineering College </td>       
<tr>    <td>    175 </td><td>   Vikas Balikai   </td><td>   Low power divide-by-16/17 prescalar using PowerPC flip flop </td><td>   vikas.r.balikai@gmail.com   </td><td>   India   </td><td>   VDRIT   </td>       
<tr>    <td>    175 </td><td>   Harish Kittur   </td><td>   Low power divide-by-16/17 prescalar using PowerPC flip flop </td><td>   kittur@vit.ac.in    </td><td>   India   </td><td>   VIT University Vellore  </td>       
<tr>    <td>    176 </td><td>   Visalakshi Annepu   </td><td>   An Efficient Differential Evalutionary Algorithm Based Localization in Wireless Sensor Networks </td><td>   annepuvisala@gmail.com  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    176 </td><td>   Rajesh A    </td><td>   An Efficient Differential Evalutionary Algorithm Based Localization in Wireless Sensor Networks </td><td>   rajesha@vit.ac.in   </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    177 </td><td>   Monisha Yuvaraj </td><td>   Design of an Optimized MAC Unit using Integrated Vedic Multiplier   </td><td>   esd14i006@iiitdm.ac.in  </td><td>   India   </td><td>   IIITDM Kancheepuram </td>       
<tr>    <td>    177 </td><td>   Nandita Bhaskhar    </td><td>   Design of an Optimized MAC Unit using Integrated Vedic Multiplier   </td><td>   nanbhas@stanford.edu    </td><td>   USA </td><td>   Stanford University </td>       
<tr>    <td>    177 </td><td>   Binsu Kailath   </td><td>   Design of an Optimized MAC Unit using Integrated Vedic Multiplier   </td><td>   bkailath@iiitdm.ac.in   </td><td>   India   </td><td>   IIITDM Kancheepuram </td>       
<tr>    <td>    179 </td><td>   Vani Mrudula Magapati   </td><td>   Switched Capacitor Circuit Simulator for Noise Analysis Using Adjoint Network Approach  </td><td>   edm13b034@iiitdm.ac.in  </td><td>   India   </td><td>   IIITDM Kancheepuram </td>       
<tr>    <td>    179 </td><td>   Binsu Kailath   </td><td>   Switched Capacitor Circuit Simulator for Noise Analysis Using Adjoint Network Approach  </td><td>   bkailath@iiitdm.ac.in   </td><td>   India   </td><td>   IIITDM Kancheepuram </td>       
<tr>    <td>    183 </td><td>   Mahammad Shareef Mekala </td><td>   A Survey: Smart Agriculture IoT with Cloud Computing    </td><td>   mekalashareef@gmail.com </td><td>   India   </td><td>   vit-vellore </td>       
<tr>    <td>    184 </td><td>   Srivatsa M P    </td><td>   Design of Low Phase Noise Voltage Controlled Oscillator for Phase Locked Loop   </td><td>   iamsrivatsa@gmail.com   </td><td>   India   </td><td>   R.V. College of Engineering </td>       
<tr>    <td>    184 </td><td>   M Vineeth Bhat  </td><td>   Design of Low Phase Noise Voltage Controlled Oscillator for Phase Locked Loop   </td><td>   vineethmbhat@gmail.com  </td><td>   India   </td><td>   R.V. College of Engineering </td>       
<tr>    <td>    184 </td><td>   Siddanth Jain   </td><td>   Design of Low Phase Noise Voltage Controlled Oscillator for Phase Locked Loop   </td><td>   siddanthjain05@gmail.com    </td><td>   India   </td><td>   R.V. College of Engineering </td>       
<tr>    <td>    184 </td><td>   M Nithin    </td><td>   Design of Low Phase Noise Voltage Controlled Oscillator for Phase Locked Loop   </td><td>   nithinm@rvce.edu.in </td><td>   India   </td><td>   R.V. College of Engineering </td>       
<tr>    <td>    184 </td><td>   Harish M Kittur </td><td>   Design of Low Phase Noise Voltage Controlled Oscillator for Phase Locked Loop   </td><td>   kittur@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    185 </td><td>   D. Asha Devi    </td><td>   Design and Implementation of Power Efficient Digital Clock Using FPGA   </td><td>   ashadevi.d@rediff.com   </td><td>   India   </td><td>   Sreenidhi Institute of Science and Technology   </td>       
<tr>    <td>    185 </td><td>   D. Ajitha   </td><td>   Design and Implementation of Power Efficient Digital Clock Using FPGA   </td><td>   ajithavijay1@gmail.com  </td><td>   India   </td><td>   Sreenidhi Institute of Science and Technology   </td>       
<tr>    <td>    185 </td><td>   Arvind Ramshetty    </td><td>   Design and Implementation of Power Efficient Digital Clock Using FPGA   </td><td>   arvindramshetty@sreenidhi.edu.in    </td><td>   India   </td><td>   Sreenidhi Institute of Science & Technology </td>       
<tr>    <td>    188 </td><td>   Nikhil Khatavkar    </td><td>   Energy Efficient Street Light Controller for Smart Cities   </td><td>   nikhilkhatavkar123@gmail.com    </td><td>   India   </td><td>   University of Pune & Maharashtra Institute of Technology    </td>       
<tr>    <td>    188 </td><td>   Apurva Naik </td><td>   Energy Efficient Street Light Controller for Smart Cities   </td><td>   apurva.naik@mitpune.edu.in  </td><td>   India   </td><td>   University of Pune & Maharashtra Institute of Technology    </td>       
<tr>    <td>    188 </td><td>   Balaji Kadam    </td><td>   Energy Efficient Street Light Controller for Smart Cities   </td><td>   balajikadam84@gmail.com </td><td>   India   </td><td>   Aahana Technologies </td>       
<tr>    <td>    190 </td><td>   Mangayarkarasi Ramaiah  </td><td>   A Brief Review of closed curve approximation technique using iterative point elimination    </td><td>   rmangayarkarasi@vit.ac.in   </td><td>   India   </td><td>   VIT </td>       
<tr>    <td>    190 </td><td>   Bimal Ray   </td><td>   A Brief Review of closed curve approximation technique using iterative point elimination    </td><td>   bimalkumarray@vit.ac.in </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    191 </td><td>   Saurabh Kumar   </td><td>   A Review on Communication Protocols Using Internet of Things    </td><td>   saurabhkumar.2015@vit.ac.in </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    191 </td><td>   Sneha Poddar    </td><td>   A Review on Communication Protocols Using Internet of Things    </td><td>   sneha.poddar2015@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    191 </td><td>   Balaji.S    </td><td>   A Review on Communication Protocols Using Internet of Things    </td><td>   srebalaji@yahoo.com </td><td>   India   </td><td>   vit </td>       
<tr>    <td>    192 </td><td>   Ajay Kumar  </td><td>   Influence of Interface Trap Charge Density on Reliability Issues of Transparent Gate Recessed Channel (TGRC) MOSFET </td><td>   ajaykumar@dtu.ac.in </td><td>   India   </td><td>   Delhi Technological University  </td>       
<tr>    <td>    192 </td><td>   Madan Mohan Tripathi    </td><td>   Influence of Interface Trap Charge Density on Reliability Issues of Transparent Gate Recessed Channel (TGRC) MOSFET </td><td>   mmtripathi@dce.ac.in    </td><td>   India   </td><td>   Delhi Technological University  </td>       
<tr>    <td>    192 </td><td>   Rishu Chaujar   </td><td>   Influence of Interface Trap Charge Density on Reliability Issues of Transparent Gate Recessed Channel (TGRC) MOSFET </td><td>   rishu.phy@dce.edu   </td><td>   India   </td><td>   Delhi Technological University  </td>       
<tr>    <td>    193 </td><td>   Veadesh B   </td><td>   Design and Analysis of C - Band Substrate Integrated Waveguide (SIW) Directional coupler    </td><td>   veadeshb@gmail.com  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    193 </td><td>   Aswin S </td><td>   Design and Analysis of C - Band Substrate Integrated Waveguide (SIW) Directional coupler    </td><td>   aswin.s2014@vit.ac.in   </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    193 </td><td>   Shambavi K  </td><td>   Design and Analysis of C - Band Substrate Integrated Waveguide (SIW) Directional coupler    </td><td>   kshambavi@vit.ac.in </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    195 </td><td>   Sudheer Raja Venishetty </td><td>   Design of Recycling Folded cascode Amplifier Using Potential Distribution Method    </td><td>   sudheerrajav@yahoo.com  </td><td>   India   </td><td>   VIT UNIVERSITY  </td>       
<tr>    <td>    195 </td><td>   Kumaravel Sundaram  </td><td>   Design of Recycling Folded cascode Amplifier Using Potential Distribution Method    </td><td>   kumaravel.s@vit.ac.in   </td><td>   India   </td><td>   VIT UNIVERSITY  </td>       
<tr>    <td>    196 </td><td>   Swaminathan Subramanian </td><td>   MEASUREMENT OF RAIN ATTENUATION IN DTH SERVICES </td><td>   s.swami@src.sastra.edu  </td><td>   India   </td><td>   sastra  </td>       
<tr>    <td>    196 </td><td>   Srinivasan Anandan  </td><td>   MEASUREMENT OF RAIN ATTENUATION IN DTH SERVICES </td><td>   asrinivasan78@yahoo.com </td><td>   India   </td><td>   SASTRA UNIVERSITY   </td>       
<tr>    <td>    196 </td><td>   Narasimhan Devadoss </td><td>   MEASUREMENT OF RAIN ATTENUATION IN DTH SERVICES </td><td>   narasimhan@src.sastra.edu   </td><td>   India   </td><td>   SASTRA UNIVERSITY   </td>       
<tr>    <td>    196 </td><td>   Sai Likitha Kotha   </td><td>   MEASUREMENT OF RAIN ATTENUATION IN DTH SERVICES </td><td>   sailikithakotha@gmail.com   </td><td>   India   </td><td>   sastra university   </td>       
<tr>    <td>    197 </td><td>   Husna Khouser   </td><td>   Cross polarization reduction using DGS in Microstrip patch antenna  </td><td>   husnaece17@gmail.com    </td><td>   India   </td><td>   VIT-Vellore </td>       
<tr>    <td>    197 </td><td>   Dr.Yokesh Kumar Choukiker   </td><td>   Cross polarization reduction using DGS in Microstrip patch antenna  </td><td>   yokesh.kumar@vit.ac.in  </td><td>   India   </td><td>   VIT-Vellore </td>       
<tr>    <td>    198 </td><td>   Suganthi Evangeline C   </td><td>   Decision Process for Vertical Handover in Vehicular Adhoc Networks  </td><td>   evangelinec@karunya.edu </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    198 </td><td>   Vinoth Babu K   </td><td>   Decision Process for Vertical Handover in Vehicular Adhoc Networks  </td><td>   vinothbab@gmail.com </td><td>   India   </td><td>   VIT UNIVERSITY  </td>       
<tr>    <td>    200 </td><td>   Killadi Baboji  </td><td>   FFT Implementation Using Floating Point Fused Multiplier with Four Term Adder   </td><td>   killadi.baboji@vit.ac.in    </td><td>   India   </td><td>   vit univesity,vellore   </td>       
<tr>    <td>    200 </td><td>   Sriadibhatla Sridevi    </td><td>   FFT Implementation Using Floating Point Fused Multiplier with Four Term Adder   </td><td>   sridevi@vit.ac.in   </td><td>   India   </td><td>   vit univesity,vellore   </td>       
<tr>    <td>    203 </td><td>   Ramesh S    </td><td>   REAL TIME OPTIMIZATION BASED POWER CONSUMPTION OF DC FAN BY USING HIGH EFFICIENCY CONVERTER </td><td>   swami.itraj@gmail.com   </td><td>   India   </td><td>   Sri Venkeswara College of Engineering,Pennalur-Sriperumbuthur   </td>       
<tr>    <td>    203 </td><td>   Yaashuwanth C   </td><td>   REAL TIME OPTIMIZATION BASED POWER CONSUMPTION OF DC FAN BY USING HIGH EFFICIENCY CONVERTER </td><td>   yaashuvanth@gmail.com   </td><td>   India   </td><td>   Sri Venkeswara College of Engineering,Pennalur-Sriperumbuthur   </td>       
<tr>    <td>    204 </td><td>   Pabbisetty Ranga Tarun  </td><td>   Low Power Implementation of DCT </td><td>   pabbisettyranga.tarun2015@vit.ac.in </td><td>   India   </td><td>   VIT University, Vellore </td>       
<tr>    <td>    204 </td><td>   Prayline Rajabai C  </td><td>   Low Power Implementation of DCT </td><td>   prayline.c@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    204 </td><td>   Sivanantham S   </td><td>   Low Power Implementation of DCT </td><td>   ssivanantham@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    210 </td><td>   Karuna Yepuganti    </td><td>   Channel Estimation with Finite parameter model with Viterbi Equalization over Double-Selective Channel for OFDM </td><td>   karun@vit.ac.in </td><td>   India   </td><td>   vit university  </td>       
<tr>    <td>    210 </td><td>   Saritha Saladi  </td><td>   Channel Estimation with Finite parameter model with Viterbi Equalization over Double-Selective Channel for OFDM </td><td>   saladi.saritha2014@vit.ac.in    </td><td>   India   </td><td>   vit university  </td>       
<tr>    <td>    210 </td><td>   Ayeswarya R </td><td>   Channel Estimation with Finite parameter model with Viterbi Equalization over Double-Selective Channel for OFDM </td><td>   ayeswarya.r2015@vit.ac.in   </td><td>   India   </td><td>   vit university  </td>       
<tr>    <td>    210 </td><td>   Ramachandra Reddy G </td><td>   Channel Estimation with Finite parameter model with Viterbi Equalization over Double-Selective Channel for OFDM </td><td>   grreddy@vit.ac.in   </td><td>   India   </td><td>   vit university  </td>       
<tr>    <td>    212 </td><td>   Mayank Chakraverty  </td><td>   Effect of Cheese and Fill Procedures on the Manufacturability and Yield of RF Integrated Circuits   </td><td>   nanomayank@yahoo.com    </td><td>   India   </td><td>   GlobalFoundries </td>       
<tr>    <td>    212 </td><td>   Krishna Arla Prabhu </td><td>   Effect of Cheese and Fill Procedures on the Manufacturability and Yield of RF Integrated Circuits   </td><td>   krishna_arla@yahoo.com  </td><td>   India   </td><td>   GlobalFoundries </td>       
<tr>    <td>    212 </td><td>   Pallavi Veeraje Urs </td><td>   Effect of Cheese and Fill Procedures on the Manufacturability and Yield of RF Integrated Circuits   </td><td>   pallavi.vlsi@gmail.com  </td><td>   India   </td><td>   GlobalFoundries </td>       
<tr>    <td>    213 </td><td>   Bibin Raj B </td><td>   A low power area ef?cient 10-bit SAR ADC with parasitic insensitive capacitive DAC  </td><td>   bibinaylara@gmail.com   </td><td>   India   </td><td>   AMrita Vishwa Vidhyapeetham </td>       
<tr>    <td>    213 </td><td>   Devi Sreekumar  </td><td>   A low power area ef?cient 10-bit SAR ADC with parasitic insensitive capacitive DAC  </td><td>   devis@am.amrita.edu </td><td>   India   </td><td>   Amrita Vishwa Vidhyapeetham </td>       
<tr>    <td>    214 </td><td>   Jithin P V  </td><td>   Area, Power and Performance Analysis of High Speed Sample and Hold Circuit  </td><td>   jpvjithin@gmail.com </td><td>   India   </td><td>   Amrita Vishwa Vidhyapeetham </td>       
<tr>    <td>    214 </td><td>   Shekhar G   </td><td>   Area, Power and Performance Analysis of High Speed Sample and Hold Circuit  </td><td>   geedimatlas@am.amrita.edu   </td><td>   India   </td><td>   Amrita Vishwa Vidhyapeetham </td>       
<tr>    <td>    215 </td><td>   Yuvaraj P   </td><td>   Impact of base station location in clustering schemes of WSN    </td><td>   yuvaraj_1112000@yahoo.com   </td><td>   India   </td><td>   VIT University, Vellore </td>       
<tr>    <td>    215 </td><td>   Manimozhi Muthukumarasamy   </td><td>   Impact of base station location in clustering schemes of WSN    </td><td>   mmanimozhi@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    216 </td><td>   Grande Nagajyothi   </td><td>   ASIC IMPLEMENTATION OF SHARED LUT BASED DISTRIBUTED ARITHMETIC IN FIR FILTER    </td><td>   grande.nagajyothi@vit.ac.in </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    216 </td><td>   Sriadibhatla Sridevi    </td><td>   ASIC IMPLEMENTATION OF SHARED LUT BASED DISTRIBUTED ARITHMETIC IN FIR FILTER    </td><td>   sridevi@vit.ac.in   </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    218 </td><td>   Anushree Adhikari   </td><td>   High Performance Architecture of Reconfigurable FIR Filter for Software Defined Radio Receivers </td><td>   a.anushree@iitg.ernet.in    </td><td>   India   </td><td>   IIT Guwahati    </td>       
<tr>    <td>    218 </td><td>   Mohd Khan   </td><td>   High Performance Architecture of Reconfigurable FIR Filter for Software Defined Radio Receivers </td><td>   tasleem@iitg.ernet.in   </td><td>   India   </td><td>   IIT Guwahati    </td>       
<tr>    <td>    218 </td><td>   Shaik Rafi  </td><td>   High Performance Architecture of Reconfigurable FIR Filter for Software Defined Radio Receivers </td><td>   rafiahamed@iitg.ernet.in    </td><td>   India   </td><td>   IIT Guwahati    </td>       
<tr>    <td>    219 </td><td>   Sobhana Tayenjam    </td><td>   A PCell Design Methodology for Automatic Layout Generation of Spiral Inductor using SKILL Script.   </td><td>   sobhana.tayenjam@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    219 </td><td>   Venkata Narayana Rao Vanukuru   </td><td>   A PCell Design Methodology for Automatic Layout Generation of Spiral Inductor using SKILL Script.   </td><td>   venkata.vanukuru@globalfoundries.com    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    219 </td><td>   Kumaravel S </td><td>   A PCell Design Methodology for Automatic Layout Generation of Spiral Inductor using SKILL Script.   </td><td>   kumaravel.s@vit.ac.in   </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    225 </td><td>   Jeyakumar R </td><td>   STUCK AT FAULT ANALYSIS IN SCAN CHAIN ARCHITECTURE  </td><td>   r.jeyakumar23@gmail.com </td><td>   India   </td><td>   Vellore Institute of Technology </td>       
<tr>    <td>    225 </td><td>   Prakash M   </td><td>   STUCK AT FAULT ANALYSIS IN SCAN CHAIN ARCHITECTURE  </td><td>       </td><td>   India   </td><td>   Vellore Institute of Technology </td>       
<tr>    <td>    225 </td><td>   Rakshita Aneppanavar    </td><td>   STUCK AT FAULT ANALYSIS IN SCAN CHAIN ARCHITECTURE  </td><td>       </td><td>   India   </td><td>   Vellore Institute of Technology </td>       
<tr>    <td>    225 </td><td>   Ravi S  </td><td>   STUCK AT FAULT ANALYSIS IN SCAN CHAIN ARCHITECTURE  </td><td>       </td><td>   India   </td><td>   Vellore Institute of Technology </td>       
<tr>    <td>    226 </td><td>   Jeyakumar R </td><td>   ASIC implementation of Link Layer and Physical Layer in Super Speed Plus Universal Serial Bus 3.1   </td><td>   r.jeyakumar23@gmail.com </td><td>   India   </td><td>   Vellore Institute of Technology </td>       
<tr>    <td>    226 </td><td>   Prakash M   </td><td>   ASIC implementation of Link Layer and Physical Layer in Super Speed Plus Universal Serial Bus 3.1   </td><td>       </td><td>   India   </td><td>   Vellore Institute of Technology </td>       
<tr>    <td>    226 </td><td>   Rakshita Aneppanavar    </td><td>   ASIC implementation of Link Layer and Physical Layer in Super Speed Plus Universal Serial Bus 3.1   </td><td>       </td><td>   India   </td><td>   Vellore Institute of Technology </td>       
<tr>    <td>    226 </td><td>   Sivasankaran S  </td><td>   ASIC implementation of Link Layer and Physical Layer in Super Speed Plus Universal Serial Bus 3.1   </td><td>       </td><td>   India   </td><td>   Vellore Institute of Technology </td>       
<tr>    <td>    228 </td><td>   Rajesh N    </td><td>   Dependence of Bit Error On the Number of States in a Trellis    </td><td>   rajesh.n@vit.ac.in  </td><td>   India   </td><td>   VIT University,Vellore-632014   </td>       
<tr>    <td>    229 </td><td>   Mohd Haris  </td><td>   An Ambipolar immune Si/GaAs Hetero-junction Doping-less TFET    </td><td>   mohdharis@outlook.com   </td><td>   India   </td><td>   Jamia Millia Islamia    </td>       
<tr>    <td>    229 </td><td>   Sajad A. Loan   </td><td>   An Ambipolar immune Si/GaAs Hetero-junction Doping-less TFET    </td><td>   sajadiitk@gmail.com </td><td>   India   </td><td>   Jamia Millia Islamia    </td>       
<tr>    <td>    229 </td><td>   Mainuddin   </td><td>   An Ambipolar immune Si/GaAs Hetero-junction Doping-less TFET    </td><td>   mainuddin@jmi.ac.in </td><td>   India   </td><td>   Jamia Millia Islamia    </td>       
<tr>    <td>    230 </td><td>   M. Ehteshamuddin    </td><td>   Enhanced Subthreshold Characteristic in SOI MOSFET With Non-Uniform Drain Doping Profile    </td><td>   e2mohd@gmail.com    </td><td>   India   </td><td>   Jamia Millia Islamia    </td>       
<tr>    <td>    230 </td><td>   Sajad A. Loan   </td><td>   Enhanced Subthreshold Characteristic in SOI MOSFET With Non-Uniform Drain Doping Profile    </td><td>   sajadiitk@gmail.com </td><td>   India   </td><td>   Jamia Millia Islamia    </td>       
<tr>    <td>    230 </td><td>   Mohd Haris  </td><td>   Enhanced Subthreshold Characteristic in SOI MOSFET With Non-Uniform Drain Doping Profile    </td><td>   mohdharis@outlook.com   </td><td>   India   </td><td>   Jamia Millia Islamia    </td>       
<tr>    <td>    230 </td><td>   M. Rafat    </td><td>   Enhanced Subthreshold Characteristic in SOI MOSFET With Non-Uniform Drain Doping Profile    </td><td>   mrafat@jmi.ac.in    </td><td>   India   </td><td>   Jamia Millia Islamia    </td>       
<tr>    <td>    232 </td><td>   Santhia Carmel  </td><td>   Simulation of Electrical and Transport properties of Phosphorene Nanoribbons using semi empirical models    </td><td>   santhiacarmel@gmail.com </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    232 </td><td>   Adhithan Pon    </td><td>   Simulation of Electrical and Transport properties of Phosphorene Nanoribbons using semi empirical models    </td><td>   pon.adhi@gmail.com  </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    232 </td><td>   Ramesh Rathinam </td><td>   Simulation of Electrical and Transport properties of Phosphorene Nanoribbons using semi empirical models    </td><td>   ramesh@ece.sastra.edu   </td><td>   India   </td><td>   Sastra  </td>       
<tr>    <td>    232 </td><td>   Arkaprava Bhattacharyya </td><td>   Simulation of Electrical and Transport properties of Phosphorene Nanoribbons using semi empirical models    </td><td>   arkapravabhattacharyya@eee.sastra.edu   </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    233 </td><td>   Manikandan Chinnusamy   </td><td>   Visual-MIMO for Vehicle to Vehicle Communications   </td><td>   cmanikandan87@gmail.com </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    233 </td><td>   A. Aldrin Wilfred A. Aldrin Wilfred </td><td>   Visual-MIMO for Vehicle to Vehicle Communications   </td><td>   aldrinwilfred90@gmail.com   </td><td>   India   </td><td>   SASTRA University   </td>       
<tr>    <td>    233 </td><td>   Neelamegam Periyasamy   </td><td>   Visual-MIMO for Vehicle to Vehicle Communications   </td><td>   neelkeer@gmail.com  </td><td>   India   </td><td>   SASTRA  </td>       
<tr>    <td>    235 </td><td>   Anil Sahu   </td><td>   High level Computation Technique for Characterization of Sigma-Delta A/D    </td><td>   anilsahu82@gmail.com    </td><td>   India   </td><td>   SSTC Bhilai </td>       
<tr>    <td>    235 </td><td>   Dr. Vivek Kumar Chandra </td><td>   High level Computation Technique for Characterization of Sigma-Delta A/D    </td><td>   vivekchanda1@rediffmail.com </td><td>   India   </td><td>   CSIT, Durg  </td>       
<tr>    <td>    235 </td><td>   Dr G R Sinha    </td><td>   High level Computation Technique for Characterization of Sigma-Delta A/D    </td><td>   drgrsinha@ieee.org  </td><td>   India   </td><td>   CMR Tecnical campus Hyderabad   </td>       
<tr>    <td>    237 </td><td>   Mangayarkarasi Ramaiah  </td><td>   An Alternative metric to preserve self -tracing portion on the digital planar curves    </td><td>   rmangayarkarasi@vit.ac.in   </td><td>   India   </td><td>   VIT </td>       
<tr>    <td>    237 </td><td>   Bimal Kumar Ray </td><td>   An Alternative metric to preserve self -tracing portion on the digital planar curves    </td><td>   bimalkumarray@vit.ac.in </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    240 </td><td>   Vidya S </td><td>   Advent of Memristor based synapses on Neuromorphic Engineering  </td><td>   vidyasmile24@gmail.com  </td><td>   India   </td><td>   Reva Institute of Technology and Management </td>       
<tr>    <td>    240 </td><td>   Mohammed Riyaz Ahmed    </td><td>   Advent of Memristor based synapses on Neuromorphic Engineering  </td><td>   riyaz@reva.edu.in   </td><td>   India   </td><td>   REVA University </td>       
<tr>    <td>    242 </td><td>   Sneha Tk Ac </td><td>   Design of Multiband Planar Antenna for Mobile Devices   </td><td>   sneha9103@gmail.com </td><td>   India   </td><td>   Amrita Vishwa Vidyapeetham Bangalore    </td>       
<tr>    <td>    242 </td><td>   Navin Kumar </td><td>   Design of Multiband Planar Antenna for Mobile Devices   </td><td>   navinkumar@ieee.org </td><td>   India   </td><td>   Amrita Vishwa Vidyapeetham Bangalore    </td>       
<tr>    <td>    243 </td><td>   Kartik Sharma   </td><td>   Design of Digital PID Controller for Voltage mode control of DC-DC Converters   </td><td>   kartiks.eemtech@rtu.ac.in   </td><td>   India   </td><td>   Rajasthan Technical University, Kota    </td>       
<tr>    <td>    243 </td><td>   Dheeraj Kumar Palwalia  </td><td>   Design of Digital PID Controller for Voltage mode control of DC-DC Converters   </td><td>   dheerajpalwalia@gmail.com   </td><td>   India   </td><td>   Rajasthan Technical University, Kota    </td>       
<tr>    <td>    253 </td><td>   Muthulakshmi Anavarathan    </td><td>   Enhanced Medium Access Technique to Handle Emergency in Wireless Body Area Network  </td><td>   muthulakshmi.res@gmail.com  </td><td>   India   </td><td>   MOP VAISHNAV COLLEGE FOR WOMEN  </td>       
<tr>    <td>    253 </td><td>   Shyamala Kannan </td><td>   Enhanced Medium Access Technique to Handle Emergency in Wireless Body Area Network  </td><td>   shyamalakannan2000@gmail.com    </td><td>   India   </td><td>   Dr. Ambedkar Govt. College, Chennai </td>       
<tr>    <td>    257 </td><td>   Priya S R   </td><td>   Hardware Malicious Circuit Identification using Self Referencing Approach   </td><td>   13priyasr@gmail.com </td><td>   India   </td><td>   Amrita Vishwa Vidyapeetham  </td>       
<tr>    <td>    257 </td><td>   Srigayathri D   </td><td>   Hardware Malicious Circuit Identification using Self Referencing Approach   </td><td>   duraisrigayathri@gmail.com  </td><td>   India   </td><td>   Amrita Vishwa Vidyapeetham  </td>       
<tr>    <td>    257 </td><td>   Swetha P    </td><td>   Hardware Malicious Circuit Identification using Self Referencing Approach   </td><td>   swethaprabakaran1996@gmail.com  </td><td>   India   </td><td>   Amrita Vishwa Vidyapeetham  </td>       
<tr>    <td>    257 </td><td>   Nuthi Sumedha   </td><td>   Hardware Malicious Circuit Identification using Self Referencing Approach   </td><td>   sumedha.suma@gmail.com  </td><td>   India   </td><td>   Amrita Vishwa Vidyapeetham  </td>       
<tr>    <td>    257 </td><td>   Priyatharishini M   </td><td>   Hardware Malicious Circuit Identification using Self Referencing Approach   </td><td>   m_priyatharishini@cb.amrita.edu </td><td>   India   </td><td>   Amrita Vishwa Vidyapeetham  </td>       
<tr>    <td>    259 </td><td>   Jean Jenifer Nesam  </td><td>   Area-Efficient 32-Bit Floating Point Multiplier Using Hybrid GPPs Addition  </td><td>   jeanjenifer@rediffmail.com  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    259 </td><td>   Sivanantham S   </td><td>   Area-Efficient 32-Bit Floating Point Multiplier Using Hybrid GPPs Addition  </td><td>   ssivanantham@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    260 </td><td>   Nithinnath V K  </td><td>   An area efficient termination resistance calibration mechanism for LVDS transceiver in 55nm CMOS    </td><td>   nithinnath.vk@gmail.com </td><td>   India   </td><td>   Amrita Vishwa Vidhyapeetham </td>       
<tr>    <td>    260 </td><td>   Shekar G    </td><td>   An area efficient termination resistance calibration mechanism for LVDS transceiver in 55nm CMOS    </td><td>   shekarg@am.amrita.edu   </td><td>   India   </td><td>   Amrita Vishwa Vidhyapeetham </td>       
<tr>    <td>    261 </td><td>   Chandanashree V C   </td><td>   TinyOS based WSN Design for Monitoring of Cold Storage Warehouses using Internet of Things  </td><td>   chandanashree77@gmail.com   </td><td>   India   </td><td>   BMS COLLEGE OF ENGINEERING  </td>       
<tr>    <td>    261 </td><td>   Prasanna Bhat U </td><td>   TinyOS based WSN Design for Monitoring of Cold Storage Warehouses using Internet of Things  </td><td>   prasannau.bhat@gmail.com    </td><td>   India   </td><td>   BMS COLLEGE OF ENGINEERING  </td>       
<tr>    <td>    261 </td><td>   Prasad Kanade   </td><td>   TinyOS based WSN Design for Monitoring of Cold Storage Warehouses using Internet of Things  </td><td>   prasadkanade45@gmail.com    </td><td>   India   </td><td>   BMS COLLEGE OF ENGINEERING  </td>       
<tr>    <td>    261 </td><td>   Arjun K M   </td><td>   TinyOS based WSN Design for Monitoring of Cold Storage Warehouses using Internet of Things  </td><td>   arjun.kalasa@gmail.com  </td><td>   India   </td><td>   BMS COLLEGE OF ENGINEERING  </td>       
<tr>    <td>    261 </td><td>   Gagandeep J </td><td>   TinyOS based WSN Design for Monitoring of Cold Storage Warehouses using Internet of Things  </td><td>   gagandeep.j@stellapps.com   </td><td>   India   </td><td>   Stellapps Technologies Pvt Ltd  </td>       
<tr>    <td>    261 </td><td>   Rajeshwari Hegde    </td><td>   TinyOS based WSN Design for Monitoring of Cold Storage Warehouses using Internet of Things  </td><td>   rajeshwari.hegde@gmail.com  </td><td>   India   </td><td>   BMS COLLEGE OF ENGINEERING  </td>       
<tr>    <td>    265 </td><td>   Gaurav Deore    </td><td>   ASIC Implementation of Double-Parallel Single Precision Floating Point Adder    </td><td>   GauravDeore@vit.ac.in   </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    265 </td><td>   Piyush Yenkar   </td><td>   ASIC Implementation of Double-Parallel Single Precision Floating Point Adder    </td><td>   PiyushYenkar@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    265 </td><td>   Sivanantham S   </td><td>   ASIC Implementation of Double-Parallel Single Precision Floating Point Adder    </td><td>   ssivanantham@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    265 </td><td>   Prayline Rajabai C  </td><td>   ASIC Implementation of Double-Parallel Single Precision Floating Point Adder    </td><td>   prayline.c@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    272 </td><td>   Supriya Kalyankar-Narwade   </td><td>   Multiple control parameters and Functional Mode considerations for Gasoline EMS Engine Control Unit - A survey  </td><td>   kalyankarsupriya@gmail.com  </td><td>   India   </td><td>   Research Scholar, Vellore Institute of Technology, Vellore, Tamilnadu   </td>       
<tr>    <td>    272 </td><td>   Dr. C. Ramesh Kumar </td><td>   Multiple control parameters and Functional Mode considerations for Gasoline EMS Engine Control Unit - A survey  </td><td>   crameshkumar@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    272 </td><td>   Dr. Sanjay A. Patil </td><td>   Multiple control parameters and Functional Mode considerations for Gasoline EMS Engine Control Unit - A survey  </td><td>   sapatil.pga@araiindia.com   </td><td>   India   </td><td>   D.G.M.,The Automotive Research Association of India (ARAI), Pune    </td>       
<tr>    <td>    273 </td><td>   Ashish Tiwari   </td><td>   Implementation of a Novel 2-stage DFT structure for CMOS Pixel Sensors utilizing on-chip CP-PLL clock (For Retinal Implant System)  </td><td>   tiwari.ashish99@gmail.com   </td><td>   India   </td><td>   SSTC, Bhilai    </td>       
<tr>    <td>    273 </td><td>   R.H. Talwekar   </td><td>   Implementation of a Novel 2-stage DFT structure for CMOS Pixel Sensors utilizing on-chip CP-PLL clock (For Retinal Implant System)  </td><td>   ursk.talwekar@gmail.com </td><td>   India   </td><td>   GEC, Raipur </td>       
<tr>    <td>    274 </td><td>   Krishanu Dey    </td><td>   Simulation of High Efficiency InGaP/InP Tandem Solar Cells Under Flat Plate and Concentrator Conditions </td><td>   krishanudey1994@gmail.com   </td><td>   India   </td><td>   National Institute of Technology Silchar    </td>       
<tr>    <td>    274 </td><td>   Trupti Ranjan Lenka </td><td>   Simulation of High Efficiency InGaP/InP Tandem Solar Cells Under Flat Plate and Concentrator Conditions </td><td>   t.r.lenka@ieee.org  </td><td>   India   </td><td>   National Institute of Technology Silchar    </td>       
<tr>    <td>    275 </td><td>   Prakhar Gupta   </td><td>   Optical Mode Calculation and Review of Graphene on Rib Waveguide    </td><td>   prakhar31395@gmail.com  </td><td>   India   </td><td>   Bundelkhand Institute of Engineering and Technology, Jhansi </td>       
<tr>    <td>    275 </td><td>   Devi Dhubkarya  </td><td>   Optical Mode Calculation and Review of Graphene on Rib Waveguide    </td><td>   dcd3580@yahoo.com   </td><td>   India   </td><td>   Bundelkhand Institute of Engineering and Technology, Jhansi </td>       
<tr>    <td>    277 </td><td>   Karanvir Singh  </td><td>   Condition Monitoring of Wind Turbine Gearbox Using Electrical Signatures    </td><td>   mail.karanvirsingh@gmail.com    </td><td>   India   </td><td>   Netaji Subhas Institute of Technology, Delhi    </td>       
<tr>    <td>    277 </td><td>   Hasmat Malik    </td><td>   Condition Monitoring of Wind Turbine Gearbox Using Electrical Signatures    </td><td>   hasmat.malik@gmail.com  </td><td>   India   </td><td>   Netaji Subhas Institute of Technology, Delhi    </td>       
<tr>    <td>    277 </td><td>   Dr Rajneesh Sharma  </td><td>   Condition Monitoring of Wind Turbine Gearbox Using Electrical Signatures    </td><td>   rajneesh496@gmail.com   </td><td>   India   </td><td>   Netaji Subhas Institute of Technology, Delhi    </td>       
<tr>    <td>    280 </td><td>   Arjun Neeraj Jain   </td><td>   Market Analysis System Design using Artificial Nurel Network    </td><td>       </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    280 </td><td>   Aribhit Mishra  </td><td>   Market Analysis System Design using Artificial Nurel Network    </td><td>       </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    280 </td><td>   Kumar Kannan    </td><td>   Market Analysis System Design using Artificial Nurel Network    </td><td>   kkumar@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    281 </td><td>   Dhanushik R Macharla    </td><td>   An Enhanced Three-Layer Clustering Approach and Security Framework for Battlefield Surveillance </td><td>   dhanushik1995@gmail.com </td><td>   India   </td><td>   Student </td>       
<tr>    <td>    281 </td><td>   Suhas Tejaskanda    </td><td>   An Enhanced Three-Layer Clustering Approach and Security Framework for Battlefield Surveillance </td><td>   suhastejas@gmail.com    </td><td>   India   </td><td>   Student </td>       
<tr>    <td>    288 </td><td>   Sathya P    </td><td>   Design and Analysis of AlGaAs/GaAs/Si Multi junction Solar cell using PC1D  </td><td>   p.sathya@vit.ac.in  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    288 </td><td>   Supriya P   </td><td>   Design and Analysis of AlGaAs/GaAs/Si Multi junction Solar cell using PC1D  </td><td>   p.supriya2014@vit.ac.in </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    289 </td><td>   Kishore Sanapala    </td><td>   Analysis of GDI Logic for Minimum Energy Optimal Supply Voltage </td><td>   kishore.technova@gmail.com  </td><td>   India   </td><td>   VIT University  </td>       
<tr>    <td>    289 </td><td>   Sakthivel Ramachandran  </td><td>   Analysis of GDI Logic for Minimum Energy Optimal Supply Voltage </td><td>   rsakthivel@vit.ac.in    </td><td>   India   </td><td>   VIT University  </td>       
               
                </tbody>
              </table>
            </div>
        </div>
    </div>
    <p><b><!--Sponsors--> </b></p>
    <div id="contact">
        <div class="container">
            <div class="col-md-12">
                <h2><b>Contact Us</b></h2>

                <p></p>
            </div>

            <div class="col-md-6">
                <div class="contact-form"><b><!--<form action="#" method="post">
                        <input id="name" name="name" type="text" placeholder="Name:" required>
                        <input id="email" name="email" type="text" placeholder="Email:" required>
                        <input id="subject" name="subject" type="subject" placeholder="Subject:" required>
                        <textarea id="message" name="message" placeholder="Your Message:" rows="5" required></textarea>
                        <br>
                        <button name="submit" id="submit" type="submit">Send Message</button>
                    </form>--> </b>

                    <h3><b>Dr.S.Sivanantham<br />
                    Dr. V.Arunachalam

                    </b></h3>
                    <b> </b>

                    <p><b>Organising Chair<br />
                    Department of Micro &amp; Nano Electronics<br />
                    School of Electronics Engineering<br />
                    VIT University, Vellore - 632014</b></p>
                    <b> </b>

                    <p><b>Tamilnadu, INDIA</b></p>
                    <b> </b>

                    <p><b>icmdcs2017@gmail.com</b></p>
                    <b> </b></div>
            </div>

            <div class="col-md-6">
                <div class="image"><b><img src="images/contact_img.jpg" /></b></div>
            </div>
        </div>
    </div>

    <div class="footer">
        <div class="container">
            <p class="text-muted"><b>Developed By: <a href="https://www.linkedin.com/in/arushit-mudgal-5213b7ab/">Arushit Mudgal</a></b></p>
        </div>
    </div>

    <div class="scroll-top-wrapper "></div>

    <p><b><!-- jQuery --> <script src="js/jquery.js"></script> <!-- Bootstrap Core JavaScript --> <script src="js/bootstrap.min.js"></script> <script src="js/jquery.isotope.js"></script> <script src="js/jquery.scrollUp.min.js"></script> <script src="js/alertify.min.js"></script> <script type="text/javascript">
        $('a[href^="#"]').on('click', function(event) {
            var target = $(this.getAttribute('href'));
            if (target.length) {
                event.preventDefault();
                $('html, body').stop().animate({
                    scrollTop: target.offset().top
                }, 1000);
            }
        });

        $(document).ready(function() {

            $(function() {

                $(document).on('scroll', function() {

                    if ($(window).scrollTop() > 100) {
                        $('.scroll-top-wrapper').addClass('show');
                    } else {
                        $('.scroll-top-wrapper').removeClass('show');
                    }
                });

                $('.scroll-top-wrapper').on('click', scrollToTop);
            });

            function scrollToTop() {
                verticalOffset = typeof(verticalOffset) != 'undefined' ? verticalOffset : 0;
                element = $('body');
                offset = element.offset();
                offsetTop = offset.top;
                $('html, body').animate({
                    scrollTop: offsetTop
                }, 500, 'linear');
            }
        });
    </script> <!-- Navbar Change on Scroll --> <script type="text/javascript">
        $(function() {
            var shrinkHeader = 100;
            $(window).scroll(function() {
                var scroll = 0;
                var scroll = getCurrentScroll();
                if (scroll <= shrinkHeader) {
                    //$('.navbar-default').addClass('shrink');
                    $('.alertify-notifier').removeClass('disp_null');

                } else {
                    //$('.navbar-default').removeClass('shrink');
                    $('.alertify-notifier').addClass('disp_null');
                }
            });

            function getCurrentScroll() {
                return window.pageYOffset || document.documentElement.scrollTop;
            }
        });

        $('#carmain').carousel({
            interval: 3800,
            cycle: true
        });
    </script> <!-- Portfolio Isotope Settings --> 
    <script src="https://maps.googleapis.com/maps/api/js?key=AIzaSyBBW9ZazhuahSIL_MBanyxO-VrELTMevyw&amp;callback=initMap"></script>
</body>
</html>