 
****************************************
Report : qor
Design : riscv_core
Version: X-2025.06-SP4
Date   : Sun Feb 22 20:04:09 2026
****************************************


  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:          4.46
  Critical Path Slack:           0.19
  Critical Path Clk Period:      7.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             158.00
  Critical Path Length:          6.02
  Critical Path Slack:          -0.38
  Critical Path Clk Period:      7.00
  Total Negative Slack:         -2.78
  No. of Violating Paths:       15.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              27.00
  Critical Path Length:          5.25
  Critical Path Slack:           0.40
  Critical Path Clk Period:      7.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:             127.00
  Critical Path Length:          6.55
  Critical Path Slack:           0.09
  Critical Path Clk Period:      7.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.03
  Total Hold Violation:         -0.03
  No. of Hold Violations:        1.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              27459
  Buf/Inv Cell Count:            8682
  Buf Cell Count:                3467
  Inv Cell Count:                5362
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     25015
  Sequential Cell Count:         2444
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    14241.255588
  Noncombinational Area:  2606.990491
  Buf/Inv Area:           3950.134772
  Total Buffer Area:          1849.93
  Total Inverter Area:        2320.70
  Macro/Black Box Area:      0.000000
  Net Area:              16283.129764
  -----------------------------------
  Cell Area:             16848.246078
  Design Area:           33131.375843


  Design Rules
  -----------------------------------
  Total Number of Nets:         29332
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: net1580

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.06
  Logic Optimization:                 57.27
  Mapping Optimization:              613.66
  -----------------------------------------
  Overall Compile Time:              694.74
  Overall Compile Wall Clock Time:   701.94

  --------------------------------------------------------------------

  Design  WNS: 0.38  TNS: 2.78  Number of Violating Paths: 15


  Design (Hold)  WNS: 0.03  TNS: 0.03  Number of Violating Paths: 1

  --------------------------------------------------------------------


1
