

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s'
================================================================
* Date:           Thu Jan 11 03:42:18 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        tau_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.402 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.600 ns|  5.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_73 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read24" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_74 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read23" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_75 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read22" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_76 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read21" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_77 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read20" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_78 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read19" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_79 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read18" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_80 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read17" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_81 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read16" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_82 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_83 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_84 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_85 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_86 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_87 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_88 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_89 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_90 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_91 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_92 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_93 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_94 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_95 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_96 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read485 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 28 'read' 'p_read485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1319_129 = zext i9 %p_read485"   --->   Operation 29 'zext' 'zext_ln1319_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.46ns)   --->   "%r_V_140 = mul i16 %zext_ln1319_129, i16 65485"   --->   Operation 30 'mul' 'r_V_140' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1319_145 = zext i9 %p_read_95"   --->   Operation 31 'zext' 'zext_ln1319_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.46ns)   --->   "%r_V_160 = mul i15 %zext_ln1319_145, i15 47"   --->   Operation 32 'mul' 'r_V_160' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1319_150 = zext i9 %p_read_94"   --->   Operation 33 'zext' 'zext_ln1319_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1319_151 = zext i9 %p_read_94"   --->   Operation 34 'zext' 'zext_ln1319_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.46ns)   --->   "%r_V_166 = mul i14 %zext_ln1319_151, i14 25"   --->   Operation 35 'mul' 'r_V_166' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%r_V_172 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_94, i4 0"   --->   Operation 36 'bitconcatenate' 'r_V_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1319_155 = zext i13 %r_V_172"   --->   Operation 37 'zext' 'zext_ln1319_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.75ns)   --->   "%sub_ln1319_67 = sub i14 0, i14 %zext_ln1319_155"   --->   Operation 38 'sub' 'sub_ln1319_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1319_13 = sext i14 %sub_ln1319_67"   --->   Operation 39 'sext' 'sext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln1319_74 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_94, i2 0"   --->   Operation 40 'bitconcatenate' 'shl_ln1319_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1319_157 = zext i11 %shl_ln1319_74"   --->   Operation 41 'zext' 'zext_ln1319_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.76ns)   --->   "%r_V_169 = sub i15 %sext_ln1319_13, i15 %zext_ln1319_157"   --->   Operation 42 'sub' 'r_V_169' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.46ns)   --->   "%r_V_170 = mul i13 %zext_ln1319_150, i13 11"   --->   Operation 43 'mul' 'r_V_170' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.46ns)   --->   "%r_V_173 = mul i13 %zext_ln1319_150, i13 13"   --->   Operation 44 'mul' 'r_V_173' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1319_158 = zext i9 %p_read_93"   --->   Operation 45 'zext' 'zext_ln1319_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.46ns)   --->   "%r_V_175 = mul i15 %zext_ln1319_158, i15 35"   --->   Operation 46 'mul' 'r_V_175' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.46ns)   --->   "%r_V_179 = mul i15 %zext_ln1319_158, i15 32749"   --->   Operation 47 'mul' 'r_V_179' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1319_165 = zext i9 %p_read_92"   --->   Operation 48 'zext' 'zext_ln1319_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1319_167 = zext i9 %p_read_92"   --->   Operation 49 'zext' 'zext_ln1319_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.46ns)   --->   "%r_V_182 = mul i14 %zext_ln1319_167, i14 21"   --->   Operation 50 'mul' 'r_V_182' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.46ns)   --->   "%r_V_187 = mul i14 %zext_ln1319_167, i14 19"   --->   Operation 51 'mul' 'r_V_187' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.46ns)   --->   "%r_V_188 = mul i15 %zext_ln1319_165, i15 32743"   --->   Operation 52 'mul' 'r_V_188' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1319_171 = zext i9 %p_read_91"   --->   Operation 53 'zext' 'zext_ln1319_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1319_172 = zext i9 %p_read_91"   --->   Operation 54 'zext' 'zext_ln1319_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1319_81 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_91, i2 0"   --->   Operation 55 'bitconcatenate' 'shl_ln1319_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1319_174 = zext i11 %shl_ln1319_81"   --->   Operation 56 'zext' 'zext_ln1319_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.73ns)   --->   "%r_V_191 = add i12 %zext_ln1319_174, i12 %zext_ln1319_172"   --->   Operation 57 'add' 'r_V_191' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.46ns)   --->   "%r_V_192 = mul i14 %zext_ln1319_171, i14 21"   --->   Operation 58 'mul' 'r_V_192' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.46ns)   --->   "%r_V_196 = mul i14 %zext_ln1319_171, i14 23"   --->   Operation 59 'mul' 'r_V_196' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.46ns)   --->   "%r_V_198 = mul i14 %zext_ln1319_171, i14 16373"   --->   Operation 60 'mul' 'r_V_198' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1319_180 = zext i9 %p_read_90"   --->   Operation 61 'zext' 'zext_ln1319_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.46ns)   --->   "%r_V_200 = mul i14 %zext_ln1319_180, i14 26"   --->   Operation 62 'mul' 'r_V_200' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.46ns)   --->   "%r_V_203 = mul i14 %zext_ln1319_180, i14 27"   --->   Operation 63 'mul' 'r_V_203' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.46ns)   --->   "%r_V_208 = mul i14 %zext_ln1319_180, i14 21"   --->   Operation 64 'mul' 'r_V_208' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1319_188 = zext i9 %p_read_89"   --->   Operation 65 'zext' 'zext_ln1319_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.46ns)   --->   "%r_V_211 = mul i15 %zext_ln1319_188, i15 41"   --->   Operation 66 'mul' 'r_V_211' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.46ns)   --->   "%r_V_215 = mul i15 %zext_ln1319_188, i15 43"   --->   Operation 67 'mul' 'r_V_215' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.46ns)   --->   "%r_V_220 = mul i15 %zext_ln1319_188, i15 32741"   --->   Operation 68 'mul' 'r_V_220' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln1319_97 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_88, i3 0"   --->   Operation 69 'bitconcatenate' 'shl_ln1319_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1319_205 = zext i12 %shl_ln1319_97"   --->   Operation 70 'zext' 'zext_ln1319_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.74ns)   --->   "%sub_ln1319_93 = sub i13 0, i13 %zext_ln1319_205"   --->   Operation 71 'sub' 'sub_ln1319_93' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1319_225 = zext i9 %p_read_85"   --->   Operation 72 'zext' 'zext_ln1319_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.46ns)   --->   "%r_V_262 = mul i14 %zext_ln1319_225, i14 16373"   --->   Operation 73 'mul' 'r_V_262' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1319_233 = zext i9 %p_read_84"   --->   Operation 74 'zext' 'zext_ln1319_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln1319_112 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_84, i3 0"   --->   Operation 75 'bitconcatenate' 'shl_ln1319_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1319_235 = zext i12 %shl_ln1319_112"   --->   Operation 76 'zext' 'zext_ln1319_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.74ns)   --->   "%r_V_266 = add i13 %zext_ln1319_235, i13 %zext_ln1319_233"   --->   Operation 77 'add' 'r_V_266' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.74ns)   --->   "%sub_ln1319_111 = sub i13 0, i13 %zext_ln1319_235"   --->   Operation 78 'sub' 'sub_ln1319_111' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1319_23 = sext i13 %sub_ln1319_111"   --->   Operation 79 'sext' 'sext_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln1319_113 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_84, i1 0"   --->   Operation 80 'bitconcatenate' 'shl_ln1319_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1319_237 = zext i10 %shl_ln1319_113"   --->   Operation 81 'zext' 'zext_ln1319_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.75ns)   --->   "%r_V_267 = sub i14 %sext_ln1319_23, i14 %zext_ln1319_237"   --->   Operation 82 'sub' 'r_V_267' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1319_256 = zext i9 %p_read_81"   --->   Operation 83 'zext' 'zext_ln1319_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.46ns)   --->   "%r_V_290 = mul i15 %zext_ln1319_256, i15 32746"   --->   Operation 84 'mul' 'r_V_290' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (1.46ns)   --->   "%r_V_291 = mul i15 %zext_ln1319_256, i15 43"   --->   Operation 85 'mul' 'r_V_291' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1319_263 = zext i9 %p_read_80"   --->   Operation 86 'zext' 'zext_ln1319_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.46ns)   --->   "%r_V_299 = mul i14 %zext_ln1319_263, i14 19"   --->   Operation 87 'mul' 'r_V_299' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1319_275 = zext i9 %p_read_78"   --->   Operation 88 'zext' 'zext_ln1319_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1319_276 = zext i9 %p_read_78"   --->   Operation 89 'zext' 'zext_ln1319_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln1319_131 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_78, i1 0"   --->   Operation 90 'bitconcatenate' 'shl_ln1319_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1319_277 = zext i10 %shl_ln1319_131"   --->   Operation 91 'zext' 'zext_ln1319_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.72ns)   --->   "%r_V_311 = sub i11 0, i11 %zext_ln1319_277"   --->   Operation 92 'sub' 'r_V_311' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.46ns)   --->   "%r_V_313 = mul i14 %zext_ln1319_276, i14 27"   --->   Operation 93 'mul' 'r_V_313' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.46ns)   --->   "%r_V_314 = mul i15 %zext_ln1319_275, i15 42"   --->   Operation 94 'mul' 'r_V_314' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (1.46ns)   --->   "%r_V_315 = mul i14 %zext_ln1319_276, i14 29"   --->   Operation 95 'mul' 'r_V_315' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1319_278 = zext i9 %p_read_77"   --->   Operation 96 'zext' 'zext_ln1319_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1319_280 = zext i9 %p_read_77"   --->   Operation 97 'zext' 'zext_ln1319_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1319_282 = zext i9 %p_read_77"   --->   Operation 98 'zext' 'zext_ln1319_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.46ns)   --->   "%r_V_319 = mul i16 %zext_ln1319_280, i16 65501"   --->   Operation 99 'mul' 'r_V_319' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (1.46ns)   --->   "%r_V_325 = mul i13 %zext_ln1319_282, i13 13"   --->   Operation 100 'mul' 'r_V_325' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (1.46ns)   --->   "%r_V_327 = mul i17 %zext_ln1319_278, i17 131003"   --->   Operation 101 'mul' 'r_V_327' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1319_294 = zext i9 %p_read_75"   --->   Operation 102 'zext' 'zext_ln1319_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1319_295 = zext i9 %p_read_75"   --->   Operation 103 'zext' 'zext_ln1319_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.46ns)   --->   "%r_V_339 = mul i14 %zext_ln1319_294, i14 21"   --->   Operation 104 'mul' 'r_V_339' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.46ns)   --->   "%r_V_342 = mul i13 %zext_ln1319_295, i13 11"   --->   Operation 105 'mul' 'r_V_342' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%r_V_177_cast = zext i15 %r_V_175"   --->   Operation 106 'zext' 'r_V_177_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%r_V_194_cast = zext i14 %r_V_192"   --->   Operation 107 'zext' 'r_V_194_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.78ns)   --->   "%tmp24 = add i16 %r_V_140, i16 %r_V_177_cast"   --->   Operation 108 'add' 'tmp24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.77ns)   --->   "%tmp25 = add i15 %r_V_194_cast, i15 %r_V_211"   --->   Operation 109 'add' 'tmp25' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%r_V_193_cast = zext i12 %r_V_191"   --->   Operation 110 'zext' 'r_V_193_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.76ns)   --->   "%tmp50 = add i14 %r_V_193_cast, i14 %r_V_200"   --->   Operation 111 'add' 'tmp50' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%r_V_171_cast = sext i15 %r_V_169"   --->   Operation 112 'sext' 'r_V_171_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%r_V_181_cast = sext i15 %r_V_179"   --->   Operation 113 'sext' 'r_V_181_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%r_V_271_cast = sext i14 %r_V_267"   --->   Operation 114 'sext' 'r_V_271_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%r_V_329_cast = zext i13 %r_V_325"   --->   Operation 115 'zext' 'r_V_329_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%r_V_346_cast = zext i13 %r_V_342"   --->   Operation 116 'zext' 'r_V_346_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.77ns)   --->   "%tmp99 = add i16 %r_V_181_cast, i16 %r_V_171_cast"   --->   Operation 117 'add' 'tmp99' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.77ns)   --->   "%tmp101 = add i15 %r_V_271_cast, i15 %r_V_290"   --->   Operation 118 'add' 'tmp101' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.75ns)   --->   "%tmp105 = add i14 %r_V_329_cast, i14 %r_V_346_cast"   --->   Operation 119 'add' 'tmp105' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%r_V_175_cast = zext i13 %r_V_173"   --->   Operation 120 'zext' 'r_V_175_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%r_V_303_cast = zext i14 %r_V_299"   --->   Operation 121 'zext' 'r_V_303_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.77ns)   --->   "%tmp120 = add i15 %r_V_175_cast, i15 %r_V_220"   --->   Operation 122 'add' 'tmp120' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.77ns)   --->   "%tmp123 = add i15 %r_V_291, i15 %r_V_303_cast"   --->   Operation 123 'add' 'tmp123' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%r_V_315_cast = sext i11 %r_V_311"   --->   Operation 124 'sext' 'r_V_315_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.78ns)   --->   "%tmp173 = add i16 %r_V_315_cast, i16 %r_V_319"   --->   Operation 125 'add' 'tmp173' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%r_V_162_cast = zext i15 %r_V_160"   --->   Operation 126 'zext' 'r_V_162_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%r_V_205_cast = zext i14 %r_V_203"   --->   Operation 127 'zext' 'r_V_205_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.77ns)   --->   "%tmp183 = add i16 %r_V_205_cast, i16 %r_V_162_cast"   --->   Operation 128 'add' 'tmp183' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.36>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i9 %p_read485"   --->   Operation 129 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1319_128 = zext i9 %p_read485"   --->   Operation 130 'zext' 'zext_ln1319_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.46ns)   --->   "%r_V = mul i16 %zext_ln1319_129, i16 65499"   --->   Operation 131 'mul' 'r_V' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read485, i5 0"   --->   Operation 132 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1319_130 = zext i14 %shl_ln"   --->   Operation 133 'zext' 'zext_ln1319_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_139 = add i15 %zext_ln1319_130, i15 %zext_ln1319"   --->   Operation 134 'add' 'r_V_139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 135 [1/1] (0.76ns)   --->   "%sub_ln1319 = sub i15 0, i15 %zext_ln1319_130"   --->   Operation 135 'sub' 'sub_ln1319' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i15 %sub_ln1319"   --->   Operation 136 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln1319_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read485, i2 0"   --->   Operation 137 'bitconcatenate' 'shl_ln1319_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1319_131 = zext i11 %shl_ln1319_s"   --->   Operation 138 'zext' 'zext_ln1319_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_142 = sub i16 %sext_ln1319, i16 %zext_ln1319_131"   --->   Operation 139 'sub' 'r_V_142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (1.46ns)   --->   "%r_V_143 = mul i14 %zext_ln1319_128, i14 25"   --->   Operation 140 'mul' 'r_V_143' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln1319_64 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read485, i4 0"   --->   Operation 141 'bitconcatenate' 'shl_ln1319_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1319_132 = zext i13 %shl_ln1319_64"   --->   Operation 142 'zext' 'zext_ln1319_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.75ns)   --->   "%sub_ln1319_54 = sub i14 0, i14 %zext_ln1319_132"   --->   Operation 143 'sub' 'sub_ln1319_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1319_9 = sext i14 %sub_ln1319_54"   --->   Operation 144 'sext' 'sext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1319_65 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read485, i1 0"   --->   Operation 145 'bitconcatenate' 'shl_ln1319_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1319_133 = zext i10 %shl_ln1319_65"   --->   Operation 146 'zext' 'zext_ln1319_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.76ns)   --->   "%r_V_144 = sub i15 %sext_ln1319_9, i15 %zext_ln1319_133"   --->   Operation 147 'sub' 'r_V_144' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i15 %r_V_144"   --->   Operation 148 'sext' 'sext_ln1316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.76ns)   --->   "%r_V_145 = sub i15 %zext_ln1319, i15 %zext_ln1319_130"   --->   Operation 149 'sub' 'r_V_145' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (1.46ns)   --->   "%r_V_146 = mul i16 %zext_ln1319_129, i16 65490"   --->   Operation 150 'mul' 'r_V_146' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1319_134 = zext i9 %p_read_96"   --->   Operation 151 'zext' 'zext_ln1319_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1319_135 = zext i9 %p_read_96"   --->   Operation 152 'zext' 'zext_ln1319_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.46ns)   --->   "%r_V_147 = mul i16 %zext_ln1319_135, i16 65499"   --->   Operation 153 'mul' 'r_V_147' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (1.46ns)   --->   "%r_V_148 = mul i14 %zext_ln1319_134, i14 22"   --->   Operation 154 'mul' 'r_V_148' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (1.46ns)   --->   "%r_V_149 = mul i14 %zext_ln1319_134, i14 27"   --->   Operation 155 'mul' 'r_V_149' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%r_V_153 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_96, i4 0"   --->   Operation 156 'bitconcatenate' 'r_V_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1319_136 = zext i13 %r_V_153"   --->   Operation 157 'zext' 'zext_ln1319_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln1319_66 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_96, i1 0"   --->   Operation 158 'bitconcatenate' 'shl_ln1319_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1319_137 = zext i10 %shl_ln1319_66"   --->   Operation 159 'zext' 'zext_ln1319_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1319_138 = zext i10 %shl_ln1319_66"   --->   Operation 160 'zext' 'zext_ln1319_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.75ns)   --->   "%r_V_150 = sub i14 %zext_ln1319_136, i14 %zext_ln1319_138"   --->   Operation 161 'sub' 'r_V_150' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.75ns)   --->   "%sub_ln1319_57 = sub i14 0, i14 %zext_ln1319_136"   --->   Operation 162 'sub' 'sub_ln1319_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1319_10 = sext i14 %sub_ln1319_57"   --->   Operation 163 'sext' 'sext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.76ns)   --->   "%r_V_151 = sub i15 %sext_ln1319_10, i15 %zext_ln1319_137"   --->   Operation 164 'sub' 'r_V_151' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1316_3 = sext i15 %r_V_151"   --->   Operation 165 'sext' 'sext_ln1316_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln1319_67 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_96, i5 0"   --->   Operation 166 'bitconcatenate' 'shl_ln1319_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1319_139 = zext i14 %shl_ln1319_67"   --->   Operation 167 'zext' 'zext_ln1319_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.76ns)   --->   "%sub_ln1319_59 = sub i15 0, i15 %zext_ln1319_139"   --->   Operation 168 'sub' 'sub_ln1319_59' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1319_11 = sext i15 %sub_ln1319_59"   --->   Operation 169 'sext' 'sext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln1319_68 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_96, i3 0"   --->   Operation 170 'bitconcatenate' 'shl_ln1319_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1319_140 = zext i12 %shl_ln1319_68"   --->   Operation 171 'zext' 'zext_ln1319_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1319_141 = zext i12 %shl_ln1319_68"   --->   Operation 172 'zext' 'zext_ln1319_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.77ns)   --->   "%r_V_152 = sub i16 %sext_ln1319_11, i16 %zext_ln1319_141"   --->   Operation 173 'sub' 'r_V_152' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.76ns)   --->   "%r_V_154 = sub i15 %zext_ln1319_140, i15 %zext_ln1319_139"   --->   Operation 174 'sub' 'r_V_154' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1319_142 = zext i9 %p_read_95"   --->   Operation 175 'zext' 'zext_ln1319_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1319_143 = zext i9 %p_read_95"   --->   Operation 176 'zext' 'zext_ln1319_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1319_144 = zext i9 %p_read_95"   --->   Operation 177 'zext' 'zext_ln1319_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln1319_69 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read_95, i6 0"   --->   Operation 178 'bitconcatenate' 'shl_ln1319_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1319_146 = zext i15 %shl_ln1319_69"   --->   Operation 179 'zext' 'zext_ln1319_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.77ns)   --->   "%sub_ln1319_62 = sub i16 0, i16 %zext_ln1319_146"   --->   Operation 180 'sub' 'sub_ln1319_62' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1319_12 = sext i16 %sub_ln1319_62"   --->   Operation 181 'sext' 'sext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln1319_70 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_95, i2 0"   --->   Operation 182 'bitconcatenate' 'shl_ln1319_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1319_147 = zext i11 %shl_ln1319_70"   --->   Operation 183 'zext' 'zext_ln1319_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.78ns)   --->   "%r_V_155 = sub i17 %sext_ln1319_12, i17 %zext_ln1319_147"   --->   Operation 184 'sub' 'r_V_155' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%r_V_161 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_95, i5 0"   --->   Operation 185 'bitconcatenate' 'r_V_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1319_148 = zext i14 %r_V_161"   --->   Operation 186 'zext' 'zext_ln1319_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.76ns)   --->   "%r_V_156 = add i15 %zext_ln1319_148, i15 %zext_ln1319_145"   --->   Operation 187 'add' 'r_V_156' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (1.46ns)   --->   "%r_V_157 = mul i14 %zext_ln1319_144, i14 16371"   --->   Operation 188 'mul' 'r_V_157' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (1.46ns)   --->   "%r_V_158 = mul i16 %zext_ln1319_143, i16 65501"   --->   Operation 189 'mul' 'r_V_158' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (1.46ns)   --->   "%r_V_159 = mul i15 %zext_ln1319_145, i15 53"   --->   Operation 190 'mul' 'r_V_159' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (1.46ns)   --->   "%r_V_162 = mul i17 %zext_ln1319_142, i17 130995"   --->   Operation 191 'mul' 'r_V_162' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln1319_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_95, i3 0"   --->   Operation 192 'bitconcatenate' 'shl_ln1319_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1319_149 = zext i12 %shl_ln1319_71"   --->   Operation 193 'zext' 'zext_ln1319_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.76ns)   --->   "%r_V_163 = sub i15 %zext_ln1319_148, i15 %zext_ln1319_149"   --->   Operation 194 'sub' 'r_V_163' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.76ns)   --->   "%r_V_164 = sub i15 %zext_ln1319_149, i15 %zext_ln1319_148"   --->   Operation 195 'sub' 'r_V_164' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1316_4 = sext i15 %r_V_164"   --->   Operation 196 'sext' 'sext_ln1316_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (1.46ns)   --->   "%r_V_165 = mul i15 %zext_ln1319_145, i15 45"   --->   Operation 197 'mul' 'r_V_165' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln1319_72 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_94, i5 0"   --->   Operation 198 'bitconcatenate' 'shl_ln1319_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1319_152 = zext i14 %shl_ln1319_72"   --->   Operation 199 'zext' 'zext_ln1319_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln1319_73 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_94, i3 0"   --->   Operation 200 'bitconcatenate' 'shl_ln1319_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln1319_153 = zext i12 %shl_ln1319_73"   --->   Operation 201 'zext' 'zext_ln1319_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.76ns)   --->   "%r_V_167 = sub i15 %zext_ln1319_152, i15 %zext_ln1319_153"   --->   Operation 202 'sub' 'r_V_167' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1319_154 = zext i13 %r_V_172"   --->   Operation 203 'zext' 'zext_ln1319_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.75ns)   --->   "%r_V_168 = add i14 %zext_ln1319_155, i14 %zext_ln1319_151"   --->   Operation 204 'add' 'r_V_168' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1319_156 = zext i11 %shl_ln1319_74"   --->   Operation 205 'zext' 'zext_ln1319_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.75ns)   --->   "%r_V_171 = add i14 %zext_ln1319_155, i14 %zext_ln1319_156"   --->   Operation 206 'add' 'r_V_171' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (1.46ns)   --->   "%r_V_174 = mul i15 %zext_ln1319_158, i15 32747"   --->   Operation 207 'mul' 'r_V_174' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (1.46ns)   --->   "%r_V_176 = mul i15 %zext_ln1319_158, i15 32746"   --->   Operation 208 'mul' 'r_V_176' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln1319_75 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_93, i4 0"   --->   Operation 209 'bitconcatenate' 'shl_ln1319_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1319_159 = zext i13 %shl_ln1319_75"   --->   Operation 210 'zext' 'zext_ln1319_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln1319_76 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_93, i1 0"   --->   Operation 211 'bitconcatenate' 'shl_ln1319_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1319_160 = zext i10 %shl_ln1319_76"   --->   Operation 212 'zext' 'zext_ln1319_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1319_161 = zext i10 %shl_ln1319_76"   --->   Operation 213 'zext' 'zext_ln1319_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.75ns)   --->   "%r_V_177 = sub i14 %zext_ln1319_161, i14 %zext_ln1319_159"   --->   Operation 214 'sub' 'r_V_177' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.75ns)   --->   "%r_V_178 = add i14 %zext_ln1319_159, i14 %zext_ln1319_161"   --->   Operation 215 'add' 'r_V_178' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln1319_77 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_93, i2 0"   --->   Operation 216 'bitconcatenate' 'shl_ln1319_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1319_162 = zext i11 %shl_ln1319_77"   --->   Operation 217 'zext' 'zext_ln1319_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.75ns)   --->   "%r_V_180 = sub i14 %zext_ln1319_162, i14 %zext_ln1319_159"   --->   Operation 218 'sub' 'r_V_180' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln1319_78 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_93, i5 0"   --->   Operation 219 'bitconcatenate' 'shl_ln1319_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln1319_163 = zext i14 %shl_ln1319_78"   --->   Operation 220 'zext' 'zext_ln1319_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.76ns)   --->   "%r_V_181 = sub i15 %zext_ln1319_160, i15 %zext_ln1319_163"   --->   Operation 221 'sub' 'r_V_181' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln1319_164 = zext i9 %p_read_92"   --->   Operation 222 'zext' 'zext_ln1319_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1319_166 = zext i9 %p_read_92"   --->   Operation 223 'zext' 'zext_ln1319_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%r_V_190 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_92, i4 0"   --->   Operation 224 'bitconcatenate' 'r_V_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1319_168 = zext i13 %r_V_190"   --->   Operation 225 'zext' 'zext_ln1319_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.75ns)   --->   "%r_V_183 = sub i14 %zext_ln1319_167, i14 %zext_ln1319_168"   --->   Operation 226 'sub' 'r_V_183' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (1.46ns)   --->   "%r_V_184 = mul i14 %zext_ln1319_167, i14 27"   --->   Operation 227 'mul' 'r_V_184' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1319_79 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_92, i2 0"   --->   Operation 228 'bitconcatenate' 'shl_ln1319_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1319_169 = zext i11 %shl_ln1319_79"   --->   Operation 229 'zext' 'zext_ln1319_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.75ns)   --->   "%r_V_185 = add i14 %zext_ln1319_168, i14 %zext_ln1319_169"   --->   Operation 230 'add' 'r_V_185' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln1319_80 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_92, i3 0"   --->   Operation 231 'bitconcatenate' 'shl_ln1319_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1319_170 = zext i12 %shl_ln1319_80"   --->   Operation 232 'zext' 'zext_ln1319_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.74ns)   --->   "%r_V_186 = add i13 %zext_ln1319_170, i13 %zext_ln1319_166"   --->   Operation 233 'add' 'r_V_186' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (1.46ns)   --->   "%r_V_189 = mul i16 %zext_ln1319_164, i16 65498"   --->   Operation 234 'mul' 'r_V_189' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln1319_173 = zext i11 %shl_ln1319_81"   --->   Operation 235 'zext' 'zext_ln1319_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln1319_82 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_91, i4 0"   --->   Operation 236 'bitconcatenate' 'shl_ln1319_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1319_175 = zext i13 %shl_ln1319_82"   --->   Operation 237 'zext' 'zext_ln1319_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.75ns)   --->   "%r_V_193 = sub i14 %zext_ln1319_173, i14 %zext_ln1319_175"   --->   Operation 238 'sub' 'r_V_193' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln1319_83 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_91, i3 0"   --->   Operation 239 'bitconcatenate' 'shl_ln1319_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1319_176 = zext i12 %shl_ln1319_83"   --->   Operation 240 'zext' 'zext_ln1319_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.74ns)   --->   "%sub_ln1319_73 = sub i13 0, i13 %zext_ln1319_176"   --->   Operation 241 'sub' 'sub_ln1319_73' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1319_14 = sext i13 %sub_ln1319_73"   --->   Operation 242 'sext' 'sext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln1319_84 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_91, i1 0"   --->   Operation 243 'bitconcatenate' 'shl_ln1319_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1319_177 = zext i10 %shl_ln1319_84"   --->   Operation 244 'zext' 'zext_ln1319_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1319_178 = zext i10 %shl_ln1319_84"   --->   Operation 245 'zext' 'zext_ln1319_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.75ns)   --->   "%r_V_194 = sub i14 %sext_ln1319_14, i14 %zext_ln1319_178"   --->   Operation 246 'sub' 'r_V_194' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.75ns)   --->   "%sub_ln1319_75 = sub i14 0, i14 %zext_ln1319_175"   --->   Operation 247 'sub' 'sub_ln1319_75' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1319_15 = sext i14 %sub_ln1319_75"   --->   Operation 248 'sext' 'sext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.76ns)   --->   "%r_V_195 = sub i15 %sext_ln1319_15, i15 %zext_ln1319_177"   --->   Operation 249 'sub' 'r_V_195' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.75ns)   --->   "%r_V_197 = sub i14 %zext_ln1319_175, i14 %zext_ln1319_178"   --->   Operation 250 'sub' 'r_V_197' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.75ns)   --->   "%r_V_199 = add i14 %zext_ln1319_175, i14 %zext_ln1319_173"   --->   Operation 251 'add' 'r_V_199' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1319_179 = zext i9 %p_read_90"   --->   Operation 252 'zext' 'zext_ln1319_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln1319_85 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_90, i4 0"   --->   Operation 253 'bitconcatenate' 'shl_ln1319_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln1319_181 = zext i13 %shl_ln1319_85"   --->   Operation 254 'zext' 'zext_ln1319_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%shl_ln1319_86 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_90, i2 0"   --->   Operation 255 'bitconcatenate' 'shl_ln1319_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln1319_182 = zext i11 %shl_ln1319_86"   --->   Operation 256 'zext' 'zext_ln1319_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.75ns)   --->   "%r_V_201 = add i14 %zext_ln1319_181, i14 %zext_ln1319_182"   --->   Operation 257 'add' 'r_V_201' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln1319_87 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_90, i5 0"   --->   Operation 258 'bitconcatenate' 'shl_ln1319_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1319_183 = zext i14 %shl_ln1319_87"   --->   Operation 259 'zext' 'zext_ln1319_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln1319_88 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_90, i1 0"   --->   Operation 260 'bitconcatenate' 'shl_ln1319_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln1319_184 = zext i10 %shl_ln1319_88"   --->   Operation 261 'zext' 'zext_ln1319_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln1319_185 = zext i10 %shl_ln1319_88"   --->   Operation 262 'zext' 'zext_ln1319_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1319_186 = zext i10 %shl_ln1319_88"   --->   Operation 263 'zext' 'zext_ln1319_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.76ns)   --->   "%r_V_202 = sub i15 %zext_ln1319_186, i15 %zext_ln1319_183"   --->   Operation 264 'sub' 'r_V_202' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.75ns)   --->   "%sub_ln1319_79 = sub i14 0, i14 %zext_ln1319_181"   --->   Operation 265 'sub' 'sub_ln1319_79' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1319_16 = sext i14 %sub_ln1319_79"   --->   Operation 266 'sext' 'sext_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.76ns)   --->   "%r_V_204 = sub i15 %sext_ln1319_16, i15 %zext_ln1319_186"   --->   Operation 267 'sub' 'r_V_204' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1316_6 = sext i15 %r_V_204"   --->   Operation 268 'sext' 'sext_ln1316_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.75ns)   --->   "%r_V_205 = sub i14 %zext_ln1319_185, i14 %zext_ln1319_181"   --->   Operation 269 'sub' 'r_V_205' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.76ns)   --->   "%r_V_206 = sub i15 %zext_ln1319_179, i15 %zext_ln1319_183"   --->   Operation 270 'sub' 'r_V_206' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln1319_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_90, i3 0"   --->   Operation 271 'bitconcatenate' 'shl_ln1319_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1319_187 = zext i12 %shl_ln1319_89"   --->   Operation 272 'zext' 'zext_ln1319_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.74ns)   --->   "%r_V_207 = add i13 %zext_ln1319_187, i13 %zext_ln1319_184"   --->   Operation 273 'add' 'r_V_207' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln1319_189 = zext i9 %p_read_89"   --->   Operation 274 'zext' 'zext_ln1319_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (1.46ns)   --->   "%r_V_209 = mul i14 %zext_ln1319_189, i14 27"   --->   Operation 275 'mul' 'r_V_209' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln1319_90 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_89, i4 0"   --->   Operation 276 'bitconcatenate' 'shl_ln1319_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1319_190 = zext i13 %shl_ln1319_90"   --->   Operation 277 'zext' 'zext_ln1319_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln1319_191 = zext i13 %shl_ln1319_90"   --->   Operation 278 'zext' 'zext_ln1319_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln1319_91 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_89, i1 0"   --->   Operation 279 'bitconcatenate' 'shl_ln1319_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1319_192 = zext i10 %shl_ln1319_91"   --->   Operation 280 'zext' 'zext_ln1319_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1319_193 = zext i10 %shl_ln1319_91"   --->   Operation 281 'zext' 'zext_ln1319_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1319_194 = zext i10 %shl_ln1319_91"   --->   Operation 282 'zext' 'zext_ln1319_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.75ns)   --->   "%r_V_210 = sub i14 %zext_ln1319_191, i14 %zext_ln1319_194"   --->   Operation 283 'sub' 'r_V_210' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln1319_92 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_89, i2 0"   --->   Operation 284 'bitconcatenate' 'shl_ln1319_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1319_195 = zext i11 %shl_ln1319_92"   --->   Operation 285 'zext' 'zext_ln1319_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.75ns)   --->   "%r_V_212 = sub i14 %zext_ln1319_191, i14 %zext_ln1319_195"   --->   Operation 286 'sub' 'r_V_212' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.75ns)   --->   "%r_V_213 = sub i14 %zext_ln1319_189, i14 %zext_ln1319_191"   --->   Operation 287 'sub' 'r_V_213' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln1319_93 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_89, i5 0"   --->   Operation 288 'bitconcatenate' 'shl_ln1319_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln1319_196 = zext i14 %shl_ln1319_93"   --->   Operation 289 'zext' 'zext_ln1319_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.76ns)   --->   "%sub_ln1319_84 = sub i15 0, i15 %zext_ln1319_196"   --->   Operation 290 'sub' 'sub_ln1319_84' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1319_17 = sext i15 %sub_ln1319_84"   --->   Operation 291 'sext' 'sext_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.77ns)   --->   "%r_V_214 = sub i16 %sext_ln1319_17, i16 %zext_ln1319_193"   --->   Operation 292 'sub' 'r_V_214' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln1319_94 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_89, i3 0"   --->   Operation 293 'bitconcatenate' 'shl_ln1319_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln1319_197 = zext i12 %shl_ln1319_94"   --->   Operation 294 'zext' 'zext_ln1319_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.76ns)   --->   "%r_V_216 = sub i15 %zext_ln1319_197, i15 %zext_ln1319_196"   --->   Operation 295 'sub' 'r_V_216' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (1.46ns)   --->   "%r_V_217 = mul i14 %zext_ln1319_189, i14 25"   --->   Operation 296 'mul' 'r_V_217' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (1.46ns)   --->   "%r_V_218 = mul i14 %zext_ln1319_189, i14 16371"   --->   Operation 297 'mul' 'r_V_218' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.76ns)   --->   "%r_V_219 = sub i15 %zext_ln1319_192, i15 %zext_ln1319_196"   --->   Operation 298 'sub' 'r_V_219' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1319_198 = zext i9 %p_read_88"   --->   Operation 299 'zext' 'zext_ln1319_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln1319_199 = zext i9 %p_read_88"   --->   Operation 300 'zext' 'zext_ln1319_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1319_200 = zext i9 %p_read_88"   --->   Operation 301 'zext' 'zext_ln1319_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%r_V_224 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_88, i5 0"   --->   Operation 302 'bitconcatenate' 'r_V_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln1319_201 = zext i14 %r_V_224"   --->   Operation 303 'zext' 'zext_ln1319_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln1319_95 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_88, i2 0"   --->   Operation 304 'bitconcatenate' 'shl_ln1319_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln1319_202 = zext i11 %shl_ln1319_95"   --->   Operation 305 'zext' 'zext_ln1319_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.76ns)   --->   "%r_V_221 = sub i15 %zext_ln1319_201, i15 %zext_ln1319_202"   --->   Operation 306 'sub' 'r_V_221' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.76ns)   --->   "%sub_ln1319_91 = sub i15 0, i15 %zext_ln1319_201"   --->   Operation 307 'sub' 'sub_ln1319_91' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1319_18 = sext i15 %sub_ln1319_91"   --->   Operation 308 'sext' 'sext_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%shl_ln1319_96 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_88, i1 0"   --->   Operation 309 'bitconcatenate' 'shl_ln1319_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln1319_203 = zext i10 %shl_ln1319_96"   --->   Operation 310 'zext' 'zext_ln1319_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1319_204 = zext i10 %shl_ln1319_96"   --->   Operation 311 'zext' 'zext_ln1319_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.77ns)   --->   "%r_V_222 = sub i16 %sext_ln1319_18, i16 %zext_ln1319_204"   --->   Operation 312 'sub' 'r_V_222' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (1.46ns)   --->   "%r_V_223 = mul i16 %zext_ln1319_199, i16 65486"   --->   Operation 313 'mul' 'r_V_223' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (1.46ns)   --->   "%r_V_225 = mul i15 %zext_ln1319_198, i15 43"   --->   Operation 314 'mul' 'r_V_225' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (1.46ns)   --->   "%r_V_226 = mul i14 %zext_ln1319_200, i14 27"   --->   Operation 315 'mul' 'r_V_226' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (1.46ns)   --->   "%r_V_227 = mul i15 %zext_ln1319_198, i15 32745"   --->   Operation 316 'mul' 'r_V_227' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (1.46ns)   --->   "%r_V_228 = mul i14 %zext_ln1319_200, i14 23"   --->   Operation 317 'mul' 'r_V_228' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1319_19 = sext i13 %sub_ln1319_93"   --->   Operation 318 'sext' 'sext_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.75ns)   --->   "%r_V_229 = sub i14 %sext_ln1319_19, i14 %zext_ln1319_203"   --->   Operation 319 'sub' 'r_V_229' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln1319_98 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_88, i4 0"   --->   Operation 320 'bitconcatenate' 'shl_ln1319_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln1319_206 = zext i13 %shl_ln1319_98"   --->   Operation 321 'zext' 'zext_ln1319_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.75ns)   --->   "%r_V_230 = sub i14 %zext_ln1319_206, i14 %zext_ln1319_203"   --->   Operation 322 'sub' 'r_V_230' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (1.46ns)   --->   "%r_V_231 = mul i15 %zext_ln1319_198, i15 32747"   --->   Operation 323 'mul' 'r_V_231' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln1319_207 = zext i9 %p_read_87"   --->   Operation 324 'zext' 'zext_ln1319_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln1319_208 = zext i9 %p_read_87"   --->   Operation 325 'zext' 'zext_ln1319_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%shl_ln1319_99 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_87, i4 0"   --->   Operation 326 'bitconcatenate' 'shl_ln1319_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln1319_209 = zext i13 %shl_ln1319_99"   --->   Operation 327 'zext' 'zext_ln1319_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.75ns)   --->   "%r_V_240 = sub i14 0, i14 %zext_ln1319_209"   --->   Operation 328 'sub' 'r_V_240' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1319_20 = sext i14 %r_V_240"   --->   Operation 329 'sext' 'sext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln1319_100 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_87, i1 0"   --->   Operation 330 'bitconcatenate' 'shl_ln1319_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1319_210 = zext i10 %shl_ln1319_100"   --->   Operation 331 'zext' 'zext_ln1319_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln1319_211 = zext i10 %shl_ln1319_100"   --->   Operation 332 'zext' 'zext_ln1319_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.76ns)   --->   "%r_V_232 = sub i15 %sext_ln1319_20, i15 %zext_ln1319_211"   --->   Operation 333 'sub' 'r_V_232' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1316_7 = sext i15 %r_V_232"   --->   Operation 334 'sext' 'sext_ln1316_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%r_V_239 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_87, i3 0"   --->   Operation 335 'bitconcatenate' 'r_V_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln1319_212 = zext i12 %r_V_239"   --->   Operation 336 'zext' 'zext_ln1319_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.74ns)   --->   "%r_V_233 = sub i13 %zext_ln1319_212, i13 %zext_ln1319_210"   --->   Operation 337 'sub' 'r_V_233' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (1.46ns)   --->   "%r_V_234 = mul i15 %zext_ln1319_208, i15 32747"   --->   Operation 338 'mul' 'r_V_234' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln1319_101 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_87, i2 0"   --->   Operation 339 'bitconcatenate' 'shl_ln1319_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1319_213 = zext i11 %shl_ln1319_101"   --->   Operation 340 'zext' 'zext_ln1319_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln1319_214 = zext i11 %shl_ln1319_101"   --->   Operation 341 'zext' 'zext_ln1319_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.75ns)   --->   "%r_V_235 = add i14 %zext_ln1319_209, i14 %zext_ln1319_214"   --->   Operation 342 'add' 'r_V_235' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (1.46ns)   --->   "%r_V_236 = mul i14 %zext_ln1319_207, i14 16373"   --->   Operation 343 'mul' 'r_V_236' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (1.46ns)   --->   "%r_V_237 = mul i15 %zext_ln1319_208, i15 32746"   --->   Operation 344 'mul' 'r_V_237' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_238 = sub i14 %zext_ln1319_207, i14 %zext_ln1319_209"   --->   Operation 345 'sub' 'r_V_238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 346 [1/1] (1.46ns)   --->   "%r_V_241 = mul i14 %zext_ln1319_207, i14 27"   --->   Operation 346 'mul' 'r_V_241' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln1319_102 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_87, i5 0"   --->   Operation 347 'bitconcatenate' 'shl_ln1319_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln1319_215 = zext i14 %shl_ln1319_102"   --->   Operation 348 'zext' 'zext_ln1319_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.76ns)   --->   "%r_V_242 = sub i15 %zext_ln1319_215, i15 %zext_ln1319_213"   --->   Operation 349 'sub' 'r_V_242' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln1319_216 = zext i9 %p_read_86"   --->   Operation 350 'zext' 'zext_ln1319_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln1319_217 = zext i9 %p_read_86"   --->   Operation 351 'zext' 'zext_ln1319_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln1319_218 = zext i9 %p_read_86"   --->   Operation 352 'zext' 'zext_ln1319_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%shl_ln1319_103 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_86, i5 0"   --->   Operation 353 'bitconcatenate' 'shl_ln1319_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln1319_219 = zext i14 %shl_ln1319_103"   --->   Operation 354 'zext' 'zext_ln1319_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%shl_ln1319_104 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_86, i3 0"   --->   Operation 355 'bitconcatenate' 'shl_ln1319_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln1319_220 = zext i12 %shl_ln1319_104"   --->   Operation 356 'zext' 'zext_ln1319_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.76ns)   --->   "%r_V_243 = sub i15 %zext_ln1319_219, i15 %zext_ln1319_220"   --->   Operation 357 'sub' 'r_V_243' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (1.46ns)   --->   "%r_V_244 = mul i15 %zext_ln1319_217, i15 32743"   --->   Operation 358 'mul' 'r_V_244' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln1319_105 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_86, i4 0"   --->   Operation 359 'bitconcatenate' 'shl_ln1319_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln1319_221 = zext i13 %shl_ln1319_105"   --->   Operation 360 'zext' 'zext_ln1319_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln1319_106 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_86, i1 0"   --->   Operation 361 'bitconcatenate' 'shl_ln1319_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln1319_222 = zext i10 %shl_ln1319_106"   --->   Operation 362 'zext' 'zext_ln1319_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.75ns)   --->   "%r_V_245 = add i14 %zext_ln1319_221, i14 %zext_ln1319_222"   --->   Operation 363 'add' 'r_V_245' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (1.46ns)   --->   "%r_V_246 = mul i13 %zext_ln1319_216, i13 13"   --->   Operation 364 'mul' 'r_V_246' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.75ns)   --->   "%r_V_247 = sub i14 %zext_ln1319_218, i14 %zext_ln1319_221"   --->   Operation 365 'sub' 'r_V_247' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.75ns)   --->   "%r_V_249 = sub i14 0, i14 %zext_ln1319_221"   --->   Operation 366 'sub' 'r_V_249' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln1319_21 = sext i14 %r_V_249"   --->   Operation 367 'sext' 'sext_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%shl_ln1319_107 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_86, i2 0"   --->   Operation 368 'bitconcatenate' 'shl_ln1319_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln1319_223 = zext i11 %shl_ln1319_107"   --->   Operation 369 'zext' 'zext_ln1319_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln1319_224 = zext i11 %shl_ln1319_107"   --->   Operation 370 'zext' 'zext_ln1319_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.76ns)   --->   "%r_V_248 = sub i15 %sext_ln1319_21, i15 %zext_ln1319_224"   --->   Operation 371 'sub' 'r_V_248' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.75ns)   --->   "%r_V_250 = sub i14 %zext_ln1319_221, i14 %zext_ln1319_218"   --->   Operation 372 'sub' 'r_V_250' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.75ns)   --->   "%r_V_251 = sub i14 %zext_ln1319_223, i14 %zext_ln1319_221"   --->   Operation 373 'sub' 'r_V_251' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1316_8 = sext i14 %r_V_251"   --->   Operation 374 'sext' 'sext_ln1316_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln1319_226 = zext i9 %p_read_85"   --->   Operation 375 'zext' 'zext_ln1319_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%r_V_257 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_85, i4 0"   --->   Operation 376 'bitconcatenate' 'r_V_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln1319_227 = zext i13 %r_V_257"   --->   Operation 377 'zext' 'zext_ln1319_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%shl_ln1319_108 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_85, i1 0"   --->   Operation 378 'bitconcatenate' 'shl_ln1319_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln1319_228 = zext i10 %shl_ln1319_108"   --->   Operation 379 'zext' 'zext_ln1319_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln1319_229 = zext i10 %shl_ln1319_108"   --->   Operation 380 'zext' 'zext_ln1319_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln1319_230 = zext i10 %shl_ln1319_108"   --->   Operation 381 'zext' 'zext_ln1319_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.75ns)   --->   "%r_V_252 = add i14 %zext_ln1319_227, i14 %zext_ln1319_230"   --->   Operation 382 'add' 'r_V_252' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (1.46ns)   --->   "%r_V_253 = mul i15 %zext_ln1319_226, i15 32745"   --->   Operation 383 'mul' 'r_V_253' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (1.46ns)   --->   "%r_V_254 = mul i14 %zext_ln1319_225, i14 29"   --->   Operation 384 'mul' 'r_V_254' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%shl_ln1319_109 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_85, i3 0"   --->   Operation 385 'bitconcatenate' 'shl_ln1319_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln1319_231 = zext i12 %shl_ln1319_109"   --->   Operation 386 'zext' 'zext_ln1319_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.74ns)   --->   "%r_V_255 = sub i13 %zext_ln1319_229, i13 %zext_ln1319_231"   --->   Operation 387 'sub' 'r_V_255' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1316_9 = sext i13 %r_V_255"   --->   Operation 388 'sext' 'sext_ln1316_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (1.46ns)   --->   "%r_V_256 = mul i15 %zext_ln1319_226, i15 32742"   --->   Operation 389 'mul' 'r_V_256' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.75ns)   --->   "%r_V_259 = sub i14 0, i14 %zext_ln1319_227"   --->   Operation 390 'sub' 'r_V_259' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1319_22 = sext i14 %r_V_259"   --->   Operation 391 'sext' 'sext_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.76ns)   --->   "%r_V_258 = sub i15 %sext_ln1319_22, i15 %zext_ln1319_228"   --->   Operation 392 'sub' 'r_V_258' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.75ns)   --->   "%r_V_260 = sub i14 %zext_ln1319_225, i14 %zext_ln1319_227"   --->   Operation 393 'sub' 'r_V_260' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.74ns)   --->   "%r_V_261 = sub i13 0, i13 %zext_ln1319_231"   --->   Operation 394 'sub' 'r_V_261' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln1319_110 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_85, i5 0"   --->   Operation 395 'bitconcatenate' 'shl_ln1319_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln1319_232 = zext i14 %shl_ln1319_110"   --->   Operation 396 'zext' 'zext_ln1319_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.76ns)   --->   "%r_V_263 = sub i15 %zext_ln1319_232, i15 %zext_ln1319_228"   --->   Operation 397 'sub' 'r_V_263' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.76ns)   --->   "%r_V_264 = sub i15 %zext_ln1319_226, i15 %zext_ln1319_232"   --->   Operation 398 'sub' 'r_V_264' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%shl_ln1319_111 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_84, i5 0"   --->   Operation 399 'bitconcatenate' 'shl_ln1319_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln1319_234 = zext i14 %shl_ln1319_111"   --->   Operation 400 'zext' 'zext_ln1319_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln1319_236 = zext i12 %shl_ln1319_112"   --->   Operation 401 'zext' 'zext_ln1319_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.76ns)   --->   "%r_V_265 = sub i15 %zext_ln1319_234, i15 %zext_ln1319_236"   --->   Operation 402 'sub' 'r_V_265' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%shl_ln1319_114 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_84, i4 0"   --->   Operation 403 'bitconcatenate' 'shl_ln1319_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln1319_238 = zext i13 %shl_ln1319_114"   --->   Operation 404 'zext' 'zext_ln1319_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%shl_ln1319_115 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_84, i2 0"   --->   Operation 405 'bitconcatenate' 'shl_ln1319_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln1319_239 = zext i11 %shl_ln1319_115"   --->   Operation 406 'zext' 'zext_ln1319_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.75ns)   --->   "%r_V_268 = sub i14 %zext_ln1319_238, i14 %zext_ln1319_239"   --->   Operation 407 'sub' 'r_V_268' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln1319_240 = zext i9 %p_read_83"   --->   Operation 408 'zext' 'zext_ln1319_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln1319_241 = zext i9 %p_read_83"   --->   Operation 409 'zext' 'zext_ln1319_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln1319_242 = zext i9 %p_read_83"   --->   Operation 410 'zext' 'zext_ln1319_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%shl_ln1319_116 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_83, i4 0"   --->   Operation 411 'bitconcatenate' 'shl_ln1319_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln1319_243 = zext i13 %shl_ln1319_116"   --->   Operation 412 'zext' 'zext_ln1319_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%shl_ln1319_117 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_83, i1 0"   --->   Operation 413 'bitconcatenate' 'shl_ln1319_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1319_244 = zext i10 %shl_ln1319_117"   --->   Operation 414 'zext' 'zext_ln1319_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.75ns)   --->   "%r_V_269 = sub i14 %zext_ln1319_244, i14 %zext_ln1319_243"   --->   Operation 415 'sub' 'r_V_269' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln1319_118 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_83, i3 0"   --->   Operation 416 'bitconcatenate' 'shl_ln1319_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln1319_245 = zext i12 %shl_ln1319_118"   --->   Operation 417 'zext' 'zext_ln1319_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.74ns)   --->   "%r_V_270 = sub i13 0, i13 %zext_ln1319_245"   --->   Operation 418 'sub' 'r_V_270' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (1.46ns)   --->   "%r_V_271 = mul i14 %zext_ln1319_242, i14 25"   --->   Operation 419 'mul' 'r_V_271' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (1.46ns)   --->   "%r_V_272 = mul i15 %zext_ln1319_241, i15 32747"   --->   Operation 420 'mul' 'r_V_272' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (1.46ns)   --->   "%r_V_273 = mul i16 %zext_ln1319_240, i16 69"   --->   Operation 421 'mul' 'r_V_273' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.75ns)   --->   "%r_V_274 = sub i14 %zext_ln1319_243, i14 %zext_ln1319_242"   --->   Operation 422 'sub' 'r_V_274' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%shl_ln1319_119 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_83, i2 0"   --->   Operation 423 'bitconcatenate' 'shl_ln1319_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln1319_246 = zext i11 %shl_ln1319_119"   --->   Operation 424 'zext' 'zext_ln1319_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.75ns)   --->   "%r_V_275 = add i14 %zext_ln1319_243, i14 %zext_ln1319_246"   --->   Operation 425 'add' 'r_V_275' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (1.46ns)   --->   "%r_V_276 = mul i15 %zext_ln1319_241, i15 50"   --->   Operation 426 'mul' 'r_V_276' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln1319_247 = zext i9 %p_read_82"   --->   Operation 427 'zext' 'zext_ln1319_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln1319_248 = zext i9 %p_read_82"   --->   Operation 428 'zext' 'zext_ln1319_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln1319_249 = zext i9 %p_read_82"   --->   Operation 429 'zext' 'zext_ln1319_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln1319_250 = zext i9 %p_read_82"   --->   Operation 430 'zext' 'zext_ln1319_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%r_V_280 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_82, i5 0"   --->   Operation 431 'bitconcatenate' 'r_V_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln1319_251 = zext i14 %r_V_280"   --->   Operation 432 'zext' 'zext_ln1319_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.76ns)   --->   "%r_V_277 = sub i15 0, i15 %zext_ln1319_251"   --->   Operation 433 'sub' 'r_V_277' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln1316_10 = sext i15 %r_V_277"   --->   Operation 434 'sext' 'sext_ln1316_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (1.46ns)   --->   "%r_V_278 = mul i16 %zext_ln1319_249, i16 65478"   --->   Operation 435 'mul' 'r_V_278' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (1.46ns)   --->   "%r_V_279 = mul i16 %zext_ln1319_249, i16 65492"   --->   Operation 436 'mul' 'r_V_279' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%shl_ln1319_120 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_82, i2 0"   --->   Operation 437 'bitconcatenate' 'shl_ln1319_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln1319_252 = zext i11 %shl_ln1319_120"   --->   Operation 438 'zext' 'zext_ln1319_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln1319_253 = zext i11 %shl_ln1319_120"   --->   Operation 439 'zext' 'zext_ln1319_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln1319_254 = zext i11 %shl_ln1319_120"   --->   Operation 440 'zext' 'zext_ln1319_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.76ns)   --->   "%r_V_281 = sub i15 %zext_ln1319_251, i15 %zext_ln1319_254"   --->   Operation 441 'sub' 'r_V_281' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%shl_ln1319_121 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_82, i4 0"   --->   Operation 442 'bitconcatenate' 'shl_ln1319_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln1319_255 = zext i13 %shl_ln1319_121"   --->   Operation 443 'zext' 'zext_ln1319_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.75ns)   --->   "%sub_ln1319_119 = sub i14 0, i14 %zext_ln1319_255"   --->   Operation 444 'sub' 'sub_ln1319_119' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln1319_24 = sext i14 %sub_ln1319_119"   --->   Operation 445 'sext' 'sext_ln1319_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_282 = sub i15 %sext_ln1319_24, i15 %zext_ln1319_248"   --->   Operation 446 'sub' 'r_V_282' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 447 [1/1] (0.73ns)   --->   "%r_V_283 = add i12 %zext_ln1319_253, i12 %zext_ln1319_247"   --->   Operation 447 'add' 'r_V_283' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.75ns)   --->   "%r_V_284 = add i14 %zext_ln1319_255, i14 %zext_ln1319_250"   --->   Operation 448 'add' 'r_V_284' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_285 = sub i16 %sext_ln1316_10, i16 %zext_ln1319_252"   --->   Operation 449 'sub' 'r_V_285' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 450 [1/1] (1.46ns)   --->   "%r_V_286 = mul i15 %zext_ln1319_248, i15 42"   --->   Operation 450 'mul' 'r_V_286' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln1319_257 = zext i9 %p_read_81"   --->   Operation 451 'zext' 'zext_ln1319_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%shl_ln1319_122 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_81, i5 0"   --->   Operation 452 'bitconcatenate' 'shl_ln1319_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln1319_258 = zext i14 %shl_ln1319_122"   --->   Operation 453 'zext' 'zext_ln1319_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%shl_ln1319_123 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_81, i1 0"   --->   Operation 454 'bitconcatenate' 'shl_ln1319_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln1319_259 = zext i10 %shl_ln1319_123"   --->   Operation 455 'zext' 'zext_ln1319_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.76ns)   --->   "%r_V_287 = sub i15 %zext_ln1319_258, i15 %zext_ln1319_259"   --->   Operation 456 'sub' 'r_V_287' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%shl_ln1319_124 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_81, i3 0"   --->   Operation 457 'bitconcatenate' 'shl_ln1319_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln1319_260 = zext i12 %shl_ln1319_124"   --->   Operation 458 'zext' 'zext_ln1319_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.74ns)   --->   "%r_V_288 = add i13 %zext_ln1319_260, i13 %zext_ln1319_257"   --->   Operation 459 'add' 'r_V_288' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.76ns)   --->   "%sub_ln1319_123 = sub i15 0, i15 %zext_ln1319_258"   --->   Operation 460 'sub' 'sub_ln1319_123' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln1319_25 = sext i15 %sub_ln1319_123"   --->   Operation 461 'sext' 'sext_ln1319_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln1319_125 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_81, i2 0"   --->   Operation 462 'bitconcatenate' 'shl_ln1319_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln1319_261 = zext i11 %shl_ln1319_125"   --->   Operation 463 'zext' 'zext_ln1319_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.77ns)   --->   "%r_V_289 = sub i16 %sext_ln1319_25, i16 %zext_ln1319_261"   --->   Operation 464 'sub' 'r_V_289' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln1319_262 = zext i9 %p_read_80"   --->   Operation 465 'zext' 'zext_ln1319_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln1319_264 = zext i9 %p_read_80"   --->   Operation 466 'zext' 'zext_ln1319_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (1.46ns)   --->   "%r_V_292 = mul i15 %zext_ln1319_264, i15 32747"   --->   Operation 467 'mul' 'r_V_292' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln1319_126 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_80, i5 0"   --->   Operation 468 'bitconcatenate' 'shl_ln1319_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln1319_265 = zext i14 %shl_ln1319_126"   --->   Operation 469 'zext' 'zext_ln1319_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%shl_ln1319_127 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_80, i1 0"   --->   Operation 470 'bitconcatenate' 'shl_ln1319_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln1319_266 = zext i10 %shl_ln1319_127"   --->   Operation 471 'zext' 'zext_ln1319_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln1319_267 = zext i10 %shl_ln1319_127"   --->   Operation 472 'zext' 'zext_ln1319_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.76ns)   --->   "%r_V_293 = sub i15 %zext_ln1319_265, i15 %zext_ln1319_267"   --->   Operation 473 'sub' 'r_V_293' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%r_V_294 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_80, i2 0"   --->   Operation 474 'bitconcatenate' 'r_V_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln1316 = zext i11 %r_V_294"   --->   Operation 475 'zext' 'zext_ln1316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (1.46ns)   --->   "%r_V_295 = mul i13 %zext_ln1319_262, i13 13"   --->   Operation 476 'mul' 'r_V_295' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%shl_ln1319_128 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_80, i3 0"   --->   Operation 477 'bitconcatenate' 'shl_ln1319_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1319_268 = zext i12 %shl_ln1319_128"   --->   Operation 478 'zext' 'zext_ln1319_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.74ns)   --->   "%r_V_296 = sub i13 %zext_ln1319_268, i13 %zext_ln1319_262"   --->   Operation 479 'sub' 'r_V_296' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln1319_129 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_80, i4 0"   --->   Operation 480 'bitconcatenate' 'shl_ln1319_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln1319_269 = zext i13 %shl_ln1319_129"   --->   Operation 481 'zext' 'zext_ln1319_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.75ns)   --->   "%r_V_297 = sub i14 %zext_ln1319_269, i14 %zext_ln1319_266"   --->   Operation 482 'sub' 'r_V_297' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.75ns)   --->   "%r_V_298 = sub i14 %zext_ln1316, i14 %zext_ln1319_269"   --->   Operation 483 'sub' 'r_V_298' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln1319_270 = zext i9 %p_read_79"   --->   Operation 484 'zext' 'zext_ln1319_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln1319_271 = zext i9 %p_read_79"   --->   Operation 485 'zext' 'zext_ln1319_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln1319_272 = zext i9 %p_read_79"   --->   Operation 486 'zext' 'zext_ln1319_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (1.46ns)   --->   "%r_V_300 = mul i16 %zext_ln1319_272, i16 65493"   --->   Operation 487 'mul' 'r_V_300' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%r_V_301 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_79, i1 0"   --->   Operation 488 'bitconcatenate' 'r_V_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln1316_4 = zext i10 %r_V_301"   --->   Operation 489 'zext' 'zext_ln1316_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln1316_5 = zext i10 %r_V_301"   --->   Operation 490 'zext' 'zext_ln1316_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (1.46ns)   --->   "%r_V_302 = mul i16 %zext_ln1319_272, i16 65501"   --->   Operation 491 'mul' 'r_V_302' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%r_V_305 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_79, i4 0"   --->   Operation 492 'bitconcatenate' 'r_V_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln1319_273 = zext i13 %r_V_305"   --->   Operation 493 'zext' 'zext_ln1319_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.75ns)   --->   "%r_V_303 = sub i14 %zext_ln1319_271, i14 %zext_ln1319_273"   --->   Operation 494 'sub' 'r_V_303' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (1.46ns)   --->   "%r_V_304 = mul i15 %zext_ln1319_270, i15 52"   --->   Operation 495 'mul' 'r_V_304' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.75ns)   --->   "%r_V_306 = add i14 %zext_ln1319_273, i14 %zext_ln1319_271"   --->   Operation 496 'add' 'r_V_306' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%shl_ln1319_130 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_79, i5 0"   --->   Operation 497 'bitconcatenate' 'shl_ln1319_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln1319_274 = zext i14 %shl_ln1319_130"   --->   Operation 498 'zext' 'zext_ln1319_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.76ns)   --->   "%r_V_307 = sub i15 %zext_ln1316_5, i15 %zext_ln1319_274"   --->   Operation 499 'sub' 'r_V_307' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln1316_11 = sext i15 %r_V_307"   --->   Operation 500 'sext' 'sext_ln1316_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.75ns)   --->   "%r_V_308 = sub i14 %zext_ln1319_273, i14 %zext_ln1319_271"   --->   Operation 501 'sub' 'r_V_308' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.75ns)   --->   "%r_V_309 = add i14 %zext_ln1319_273, i14 %zext_ln1316_4"   --->   Operation 502 'add' 'r_V_309' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (1.46ns)   --->   "%r_V_310 = mul i16 %zext_ln1319_272, i16 65483"   --->   Operation 503 'mul' 'r_V_310' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (1.46ns)   --->   "%r_V_312 = mul i14 %zext_ln1319_276, i14 16371"   --->   Operation 504 'mul' 'r_V_312' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (1.46ns)   --->   "%r_V_316 = mul i14 %zext_ln1319_276, i14 22"   --->   Operation 505 'mul' 'r_V_316' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln1319_279 = zext i9 %p_read_77"   --->   Operation 506 'zext' 'zext_ln1319_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln1319_281 = zext i9 %p_read_77"   --->   Operation 507 'zext' 'zext_ln1319_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%shl_ln1319_132 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_77, i4 0"   --->   Operation 508 'bitconcatenate' 'shl_ln1319_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln1319_283 = zext i13 %shl_ln1319_132"   --->   Operation 509 'zext' 'zext_ln1319_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.75ns)   --->   "%r_V_317 = add i14 %zext_ln1319_283, i14 %zext_ln1319_281"   --->   Operation 510 'add' 'r_V_317' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%shl_ln1319_133 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_77, i1 0"   --->   Operation 511 'bitconcatenate' 'shl_ln1319_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln1319_284 = zext i10 %shl_ln1319_133"   --->   Operation 512 'zext' 'zext_ln1319_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.75ns)   --->   "%r_V_318 = sub i14 %zext_ln1319_283, i14 %zext_ln1319_284"   --->   Operation 513 'sub' 'r_V_318' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (1.46ns)   --->   "%r_V_320 = mul i15 %zext_ln1319_279, i15 32749"   --->   Operation 514 'mul' 'r_V_320' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (1.46ns)   --->   "%r_V_321 = mul i14 %zext_ln1319_281, i14 19"   --->   Operation 515 'mul' 'r_V_321' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_322 = add i14 %zext_ln1319_283, i14 %zext_ln1319_284"   --->   Operation 516 'add' 'r_V_322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 517 [1/1] (0.75ns)   --->   "%r_V_323 = sub i14 %zext_ln1319_281, i14 %zext_ln1319_283"   --->   Operation 517 'sub' 'r_V_323' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.75ns)   --->   "%r_V_324 = sub i14 %zext_ln1319_283, i14 %zext_ln1319_281"   --->   Operation 518 'sub' 'r_V_324' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (1.46ns)   --->   "%r_V_326 = mul i14 %zext_ln1319_281, i14 23"   --->   Operation 519 'mul' 'r_V_326' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln1319_285 = zext i9 %p_read_76"   --->   Operation 520 'zext' 'zext_ln1319_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln1319_286 = zext i9 %p_read_76"   --->   Operation 521 'zext' 'zext_ln1319_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln1319_287 = zext i9 %p_read_76"   --->   Operation 522 'zext' 'zext_ln1319_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%shl_ln1319_134 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_76, i4 0"   --->   Operation 523 'bitconcatenate' 'shl_ln1319_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln1319_288 = zext i13 %shl_ln1319_134"   --->   Operation 524 'zext' 'zext_ln1319_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln1319_135 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_76, i2 0"   --->   Operation 525 'bitconcatenate' 'shl_ln1319_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln1319_289 = zext i11 %shl_ln1319_135"   --->   Operation 526 'zext' 'zext_ln1319_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln1319_290 = zext i11 %shl_ln1319_135"   --->   Operation 527 'zext' 'zext_ln1319_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.75ns)   --->   "%r_V_328 = sub i14 %zext_ln1319_290, i14 %zext_ln1319_288"   --->   Operation 528 'sub' 'r_V_328' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%shl_ln1319_136 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_76, i5 0"   --->   Operation 529 'bitconcatenate' 'shl_ln1319_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln1319_291 = zext i14 %shl_ln1319_136"   --->   Operation 530 'zext' 'zext_ln1319_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.76ns)   --->   "%r_V_329 = sub i15 %zext_ln1319_291, i15 %zext_ln1319_289"   --->   Operation 531 'sub' 'r_V_329' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.76ns)   --->   "%r_V_330 = sub i15 0, i15 %zext_ln1319_291"   --->   Operation 532 'sub' 'r_V_330' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.76ns)   --->   "%r_V_331 = sub i15 %zext_ln1319_291, i15 %zext_ln1319_285"   --->   Operation 533 'sub' 'r_V_331' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%shl_ln1319_137 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_76, i1 0"   --->   Operation 534 'bitconcatenate' 'shl_ln1319_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln1319_292 = zext i10 %shl_ln1319_137"   --->   Operation 535 'zext' 'zext_ln1319_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.75ns)   --->   "%r_V_332 = add i14 %zext_ln1319_288, i14 %zext_ln1319_292"   --->   Operation 536 'add' 'r_V_332' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (1.46ns)   --->   "%r_V_333 = mul i14 %zext_ln1319_286, i14 23"   --->   Operation 537 'mul' 'r_V_333' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.76ns)   --->   "%r_V_334 = sub i15 %zext_ln1319_289, i15 %zext_ln1319_291"   --->   Operation 538 'sub' 'r_V_334' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (1.46ns)   --->   "%r_V_335 = mul i13 %zext_ln1319_287, i13 13"   --->   Operation 539 'mul' 'r_V_335' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (1.46ns)   --->   "%r_V_336 = mul i15 %zext_ln1319_285, i15 32747"   --->   Operation 540 'mul' 'r_V_336' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln1319_293 = zext i9 %p_read_75"   --->   Operation 541 'zext' 'zext_ln1319_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%shl_ln1319_138 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_75, i4 0"   --->   Operation 542 'bitconcatenate' 'shl_ln1319_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln1319_296 = zext i13 %shl_ln1319_138"   --->   Operation 543 'zext' 'zext_ln1319_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln1319_297 = zext i13 %shl_ln1319_138"   --->   Operation 544 'zext' 'zext_ln1319_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.75ns)   --->   "%r_V_337 = sub i14 0, i14 %zext_ln1319_297"   --->   Operation 545 'sub' 'r_V_337' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln1316_12 = sext i14 %r_V_337"   --->   Operation 546 'sext' 'sext_ln1316_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (1.46ns)   --->   "%r_V_338 = mul i14 %zext_ln1319_294, i14 25"   --->   Operation 547 'mul' 'r_V_338' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%r_V_340 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_75, i3 0"   --->   Operation 548 'bitconcatenate' 'r_V_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln1316_6 = zext i12 %r_V_340"   --->   Operation 549 'zext' 'zext_ln1316_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.76ns)   --->   "%r_V_341 = sub i15 %sext_ln1316_12, i15 %zext_ln1319_293"   --->   Operation 550 'sub' 'r_V_341' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (1.46ns)   --->   "%r_V_343 = mul i15 %zext_ln1319_293, i15 32741"   --->   Operation 551 'mul' 'r_V_343' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (1.46ns)   --->   "%r_V_344 = mul i14 %zext_ln1319_294, i14 23"   --->   Operation 552 'mul' 'r_V_344' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (1.46ns)   --->   "%r_V_345 = mul i15 %zext_ln1319_293, i15 32743"   --->   Operation 553 'mul' 'r_V_345' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln1319_139 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_75, i1 0"   --->   Operation 554 'bitconcatenate' 'shl_ln1319_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln1319_298 = zext i10 %shl_ln1319_139"   --->   Operation 555 'zext' 'zext_ln1319_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.74ns)   --->   "%r_V_346 = sub i13 %zext_ln1319_298, i13 %zext_ln1316_6"   --->   Operation 556 'sub' 'r_V_346' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln1319_299 = zext i9 %p_read_74"   --->   Operation 557 'zext' 'zext_ln1319_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln1319_300 = zext i9 %p_read_74"   --->   Operation 558 'zext' 'zext_ln1319_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln1319_301 = zext i9 %p_read_74"   --->   Operation 559 'zext' 'zext_ln1319_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%shl_ln1319_140 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_74, i3 0"   --->   Operation 560 'bitconcatenate' 'shl_ln1319_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln1319_302 = zext i12 %shl_ln1319_140"   --->   Operation 561 'zext' 'zext_ln1319_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.74ns)   --->   "%sub_ln1319_142 = sub i13 0, i13 %zext_ln1319_302"   --->   Operation 562 'sub' 'sub_ln1319_142' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln1319_26 = sext i13 %sub_ln1319_142"   --->   Operation 563 'sext' 'sext_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%shl_ln1319_141 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_74, i1 0"   --->   Operation 564 'bitconcatenate' 'shl_ln1319_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln1319_303 = zext i10 %shl_ln1319_141"   --->   Operation 565 'zext' 'zext_ln1319_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_347 = sub i14 %sext_ln1319_26, i14 %zext_ln1319_303"   --->   Operation 566 'sub' 'r_V_347' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 567 [1/1] (1.46ns)   --->   "%r_V_348 = mul i14 %zext_ln1319_300, i14 19"   --->   Operation 567 'mul' 'r_V_348' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln1319_142 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_74, i4 0"   --->   Operation 568 'bitconcatenate' 'shl_ln1319_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln1319_304 = zext i13 %shl_ln1319_142"   --->   Operation 569 'zext' 'zext_ln1319_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%shl_ln1319_143 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_74, i2 0"   --->   Operation 570 'bitconcatenate' 'shl_ln1319_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln1319_305 = zext i11 %shl_ln1319_143"   --->   Operation 571 'zext' 'zext_ln1319_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.75ns)   --->   "%r_V_349 = sub i14 %zext_ln1319_304, i14 %zext_ln1319_305"   --->   Operation 572 'sub' 'r_V_349' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (1.46ns)   --->   "%r_V_350 = mul i14 %zext_ln1319_300, i14 26"   --->   Operation 573 'mul' 'r_V_350' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.75ns)   --->   "%r_V_351 = add i14 %zext_ln1319_304, i14 %zext_ln1319_303"   --->   Operation 574 'add' 'r_V_351' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln1319_306 = zext i11 %shl_ln1319_143"   --->   Operation 575 'zext' 'zext_ln1319_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.73ns)   --->   "%r_V_352 = sub i12 %zext_ln1319_301, i12 %zext_ln1319_306"   --->   Operation 576 'sub' 'r_V_352' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.75ns)   --->   "%r_V_354 = sub i14 0, i14 %zext_ln1319_304"   --->   Operation 577 'sub' 'r_V_354' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln1319_27 = sext i14 %r_V_354"   --->   Operation 578 'sext' 'sext_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.76ns)   --->   "%r_V_353 = sub i15 %sext_ln1319_27, i15 %zext_ln1319_299"   --->   Operation 579 'sub' 'r_V_353' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln1319_307 = zext i9 %p_read_73"   --->   Operation 580 'zext' 'zext_ln1319_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln1319_308 = zext i9 %p_read_73"   --->   Operation 581 'zext' 'zext_ln1319_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%r_V_359 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_73, i5 0"   --->   Operation 582 'bitconcatenate' 'r_V_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln1319_309 = zext i14 %r_V_359"   --->   Operation 583 'zext' 'zext_ln1319_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%shl_ln1319_144 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_73, i3 0"   --->   Operation 584 'bitconcatenate' 'shl_ln1319_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln1319_310 = zext i12 %shl_ln1319_144"   --->   Operation 585 'zext' 'zext_ln1319_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.76ns)   --->   "%r_V_355 = sub i15 %zext_ln1319_309, i15 %zext_ln1319_310"   --->   Operation 586 'sub' 'r_V_355' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_356 = sub i15 %zext_ln1319_310, i15 %zext_ln1319_309"   --->   Operation 587 'sub' 'r_V_356' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln1319_145 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read_73, i6 0"   --->   Operation 588 'bitconcatenate' 'shl_ln1319_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln1319_311 = zext i15 %shl_ln1319_145"   --->   Operation 589 'zext' 'zext_ln1319_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%shl_ln1319_146 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_73, i1 0"   --->   Operation 590 'bitconcatenate' 'shl_ln1319_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln1319_312 = zext i10 %shl_ln1319_146"   --->   Operation 591 'zext' 'zext_ln1319_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln1319_313 = zext i10 %shl_ln1319_146"   --->   Operation 592 'zext' 'zext_ln1319_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.77ns)   --->   "%r_V_357 = sub i16 %zext_ln1319_313, i16 %zext_ln1319_311"   --->   Operation 593 'sub' 'r_V_357' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln1316_13 = sext i16 %r_V_357"   --->   Operation 594 'sext' 'sext_ln1316_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (1.46ns)   --->   "%r_V_358 = mul i16 %zext_ln1319_307, i16 65495"   --->   Operation 595 'mul' 'r_V_358' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_360 = add i15 %zext_ln1319_309, i15 %zext_ln1319_308"   --->   Operation 596 'add' 'r_V_360' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_361 = add i15 %zext_ln1319_309, i15 %zext_ln1319_312"   --->   Operation 597 'add' 'r_V_361' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%r_V_168_cast = zext i14 %r_V_166"   --->   Operation 598 'zext' 'r_V_168_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%r_V_226_cast = sext i16 %r_V_222"   --->   Operation 599 'sext' 'r_V_226_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%r_V_282_cast = sext i16 %r_V_278"   --->   Operation 600 'sext' 'r_V_282_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%r_V_307_cast = sext i14 %r_V_303"   --->   Operation 601 'sext' 'r_V_307_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i17 %r_V_226_cast, i17 %r_V_282_cast"   --->   Operation 602 'add' 'tmp21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 603 [1/1] (0.76ns)   --->   "%tmp22 = add i15 %r_V_307_cast, i15 %r_V_168_cast"   --->   Operation 603 'add' 'tmp22' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%tmp22_cast = sext i15 %tmp22"   --->   Operation 604 'sext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp = add i17 %tmp22_cast, i17 %tmp21"   --->   Operation 605 'add' 'tmp' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%tmp24_cast = sext i16 %tmp24"   --->   Operation 606 'sext' 'tmp24_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%tmp25_cast = zext i15 %tmp25"   --->   Operation 607 'zext' 'tmp25_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.78ns)   --->   "%tmp23 = add i17 %tmp25_cast, i17 %tmp24_cast"   --->   Operation 608 'add' 'tmp23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%r_V_165_cast_cast_cast_cast = sext i15 %r_V_163"   --->   Operation 609 'sext' 'r_V_165_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%r_V_165_cast_cast_cast_cast_cast = zext i18 %r_V_165_cast_cast_cast_cast"   --->   Operation 610 'zext' 'r_V_165_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%r_V_172_cast = zext i13 %r_V_170"   --->   Operation 611 'zext' 'r_V_172_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%r_V_182_cast = sext i14 %r_V_180"   --->   Operation 612 'sext' 'r_V_182_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%r_V_200_cast = sext i14 %r_V_198"   --->   Operation 613 'sext' 'r_V_200_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%r_V_254_cast_cast_cast_cast = sext i14 %r_V_250"   --->   Operation 614 'sext' 'r_V_254_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%r_V_254_cast_cast_cast_cast_cast = zext i18 %r_V_254_cast_cast_cast_cast"   --->   Operation 615 'zext' 'r_V_254_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%r_V_288_cast = zext i14 %r_V_284"   --->   Operation 616 'zext' 'r_V_288_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%r_V_301_cast_cast_cast_cast = sext i14 %r_V_297"   --->   Operation 617 'sext' 'r_V_301_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%r_V_301_cast_cast_cast_cast_cast = zext i18 %r_V_301_cast_cast_cast_cast"   --->   Operation 618 'zext' 'r_V_301_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%r_V_313_cast = zext i14 %r_V_309"   --->   Operation 619 'zext' 'r_V_313_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.76ns)   --->   "%tmp29 = add i15 %r_V_182_cast, i15 %r_V_200_cast"   --->   Operation 620 'add' 'tmp29' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%tmp29_cast = sext i15 %tmp29"   --->   Operation 621 'sext' 'tmp29_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%tmp30 = add i14 %r_V_238, i14 %r_V_172_cast"   --->   Operation 622 'add' 'tmp30' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%tmp30_cast = sext i14 %tmp30"   --->   Operation 623 'sext' 'tmp30_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.77ns)   --->   "%tmp28 = add i16 %tmp30_cast, i16 %tmp29_cast"   --->   Operation 624 'add' 'tmp28' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.79ns)   --->   "%tmp32 = add i19 %r_V_165_cast_cast_cast_cast_cast, i19 %r_V_254_cast_cast_cast_cast_cast"   --->   Operation 625 'add' 'tmp32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%tmp32_cast = zext i19 %tmp32"   --->   Operation 626 'zext' 'tmp32_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp34 = add i19 %r_V_301_cast_cast_cast_cast_cast, i19 %r_V_313_cast"   --->   Operation 627 'add' 'tmp34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 628 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp33 = add i19 %tmp34, i19 %r_V_288_cast"   --->   Operation 628 'add' 'tmp33' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%tmp33_cast = zext i19 %tmp33"   --->   Operation 629 'zext' 'tmp33_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.80ns)   --->   "%tmp31 = add i20 %tmp33_cast, i20 %tmp32_cast"   --->   Operation 630 'add' 'tmp31' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%r_V_251_cast = sext i14 %r_V_247"   --->   Operation 631 'sext' 'r_V_251_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%r_V_275_cast = zext i14 %r_V_271"   --->   Operation 632 'zext' 'r_V_275_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%r_V_309_cast362 = zext i13 %r_V_305"   --->   Operation 633 'zext' 'r_V_309_cast362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%r_V_317_cast = zext i14 %r_V_313"   --->   Operation 634 'zext' 'r_V_317_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.77ns)   --->   "%tmp38 = add i15 %r_V_227, i15 %zext_ln1319_148"   --->   Operation 635 'add' 'tmp38' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp39 = add i15 %r_V_251_cast, i15 %r_V_282"   --->   Operation 636 'add' 'tmp39' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 637 [1/1] (0.76ns)   --->   "%tmp43 = add i15 %r_V_309_cast362, i15 %r_V_317_cast"   --->   Operation 637 'add' 'tmp43' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%tmp43_cast = zext i15 %tmp43"   --->   Operation 638 'zext' 'tmp43_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.77ns)   --->   "%tmp42 = add i16 %tmp43_cast, i16 %r_V_275_cast"   --->   Operation 639 'add' 'tmp42' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%r_V_196_cast = sext i14 %r_V_194"   --->   Operation 640 'sext' 'r_V_196_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%r_V_229_cast = zext i15 %r_V_225"   --->   Operation 641 'zext' 'r_V_229_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%r_V_285_cast_cast_cast_cast = sext i15 %r_V_281"   --->   Operation 642 'sext' 'r_V_285_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%r_V_285_cast_cast_cast_cast_cast = zext i18 %r_V_285_cast_cast_cast_cast"   --->   Operation 643 'zext' 'r_V_285_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.78ns)   --->   "%tmp45 = add i16 %r_V_196_cast, i16 %r_V_158"   --->   Operation 644 'add' 'tmp45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.79ns)   --->   "%tmp47 = add i19 %r_V_229_cast, i19 %r_V_285_cast_cast_cast_cast_cast"   --->   Operation 645 'add' 'tmp47' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%r_V_184_cast = zext i14 %r_V_182"   --->   Operation 646 'zext' 'r_V_184_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%r_V_225_cast_cast_cast_cast = sext i15 %r_V_221"   --->   Operation 647 'sext' 'r_V_225_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%r_V_225_cast_cast_cast_cast_cast = zext i18 %r_V_225_cast_cast_cast_cast"   --->   Operation 648 'zext' 'r_V_225_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%r_V_237_cast_cast_cast_cast = sext i13 %r_V_233"   --->   Operation 649 'sext' 'r_V_237_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%r_V_237_cast_cast_cast_cast_cast = zext i18 %r_V_237_cast_cast_cast_cast"   --->   Operation 650 'zext' 'r_V_237_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%r_V_305_cast363 = zext i10 %r_V_301"   --->   Operation 651 'zext' 'r_V_305_cast363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%r_V_321_cast = zext i14 %r_V_317"   --->   Operation 652 'zext' 'r_V_321_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%r_V_333_cast_cast_cast_cast = sext i15 %r_V_329"   --->   Operation 653 'sext' 'r_V_333_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%r_V_333_cast_cast_cast_cast_cast = zext i18 %r_V_333_cast_cast_cast_cast"   --->   Operation 654 'zext' 'r_V_333_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp49 = add i15 %r_V_184_cast, i15 %r_V_139"   --->   Operation 655 'add' 'tmp49' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%tmp49_cast = zext i15 %tmp49"   --->   Operation 656 'zext' 'tmp49_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%tmp50_cast = zext i14 %tmp50"   --->   Operation 657 'zext' 'tmp50_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.77ns)   --->   "%tmp48 = add i16 %tmp50_cast, i16 %tmp49_cast"   --->   Operation 658 'add' 'tmp48' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%tmp48_cast = zext i16 %tmp48"   --->   Operation 659 'zext' 'tmp48_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.79ns)   --->   "%tmp52 = add i19 %r_V_225_cast_cast_cast_cast_cast, i19 %r_V_237_cast_cast_cast_cast_cast"   --->   Operation 660 'add' 'tmp52' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%tmp52_cast = zext i19 %tmp52"   --->   Operation 661 'zext' 'tmp52_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp54 = add i19 %r_V_321_cast, i19 %r_V_333_cast_cast_cast_cast_cast"   --->   Operation 662 'add' 'tmp54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 663 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp53 = add i19 %tmp54, i19 %r_V_305_cast363"   --->   Operation 663 'add' 'tmp53' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%tmp53_cast = zext i19 %tmp53"   --->   Operation 664 'zext' 'tmp53_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp51 = add i20 %tmp53_cast, i20 %tmp52_cast"   --->   Operation 665 'add' 'tmp51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 666 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp53790 = add i20 %tmp51, i20 %tmp48_cast"   --->   Operation 666 'add' 'tmp53790' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%r_V_203_cast = zext i14 %r_V_201"   --->   Operation 667 'zext' 'r_V_203_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%r_V_214_cast_cast_cast_cast = sext i14 %r_V_212"   --->   Operation 668 'sext' 'r_V_214_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%r_V_214_cast_cast_cast_cast_cast = zext i18 %r_V_214_cast_cast_cast_cast"   --->   Operation 669 'zext' 'r_V_214_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%r_V_228_cast365 = zext i14 %r_V_224"   --->   Operation 670 'zext' 'r_V_228_cast365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%r_V_257_cast = sext i15 %r_V_253"   --->   Operation 671 'sext' 'r_V_257_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%r_V_298_cast366 = zext i11 %r_V_294"   --->   Operation 672 'zext' 'r_V_298_cast366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%r_V_316_cast = sext i14 %r_V_312"   --->   Operation 673 'sext' 'r_V_316_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%r_V_335_cast_cast_cast_cast = sext i15 %r_V_331"   --->   Operation 674 'sext' 'r_V_335_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%r_V_335_cast_cast_cast_cast_cast = zext i18 %r_V_335_cast_cast_cast_cast"   --->   Operation 675 'zext' 'r_V_335_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.77ns)   --->   "%tmp57 = add i16 %r_V_257_cast, i16 %r_V_316_cast"   --->   Operation 676 'add' 'tmp57' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp58 = add i16 %r_V_203_cast, i16 %r_V_142"   --->   Operation 677 'add' 'tmp58' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 678 [1/1] (0.79ns)   --->   "%tmp60 = add i19 %r_V_214_cast_cast_cast_cast_cast, i19 %r_V_228_cast365"   --->   Operation 678 'add' 'tmp60' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%tmp60_cast = zext i19 %tmp60"   --->   Operation 679 'zext' 'tmp60_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.79ns)   --->   "%tmp61 = add i19 %r_V_298_cast366, i19 %r_V_335_cast_cast_cast_cast_cast"   --->   Operation 680 'add' 'tmp61' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%tmp61_cast = zext i19 %tmp61"   --->   Operation 681 'zext' 'tmp61_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.80ns)   --->   "%tmp59 = add i20 %tmp61_cast, i20 %tmp60_cast"   --->   Operation 682 'add' 'tmp59' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%r_V_173_cast = zext i14 %r_V_171"   --->   Operation 683 'zext' 'r_V_173_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%r_V_221_cast = sext i14 %r_V_218"   --->   Operation 684 'sext' 'r_V_221_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%r_V_243_cast367 = zext i12 %r_V_239"   --->   Operation 685 'zext' 'r_V_243_cast367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%r_V_338_cast = sext i15 %r_V_334"   --->   Operation 686 'sext' 'r_V_338_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.76ns)   --->   "%tmp63 = add i15 %r_V_221_cast, i15 %r_V_173_cast"   --->   Operation 687 'add' 'tmp63' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.77ns)   --->   "%tmp65 = add i15 %r_V_243_cast367, i15 %r_V_314"   --->   Operation 688 'add' 'tmp65' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%tmp65_cast = zext i15 %tmp65"   --->   Operation 689 'zext' 'tmp65_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.77ns)   --->   "%tmp64 = add i16 %tmp65_cast, i16 %r_V_338_cast"   --->   Operation 690 'add' 'tmp64' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%r_V_147_cast = sext i15 %r_V_145"   --->   Operation 691 'sext' 'r_V_147_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%r_V_156_cast = sext i15 %r_V_154"   --->   Operation 692 'sext' 'r_V_156_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%r_V_192_cast368 = zext i13 %r_V_190"   --->   Operation 693 'zext' 'r_V_192_cast368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%r_V_245_cast = zext i14 %r_V_241"   --->   Operation 694 'zext' 'r_V_245_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%r_V_267_cast_cast_cast_cast = sext i15 %r_V_263"   --->   Operation 695 'sext' 'r_V_267_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%r_V_267_cast_cast_cast_cast_cast = zext i18 %r_V_267_cast_cast_cast_cast"   --->   Operation 696 'zext' 'r_V_267_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.77ns)   --->   "%tmp68 = add i16 %r_V_156_cast, i16 %r_V_147_cast"   --->   Operation 697 'add' 'tmp68' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%tmp68_cast = sext i16 %tmp68"   --->   Operation 698 'sext' 'tmp68_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.77ns)   --->   "%addconv216 = add i16 %sext_ln1316_4, i16 %sext_ln1316_8"   --->   Operation 699 'add' 'addconv216' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%addconv216_cast = sext i16 %addconv216"   --->   Operation 700 'sext' 'addconv216_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.78ns)   --->   "%tmp67 = add i17 %addconv216_cast, i17 %tmp68_cast"   --->   Operation 701 'add' 'tmp67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.77ns)   --->   "%tmp71 = add i15 %r_V_336, i15 %r_V_192_cast368"   --->   Operation 702 'add' 'tmp71' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.79ns)   --->   "%tmp72 = add i19 %r_V_245_cast, i19 %r_V_267_cast_cast_cast_cast_cast"   --->   Operation 703 'add' 'tmp72' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%r_V_211_cast = zext i14 %r_V_209"   --->   Operation 704 'zext' 'r_V_211_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%r_V_247_cast_cast_cast_cast = sext i15 %r_V_243"   --->   Operation 705 'sext' 'r_V_247_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%r_V_247_cast_cast_cast_cast_cast = zext i18 %r_V_247_cast_cast_cast_cast"   --->   Operation 706 'zext' 'r_V_247_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%r_V_291_cast_cast_cast_cast = sext i15 %r_V_287"   --->   Operation 707 'sext' 'r_V_291_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%r_V_291_cast_cast_cast_cast_cast = zext i18 %r_V_291_cast_cast_cast_cast"   --->   Operation 708 'zext' 'r_V_291_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%addconv217 = sub i16 %sext_ln1316_7, i16 %zext_ln1319_296"   --->   Operation 709 'sub' 'addconv217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 710 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%addconv218 = sub i16 %addconv217, i16 %zext_ln1319_199"   --->   Operation 710 'sub' 'addconv218' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 711 [1/1] (0.78ns)   --->   "%tmp77 = add i16 %r_V_211_cast, i16 %r_V"   --->   Operation 711 'add' 'tmp77' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.79ns)   --->   "%tmp78 = add i19 %r_V_247_cast_cast_cast_cast_cast, i19 %r_V_291_cast_cast_cast_cast_cast"   --->   Operation 712 'add' 'tmp78' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%r_V_188_cast = zext i13 %r_V_186"   --->   Operation 713 'zext' 'r_V_188_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%r_V_287_cast = zext i12 %r_V_283"   --->   Operation 714 'zext' 'r_V_287_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%r_V_300_cast_cast_cast_cast = sext i13 %r_V_296"   --->   Operation 715 'sext' 'r_V_300_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%r_V_300_cast_cast_cast_cast_cast = zext i18 %r_V_300_cast_cast_cast_cast"   --->   Operation 716 'zext' 'r_V_300_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%r_V_344_cast372 = zext i12 %r_V_340"   --->   Operation 717 'zext' 'r_V_344_cast372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%addconv219 = sub i16 %r_V_289, i16 %zext_ln1319_190"   --->   Operation 718 'sub' 'addconv219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 719 [1/1] (0.76ns)   --->   "%tmp84 = add i14 %r_V_196, i14 %r_V_188_cast"   --->   Operation 719 'add' 'tmp84' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%tmp84_cast = zext i14 %tmp84"   --->   Operation 720 'zext' 'tmp84_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp82 = add i16 %tmp84_cast, i16 %addconv219"   --->   Operation 721 'add' 'tmp82' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp86 = add i19 %r_V_287_cast, i19 %r_V_300_cast_cast_cast_cast_cast"   --->   Operation 722 'add' 'tmp86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 723 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%tmp87 = add i14 %r_V_322, i14 %r_V_344_cast372"   --->   Operation 723 'add' 'tmp87' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%tmp87_cast = zext i14 %tmp87"   --->   Operation 724 'zext' 'tmp87_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp85 = add i19 %tmp87_cast, i19 %tmp86"   --->   Operation 725 'add' 'tmp85' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%r_V_170_cast = zext i14 %r_V_168"   --->   Operation 726 'zext' 'r_V_170_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%r_V_180_cast = zext i14 %r_V_178"   --->   Operation 727 'zext' 'r_V_180_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%r_V_232_cast = zext i14 %r_V_228"   --->   Operation 728 'zext' 'r_V_232_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%r_V_277_cast = zext i16 %r_V_273"   --->   Operation 729 'zext' 'r_V_277_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%r_V_328_cast_cast_cast_cast = sext i14 %r_V_324"   --->   Operation 730 'sext' 'r_V_328_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%r_V_328_cast_cast_cast_cast_cast = zext i18 %r_V_328_cast_cast_cast_cast"   --->   Operation 731 'zext' 'r_V_328_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%r_V_345_cast = sext i15 %r_V_341"   --->   Operation 732 'sext' 'r_V_345_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (0.77ns)   --->   "%addconv220 = add i16 %sext_ln1316_6, i16 %sext_ln1316_11"   --->   Operation 733 'add' 'addconv220' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp92 = add i17 %r_V_170_cast, i17 %r_V_162"   --->   Operation 734 'add' 'tmp92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 735 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp91 = add i17 %tmp92, i17 %r_V_345_cast"   --->   Operation 735 'add' 'tmp91' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 736 [1/1] (0.76ns)   --->   "%tmp94 = add i15 %r_V_180_cast, i15 %r_V_232_cast"   --->   Operation 736 'add' 'tmp94' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.79ns)   --->   "%tmp96 = add i19 %r_V_277_cast, i19 %r_V_328_cast_cast_cast_cast_cast"   --->   Operation 737 'add' 'tmp96' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%r_V_189_cast = zext i14 %r_V_187"   --->   Operation 738 'zext' 'r_V_189_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%r_V_207_cast = sext i14 %r_V_205"   --->   Operation 739 'sext' 'r_V_207_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%r_V_278_cast_cast_cast_cast = sext i14 %r_V_274"   --->   Operation 740 'sext' 'r_V_278_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%r_V_278_cast_cast_cast_cast_cast = zext i18 %r_V_278_cast_cast_cast_cast"   --->   Operation 741 'zext' 'r_V_278_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%r_V_312_cast_cast_cast_cast = sext i14 %r_V_308"   --->   Operation 742 'sext' 'r_V_312_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%r_V_312_cast_cast_cast_cast_cast = zext i18 %r_V_312_cast_cast_cast_cast"   --->   Operation 743 'zext' 'r_V_312_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%tmp99_cast = sext i16 %tmp99"   --->   Operation 744 'sext' 'tmp99_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%tmp101_cast = sext i15 %tmp101"   --->   Operation 745 'sext' 'tmp101_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.77ns)   --->   "%tmp100 = add i16 %tmp101_cast, i16 %r_V_207_cast"   --->   Operation 746 'add' 'tmp100' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%tmp100_cast = sext i16 %tmp100"   --->   Operation 747 'sext' 'tmp100_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.78ns)   --->   "%tmp98 = add i17 %tmp100_cast, i17 %tmp99_cast"   --->   Operation 748 'add' 'tmp98' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.79ns)   --->   "%tmp103 = add i19 %r_V_189_cast, i19 %r_V_278_cast_cast_cast_cast_cast"   --->   Operation 749 'add' 'tmp103' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%tmp103_cast = zext i19 %tmp103"   --->   Operation 750 'zext' 'tmp103_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%tmp105_cast = zext i14 %tmp105"   --->   Operation 751 'zext' 'tmp105_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.79ns)   --->   "%tmp104 = add i19 %tmp105_cast, i19 %r_V_312_cast_cast_cast_cast_cast"   --->   Operation 752 'add' 'tmp104' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%tmp104_cast = zext i19 %tmp104"   --->   Operation 753 'zext' 'tmp104_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.80ns)   --->   "%tmp102 = add i20 %tmp104_cast, i20 %tmp103_cast"   --->   Operation 754 'add' 'tmp102' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%r_V_167_cast = zext i15 %r_V_165"   --->   Operation 755 'zext' 'r_V_167_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%r_V_201_cast = zext i14 %r_V_199"   --->   Operation 756 'zext' 'r_V_201_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%r_V_209_cast = zext i13 %r_V_207"   --->   Operation 757 'zext' 'r_V_209_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%r_V_222_cast = sext i15 %r_V_219"   --->   Operation 758 'sext' 'r_V_222_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%r_V_246_cast_cast_cast_cast = sext i15 %r_V_242"   --->   Operation 759 'sext' 'r_V_246_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%r_V_246_cast_cast_cast_cast_cast = zext i18 %r_V_246_cast_cast_cast_cast"   --->   Operation 760 'zext' 'r_V_246_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%r_V_268_cast = sext i15 %r_V_264"   --->   Operation 761 'sext' 'r_V_268_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%r_V_290_cast = zext i15 %r_V_286"   --->   Operation 762 'zext' 'r_V_290_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%r_V_349_cast = sext i15 %r_V_345"   --->   Operation 763 'sext' 'r_V_349_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.77ns)   --->   "%tmp111 = add i16 %r_V_222_cast, i16 %r_V_268_cast"   --->   Operation 764 'add' 'tmp111' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.77ns)   --->   "%tmp112 = add i16 %r_V_349_cast, i16 %r_V_167_cast"   --->   Operation 765 'add' 'tmp112' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.78ns)   --->   "%tmp114 = add i16 %r_V_146, i16 %r_V_201_cast"   --->   Operation 766 'add' 'tmp114' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp116 = add i19 %r_V_246_cast_cast_cast_cast_cast, i19 %r_V_290_cast"   --->   Operation 767 'add' 'tmp116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 768 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp115 = add i19 %tmp116, i19 %r_V_209_cast"   --->   Operation 768 'add' 'tmp115' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%r_V_183_cast = sext i15 %r_V_181"   --->   Operation 769 'sext' 'r_V_183_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%r_V_210_cast = zext i14 %r_V_208"   --->   Operation 770 'zext' 'r_V_210_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%r_V_350_cast = sext i13 %r_V_346"   --->   Operation 771 'sext' 'r_V_350_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%tmp120_cast = sext i15 %tmp120"   --->   Operation 772 'sext' 'tmp120_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.77ns)   --->   "%tmp119 = add i16 %tmp120_cast, i16 %r_V_183_cast"   --->   Operation 773 'add' 'tmp119' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%tmp119_cast = sext i16 %tmp119"   --->   Operation 774 'sext' 'tmp119_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.76ns)   --->   "%tmp122 = add i15 %r_V_350_cast, i15 %r_V_210_cast"   --->   Operation 775 'add' 'tmp122' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%tmp122_cast = sext i15 %tmp122"   --->   Operation 776 'sext' 'tmp122_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%tmp123_cast = zext i15 %tmp123"   --->   Operation 777 'zext' 'tmp123_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp121 = add i17 %tmp123_cast, i17 %tmp122_cast"   --->   Operation 778 'add' 'tmp121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 779 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp60972 = add i17 %tmp121, i17 %tmp119_cast"   --->   Operation 779 'add' 'tmp60972' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%r_V_150_cast = zext i14 %r_V_148"   --->   Operation 780 'zext' 'r_V_150_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%r_V_159_cast = sext i14 %r_V_157"   --->   Operation 781 'sext' 'r_V_159_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%r_V_195_cast = sext i14 %r_V_193"   --->   Operation 782 'sext' 'r_V_195_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%r_V_204_cast = sext i15 %r_V_202"   --->   Operation 783 'sext' 'r_V_204_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%r_V_240_cast = sext i14 %r_V_236"   --->   Operation 784 'sext' 'r_V_240_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%r_V_250_cast = zext i13 %r_V_246"   --->   Operation 785 'zext' 'r_V_250_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%r_V_258_cast = zext i14 %r_V_254"   --->   Operation 786 'zext' 'r_V_258_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%r_V_343_cast = zext i14 %r_V_339"   --->   Operation 787 'zext' 'r_V_343_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.76ns)   --->   "%tmp127 = add i15 %r_V_159_cast, i15 %r_V_150_cast"   --->   Operation 788 'add' 'tmp127' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp129 = add i16 %r_V_204_cast, i16 %r_V_240_cast"   --->   Operation 789 'add' 'tmp129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 790 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp128 = add i16 %tmp129, i16 %r_V_195_cast"   --->   Operation 790 'add' 'tmp128' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 791 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%tmp131 = add i14 %r_V_347, i14 %r_V_250_cast"   --->   Operation 791 'add' 'tmp131' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 792 [1/1] (0.76ns)   --->   "%tmp133 = add i15 %zext_ln1319_251, i15 %r_V_343_cast"   --->   Operation 792 'add' 'tmp133' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%tmp133_cast = zext i15 %tmp133"   --->   Operation 793 'zext' 'tmp133_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.77ns)   --->   "%tmp132 = add i16 %tmp133_cast, i16 %r_V_258_cast"   --->   Operation 794 'add' 'tmp132' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%r_V_151_cast = zext i14 %r_V_149"   --->   Operation 795 'zext' 'r_V_151_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%r_V_161_cast = zext i15 %r_V_159"   --->   Operation 796 'zext' 'r_V_161_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%r_V_178_cast = sext i15 %r_V_176"   --->   Operation 797 'sext' 'r_V_178_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%r_V_187_cast = zext i14 %r_V_185"   --->   Operation 798 'zext' 'r_V_187_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%r_V_215_cast = sext i14 %r_V_213"   --->   Operation 799 'sext' 'r_V_215_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%r_V_230_cast = zext i14 %r_V_226"   --->   Operation 800 'zext' 'r_V_230_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%r_V_325_cast = zext i14 %r_V_321"   --->   Operation 801 'zext' 'r_V_325_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%r_V_336_cast = zext i14 %r_V_332"   --->   Operation 802 'zext' 'r_V_336_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%r_V_352_cast = zext i14 %r_V_348"   --->   Operation 803 'zext' 'r_V_352_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.77ns)   --->   "%tmp136 = add i16 %r_V_178_cast, i16 %r_V_215_cast"   --->   Operation 804 'add' 'tmp136' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.77ns)   --->   "%tmp137 = add i16 %r_V_161_cast, i16 %r_V_151_cast"   --->   Operation 805 'add' 'tmp137' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.76ns)   --->   "%tmp139 = add i15 %r_V_187_cast, i15 %r_V_230_cast"   --->   Operation 806 'add' 'tmp139' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp141 = add i15 %r_V_336_cast, i15 %r_V_352_cast"   --->   Operation 807 'add' 'tmp141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 808 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp140 = add i15 %tmp141, i15 %r_V_325_cast"   --->   Operation 808 'add' 'tmp140' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%addconv = add i16 %sext_ln1316_3, i16 %sext_ln1316"   --->   Operation 809 'add' 'addconv' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 810 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%addconv359 = sub i16 %addconv, i16 %zext_ln1319_154"   --->   Operation 810 'sub' 'addconv359' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%r_V_262_cast = sext i15 %r_V_258"   --->   Operation 811 'sext' 'r_V_262_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%r_V_276_cast = sext i15 %r_V_272"   --->   Operation 812 'sext' 'r_V_276_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%r_V_310_cast = zext i14 %r_V_306"   --->   Operation 813 'zext' 'r_V_310_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%r_V_327_cast = sext i14 %r_V_323"   --->   Operation 814 'sext' 'r_V_327_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%r_V_355_cast = zext i14 %r_V_351"   --->   Operation 815 'zext' 'r_V_355_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.77ns)   --->   "%tmp144 = add i16 %r_V_262_cast, i16 %r_V_276_cast"   --->   Operation 816 'add' 'tmp144' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.76ns)   --->   "%tmp146 = add i15 %r_V_310_cast, i15 %r_V_355_cast"   --->   Operation 817 'add' 'tmp146' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%tmp146_cast = zext i15 %tmp146"   --->   Operation 818 'zext' 'tmp146_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.77ns)   --->   "%tmp145 = add i16 %tmp146_cast, i16 %r_V_327_cast"   --->   Operation 819 'add' 'tmp145' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%r_V_155_cast381 = zext i13 %r_V_153"   --->   Operation 820 'zext' 'r_V_155_cast381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%r_V_266_cast = sext i14 %r_V_262"   --->   Operation 821 'sext' 'r_V_266_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%r_V_272_cast_cast_cast_cast = sext i14 %r_V_268"   --->   Operation 822 'sext' 'r_V_272_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%r_V_272_cast_cast_cast_cast_cast = zext i18 %r_V_272_cast_cast_cast_cast"   --->   Operation 823 'zext' 'r_V_272_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%r_V_302_cast = sext i14 %r_V_298"   --->   Operation 824 'sext' 'r_V_302_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%r_V_348_cast = zext i14 %r_V_344"   --->   Operation 825 'zext' 'r_V_348_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp150 = add i16 %r_V_266_cast, i16 %r_V_285"   --->   Operation 826 'add' 'tmp150' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%tmp150_cast = sext i16 %tmp150"   --->   Operation 827 'sext' 'tmp150_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (0.79ns)   --->   "%tmp151 = add i17 %r_V_302_cast, i17 %r_V_327"   --->   Operation 828 'add' 'tmp151' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%tmp151_cast = sext i17 %tmp151"   --->   Operation 829 'sext' 'tmp151_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (0.79ns)   --->   "%tmp149 = add i18 %tmp151_cast, i18 %tmp150_cast"   --->   Operation 830 'add' 'tmp149' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.75ns)   --->   "%tmp153 = sub i14 %zext_ln1319_155, i14 %zext_ln1319_304"   --->   Operation 831 'sub' 'tmp153' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp155 = add i19 %r_V_272_cast_cast_cast_cast_cast, i19 %r_V_348_cast"   --->   Operation 832 'add' 'tmp155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 833 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp154 = add i19 %tmp155, i19 %r_V_155_cast381"   --->   Operation 833 'add' 'tmp154' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%r_V_176_cast = sext i15 %r_V_174"   --->   Operation 834 'sext' 'r_V_176_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%r_V_212_cast_cast_cast_cast = sext i14 %r_V_210"   --->   Operation 835 'sext' 'r_V_212_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%r_V_212_cast_cast_cast_cast_cast = zext i18 %r_V_212_cast_cast_cast_cast"   --->   Operation 836 'zext' 'r_V_212_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%r_V_238_cast = sext i15 %r_V_234"   --->   Operation 837 'sext' 'r_V_238_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns)   --->   "%r_V_248_cast = sext i15 %r_V_244"   --->   Operation 838 'sext' 'r_V_248_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%r_V_256_cast = zext i14 %r_V_252"   --->   Operation 839 'zext' 'r_V_256_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%r_V_306_cast = sext i16 %r_V_302"   --->   Operation 840 'sext' 'r_V_306_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns)   --->   "%r_V_322_cast_cast_cast_cast = sext i14 %r_V_318"   --->   Operation 841 'sext' 'r_V_322_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%r_V_322_cast_cast_cast_cast_cast = zext i18 %r_V_322_cast_cast_cast_cast"   --->   Operation 842 'zext' 'r_V_322_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%r_V_359_cast_cast_cast_cast = sext i15 %r_V_355"   --->   Operation 843 'sext' 'r_V_359_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%r_V_359_cast_cast_cast_cast_cast = zext i18 %r_V_359_cast_cast_cast_cast"   --->   Operation 844 'zext' 'r_V_359_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.78ns)   --->   "%tmp162 = add i16 %r_V_176_cast, i16 %r_V_147"   --->   Operation 845 'add' 'tmp162' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.77ns)   --->   "%tmp163 = add i16 %r_V_238_cast, i16 %r_V_248_cast"   --->   Operation 846 'add' 'tmp163' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.79ns)   --->   "%tmp165 = add i19 %r_V_306_cast, i19 %r_V_212_cast_cast_cast_cast_cast"   --->   Operation 847 'add' 'tmp165' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.79ns)   --->   "%tmp167 = add i19 %r_V_322_cast_cast_cast_cast_cast, i19 %r_V_359_cast_cast_cast_cast_cast"   --->   Operation 848 'add' 'tmp167' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%tmp167_cast = zext i19 %tmp167"   --->   Operation 849 'zext' 'tmp167_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (0.80ns)   --->   "%tmp166 = add i20 %tmp167_cast, i20 %r_V_256_cast"   --->   Operation 850 'add' 'tmp166' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%r_V_158_cast = zext i15 %r_V_156"   --->   Operation 851 'zext' 'r_V_158_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%r_V_239_cast = zext i14 %r_V_235"   --->   Operation 852 'zext' 'r_V_239_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%r_V_249_cast = zext i14 %r_V_245"   --->   Operation 853 'zext' 'r_V_249_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%r_V_283_cast = sext i16 %r_V_279"   --->   Operation 854 'sext' 'r_V_283_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%r_V_292_cast = zext i13 %r_V_288"   --->   Operation 855 'zext' 'r_V_292_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%r_V_334_cast = sext i15 %r_V_330"   --->   Operation 856 'sext' 'r_V_334_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns)   --->   "%r_V_342_cast = zext i14 %r_V_338"   --->   Operation 857 'zext' 'r_V_342_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 858 [1/1] (0.78ns)   --->   "%tmp171 = add i16 %r_V_223, i16 %r_V_158_cast"   --->   Operation 858 'add' 'tmp171' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%tmp173_cast = sext i16 %tmp173"   --->   Operation 859 'sext' 'tmp173_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (0.78ns)   --->   "%tmp172 = add i17 %tmp173_cast, i17 %r_V_283_cast"   --->   Operation 860 'add' 'tmp172' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp176 = add i15 %r_V_356, i15 %r_V_239_cast"   --->   Operation 861 'add' 'tmp176' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%tmp176_cast = sext i15 %tmp176"   --->   Operation 862 'sext' 'tmp176_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 863 [1/1] (0.77ns)   --->   "%tmp175 = add i16 %tmp176_cast, i16 %r_V_334_cast"   --->   Operation 863 'add' 'tmp175' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp178 = add i15 %r_V_292_cast, i15 %r_V_342_cast"   --->   Operation 864 'add' 'tmp178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 865 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp177 = add i15 %tmp178, i15 %r_V_249_cast"   --->   Operation 865 'add' 'tmp177' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%r_V_216_cast = sext i16 %r_V_214"   --->   Operation 866 'sext' 'r_V_216_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%r_V_308_cast = zext i15 %r_V_304"   --->   Operation 867 'zext' 'r_V_308_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%r_V_353_cast_cast_cast_cast = sext i14 %r_V_349"   --->   Operation 868 'sext' 'r_V_353_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%r_V_353_cast_cast_cast_cast_cast = zext i18 %r_V_353_cast_cast_cast_cast"   --->   Operation 869 'zext' 'r_V_353_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%addconv221 = add i17 %sext_ln1316_9, i17 %sext_ln1316_13"   --->   Operation 870 'add' 'addconv221' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 871 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp180 = add i17 %addconv221, i17 %r_V_216_cast"   --->   Operation 871 'add' 'tmp180' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%tmp183_cast = zext i16 %tmp183"   --->   Operation 872 'zext' 'tmp183_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp184 = add i19 %r_V_308_cast, i19 %r_V_353_cast_cast_cast_cast_cast"   --->   Operation 873 'add' 'tmp184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 874 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp182 = add i19 %tmp184, i19 %tmp183_cast"   --->   Operation 874 'add' 'tmp182' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%r_V_260_cast = sext i15 %r_V_256"   --->   Operation 875 'sext' 'r_V_260_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%r_V_274_cast = sext i13 %r_V_270"   --->   Operation 876 'sext' 'r_V_274_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.00ns)   --->   "%r_V_337_cast = zext i14 %r_V_333"   --->   Operation 877 'zext' 'r_V_337_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%r_V_354_cast = zext i14 %r_V_350"   --->   Operation 878 'zext' 'r_V_354_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.77ns)   --->   "%tmp187 = add i16 %r_V_260_cast, i16 %r_V_274_cast"   --->   Operation 879 'add' 'tmp187' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.76ns)   --->   "%tmp191 = add i15 %r_V_337_cast, i15 %r_V_354_cast"   --->   Operation 880 'add' 'tmp191' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%r_V_190_cast = sext i15 %r_V_188"   --->   Operation 881 'sext' 'r_V_190_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%r_V_208_cast = sext i15 %r_V_206"   --->   Operation 882 'sext' 'r_V_208_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%r_V_233_cast = sext i14 %r_V_229"   --->   Operation 883 'sext' 'r_V_233_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%r_V_356_cast = sext i12 %r_V_352"   --->   Operation 884 'sext' 'r_V_356_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.77ns)   --->   "%tmp194 = add i16 %r_V_190_cast, i16 %r_V_233_cast"   --->   Operation 885 'add' 'tmp194' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%tmp194_cast = sext i16 %tmp194"   --->   Operation 886 'sext' 'tmp194_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp193 = add i17 %tmp194_cast, i17 %r_V_208_cast"   --->   Operation 887 'add' 'tmp193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp196 = add i15 %r_V_356_cast, i15 %zext_ln1319_309"   --->   Operation 888 'add' 'tmp196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 889 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp195 = add i15 %tmp196, i15 %sext_ln1319_21"   --->   Operation 889 'add' 'tmp195' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%tmp195_cast = sext i15 %tmp195"   --->   Operation 890 'sext' 'tmp195_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp68754 = add i17 %tmp195_cast, i17 %tmp193"   --->   Operation 891 'add' 'tmp68754' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 892 [1/1] (0.00ns)   --->   "%r_V_234_cast_cast_cast_cast = sext i14 %r_V_230"   --->   Operation 892 'sext' 'r_V_234_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%r_V_234_cast_cast_cast_cast_cast = zext i18 %r_V_234_cast_cast_cast_cast"   --->   Operation 893 'zext' 'r_V_234_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%r_V_244_cast390 = sext i14 %r_V_240"   --->   Operation 894 'sext' 'r_V_244_cast390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%r_V_330_cast = zext i14 %r_V_326"   --->   Operation 895 'zext' 'r_V_330_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.79ns)   --->   "%tmp202 = add i19 %r_V_244_cast390, i19 %r_V_234_cast_cast_cast_cast_cast"   --->   Operation 896 'add' 'tmp202' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp204 = add i15 %r_V_330_cast, i15 %r_V_360"   --->   Operation 897 'add' 'tmp204' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%r_V_154_cast = sext i16 %r_V_152"   --->   Operation 898 'sext' 'r_V_154_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%r_V_191_cast = sext i16 %r_V_189"   --->   Operation 899 'sext' 'r_V_191_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%r_V_265_cast = sext i13 %r_V_261"   --->   Operation 900 'sext' 'r_V_265_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.00ns)   --->   "%r_V_280_cast = zext i15 %r_V_276"   --->   Operation 901 'zext' 'r_V_280_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%r_V_319_cast = zext i14 %r_V_315"   --->   Operation 902 'zext' 'r_V_319_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%r_V_347_cast = sext i15 %r_V_343"   --->   Operation 903 'sext' 'r_V_347_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%r_V_357_cast = sext i15 %r_V_353"   --->   Operation 904 'sext' 'r_V_357_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.78ns)   --->   "%tmp207 = add i17 %r_V_191_cast, i17 %r_V_154_cast"   --->   Operation 905 'add' 'tmp207' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.78ns)   --->   "%tmp209 = add i16 %r_V_265_cast, i16 %r_V_310"   --->   Operation 906 'add' 'tmp209' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.77ns)   --->   "%tmp211 = add i16 %r_V_347_cast, i16 %r_V_357_cast"   --->   Operation 907 'add' 'tmp211' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp213 = add i15 %r_V_319_cast, i15 %r_V_361"   --->   Operation 908 'add' 'tmp213' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%tmp213_cast = zext i15 %tmp213"   --->   Operation 909 'zext' 'tmp213_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.77ns)   --->   "%tmp212 = add i16 %tmp213_cast, i16 %r_V_280_cast"   --->   Operation 910 'add' 'tmp212' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 911 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 911 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 250, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 912 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 913 [1/1] (1.46ns)   --->   "%r_V_141 = mul i14 %zext_ln1319_128, i14 23"   --->   Operation 913 'mul' 'r_V_141' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 914 [1/1] (0.00ns)   --->   "%mult_V = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_141, i1 0"   --->   Operation 914 'bitconcatenate' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i15 %mult_V" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 915 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 916 [1/1] (0.00ns)   --->   "%mult_V_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_150, i1 0"   --->   Operation 916 'bitconcatenate' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln17_20 = sext i15 %mult_V_10" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 917 'sext' 'sext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i19 %sext_ln17_20" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 918 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i19 %sext_ln17_20" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 919 'zext' 'zext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 920 [1/1] (0.00ns)   --->   "%mult_V_11 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %r_V_155, i1 0"   --->   Operation 920 'bitconcatenate' 'mult_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln1316_5 = sext i14 %r_V_177"   --->   Operation 921 'sext' 'sext_ln1316_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 922 [1/1] (0.00ns)   --->   "%mult_V_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_183, i1 0"   --->   Operation 922 'bitconcatenate' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i15 %mult_V_12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 923 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln17_10 = sext i15 %mult_V_12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 924 'sext' 'sext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 925 [1/1] (0.00ns)   --->   "%mult_V_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_184, i1 0"   --->   Operation 925 'bitconcatenate' 'mult_V_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln17_8 = zext i15 %mult_V_13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 926 'zext' 'zext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln17_9 = zext i15 %mult_V_13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 927 'zext' 'zext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 928 [1/1] (0.00ns)   --->   "%mult_V_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %r_V_195, i1 0"   --->   Operation 928 'bitconcatenate' 'mult_V_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln17_11 = sext i16 %mult_V_14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 929 'sext' 'sext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln17_12 = sext i16 %mult_V_14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 930 'sext' 'sext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 931 [1/1] (0.00ns)   --->   "%mult_V_15 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_197, i1 0"   --->   Operation 931 'bitconcatenate' 'mult_V_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln17_26 = sext i15 %mult_V_15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 932 'sext' 'sext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln17_10 = zext i19 %sext_ln17_26" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 933 'zext' 'zext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln17_11 = zext i19 %sext_ln17_26" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 934 'zext' 'zext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 935 [1/1] (0.00ns)   --->   "%mult_V_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %r_V_216, i1 0"   --->   Operation 935 'bitconcatenate' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln17_13 = sext i16 %mult_V_16" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 936 'sext' 'sext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 937 [1/1] (0.00ns)   --->   "%mult_V_17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_217, i1 0"   --->   Operation 937 'bitconcatenate' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln17_12 = zext i15 %mult_V_17" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 938 'zext' 'zext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln17_13 = zext i15 %mult_V_17" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 939 'zext' 'zext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 940 [1/1] (0.00ns)   --->   "%mult_V_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %r_V_237, i1 0"   --->   Operation 940 'bitconcatenate' 'mult_V_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln17_14 = sext i16 %mult_V_18" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 941 'sext' 'sext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 942 [1/1] (0.00ns)   --->   "%mult_V_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %r_V_248, i1 0"   --->   Operation 942 'bitconcatenate' 'mult_V_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln17_15 = sext i16 %mult_V_19" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 943 'sext' 'sext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln17_16 = sext i16 %mult_V_19" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 944 'sext' 'sext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 945 [1/1] (0.00ns)   --->   "%mult_V_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_259, i1 0"   --->   Operation 945 'bitconcatenate' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln17_17 = sext i15 %mult_V_20" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 946 'sext' 'sext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln17_18 = sext i15 %mult_V_20" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 947 'sext' 'sext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 948 [1/1] (0.00ns)   --->   "%mult_V_21 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_269, i1 0"   --->   Operation 948 'bitconcatenate' 'mult_V_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln17_19 = sext i15 %mult_V_21" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 949 'sext' 'sext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln17_27 = sext i15 %mult_V_21" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 950 'sext' 'sext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 951 [1/1] (0.00ns)   --->   "%mult_V_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_275, i1 0"   --->   Operation 951 'bitconcatenate' 'mult_V_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln17_14 = zext i15 %mult_V_22" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 952 'zext' 'zext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 953 [1/1] (0.00ns)   --->   "%mult_V_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %r_V_277, i1 0"   --->   Operation 953 'bitconcatenate' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln17_21 = sext i16 %mult_V_23" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 954 'sext' 'sext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 955 [1/1] (0.00ns)   --->   "%mult_V_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %r_V_292, i1 0"   --->   Operation 955 'bitconcatenate' 'mult_V_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln17_22 = sext i16 %mult_V_24" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 956 'sext' 'sext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln17_23 = sext i16 %mult_V_24" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 957 'sext' 'sext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 958 [1/1] (0.00ns)   --->   "%mult_V_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %r_V_293, i1 0"   --->   Operation 958 'bitconcatenate' 'mult_V_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln17_28 = sext i16 %mult_V_25" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 959 'sext' 'sext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln17_15 = zext i19 %sext_ln17_28" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 960 'zext' 'zext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln17_16 = zext i19 %sext_ln17_28" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 961 'zext' 'zext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 962 [1/1] (0.00ns)   --->   "%mult_V_26 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %r_V_295, i1 0"   --->   Operation 962 'bitconcatenate' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln17_17 = zext i14 %mult_V_26" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 963 'zext' 'zext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln17_18 = zext i14 %mult_V_26" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 964 'zext' 'zext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 965 [1/1] (0.00ns)   --->   "%mult_V_27 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %r_V_300, i1 0"   --->   Operation 965 'bitconcatenate' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 966 [1/1] (0.00ns)   --->   "%mult_V_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_316, i1 0"   --->   Operation 966 'bitconcatenate' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln17_19 = zext i15 %mult_V_28" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 967 'zext' 'zext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln17_20 = zext i15 %mult_V_28" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 968 'zext' 'zext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 969 [1/1] (0.00ns)   --->   "%mult_V_29 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_328, i1 0"   --->   Operation 969 'bitconcatenate' 'mult_V_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln17_24 = sext i15 %mult_V_29" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 970 'sext' 'sext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln17_25 = sext i15 %mult_V_29" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 971 'sext' 'sext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%mult_V_30 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %r_V_335, i1 0"   --->   Operation 972 'bitconcatenate' 'mult_V_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln17_21 = zext i14 %mult_V_30" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 973 'zext' 'zext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln17_22 = zext i14 %mult_V_30" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 974 'zext' 'zext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_cast = sext i17 %tmp"   --->   Operation 975 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%tmp23_cast = sext i17 %tmp23"   --->   Operation 976 'sext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (0.79ns)   --->   "%tmp50598 = add i18 %tmp23_cast, i18 %tmp_cast"   --->   Operation 977 'add' 'tmp50598' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp50598, i1 0"   --->   Operation 978 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i19 %tmp_67"   --->   Operation 979 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 980 [1/1] (0.80ns)   --->   "%add_ln859 = add i20 %sext_ln17_10, i20 %zext_ln17_16"   --->   Operation 980 'add' 'add_ln859' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln859_15 = sext i20 %add_ln859"   --->   Operation 981 'sext' 'sext_ln859_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 982 [1/1] (0.80ns)   --->   "%add_ln859_35 = add i20 %sext_ln859, i20 5120"   --->   Operation 982 'add' 'add_ln859_35' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln859_16 = sext i20 %add_ln859_35"   --->   Operation 983 'sext' 'sext_ln859_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 984 [1/1] (0.80ns)   --->   "%x_V_17 = add i21 %sext_ln859_16, i21 %sext_ln859_15"   --->   Operation 984 'add' 'x_V_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.00ns)   --->   "%tmp28_cast = sext i16 %tmp28"   --->   Operation 985 'sext' 'tmp28_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 986 [1/1] (0.00ns)   --->   "%tmp31_cast = zext i20 %tmp31"   --->   Operation 986 'zext' 'tmp31_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 987 [1/1] (0.80ns)   --->   "%tmp51497 = add i21 %tmp31_cast, i21 %tmp28_cast"   --->   Operation 987 'add' 'tmp51497' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 988 [1/1] (0.00ns)   --->   "%tmp69 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i21.i1, i21 %tmp51497, i1 0"   --->   Operation 988 'bitconcatenate' 'tmp69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 989 [1/1] (0.77ns)   --->   "%add_ln859_37 = add i16 %zext_ln17_13, i16 %sext_ln17_18"   --->   Operation 989 'add' 'add_ln859_37' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln859_5 = sext i16 %add_ln859_37"   --->   Operation 990 'sext' 'sext_ln859_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_38 = add i22 %tmp69, i22 6144"   --->   Operation 991 'add' 'add_ln859_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 992 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_31 = add i22 %add_ln859_38, i22 %sext_ln859_5"   --->   Operation 992 'add' 'x_V_31' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 993 [1/1] (0.00ns)   --->   "%r_V_261_cast361 = zext i13 %r_V_257"   --->   Operation 993 'zext' 'r_V_261_cast361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 994 [1/1] (0.00ns)   --->   "%r_V_269_cast_cast_cast_cast = sext i15 %r_V_265"   --->   Operation 994 'sext' 'r_V_269_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 995 [1/1] (0.00ns)   --->   "%r_V_269_cast_cast_cast_cast_cast = zext i18 %r_V_269_cast_cast_cast_cast"   --->   Operation 995 'zext' 'r_V_269_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 996 [1/1] (0.00ns)   --->   "%tmp38_cast = sext i15 %tmp38"   --->   Operation 996 'sext' 'tmp38_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 997 [1/1] (0.00ns)   --->   "%tmp39_cast = sext i15 %tmp39"   --->   Operation 997 'sext' 'tmp39_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 998 [1/1] (0.77ns)   --->   "%tmp37 = add i16 %tmp39_cast, i16 %tmp38_cast"   --->   Operation 998 'add' 'tmp37' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.00ns)   --->   "%tmp37_cast = sext i16 %tmp37"   --->   Operation 999 'sext' 'tmp37_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp41 = add i19 %r_V_261_cast361, i19 %r_V_269_cast_cast_cast_cast_cast"   --->   Operation 1000 'add' 'tmp41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp42_cast = zext i16 %tmp42"   --->   Operation 1001 'zext' 'tmp42_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1002 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp40 = add i19 %tmp42_cast, i19 %tmp41"   --->   Operation 1002 'add' 'tmp40' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp40_cast = zext i19 %tmp40"   --->   Operation 1003 'zext' 'tmp40_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1004 [1/1] (0.80ns)   --->   "%tmp52394 = add i20 %tmp40_cast, i20 %tmp37_cast"   --->   Operation 1004 'add' 'tmp52394' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp52394, i1 0"   --->   Operation 1005 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp524 = sext i21 %tmp_70"   --->   Operation 1006 'sext' 'tmp524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_40 = add i22 %tmp524, i22 8192"   --->   Operation 1007 'add' 'add_ln859_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1008 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_25 = add i22 %add_ln859_40, i22 %zext_ln17_18"   --->   Operation 1008 'add' 'x_V_25' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1009 [1/1] (0.00ns)   --->   "%r_V_324_cast = sext i15 %r_V_320"   --->   Operation 1009 'sext' 'r_V_324_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp45_cast = sext i16 %tmp45"   --->   Operation 1010 'sext' 'tmp45_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp47_cast = zext i19 %tmp47"   --->   Operation 1011 'zext' 'tmp47_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp46 = add i20 %tmp47_cast, i20 %r_V_324_cast"   --->   Operation 1012 'add' 'tmp46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1013 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp52892 = add i20 %tmp46, i20 %tmp45_cast"   --->   Operation 1013 'add' 'tmp52892' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp52892, i1 0"   --->   Operation 1014 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp529 = sext i21 %tmp_71"   --->   Operation 1015 'sext' 'tmp529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1016 [1/1] (0.81ns)   --->   "%x_V_21 = add i22 %tmp529, i22 11264"   --->   Operation 1016 'add' 'x_V_21' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp73 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp53790, i1 0"   --->   Operation 1017 'bitconcatenate' 'tmp73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1018 [1/1] (0.81ns)   --->   "%add_ln859_43 = add i21 %tmp73, i21 3072"   --->   Operation 1018 'add' 'add_ln859_43' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i21 %add_ln859_43"   --->   Operation 1019 'zext' 'zext_ln859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1020 [1/1] (0.81ns)   --->   "%x_V_15 = add i22 %zext_ln859, i22 %zext_ln17_15"   --->   Operation 1020 'add' 'x_V_15' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp57_cast = sext i16 %tmp57"   --->   Operation 1021 'sext' 'tmp57_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp58_cast = sext i16 %tmp58"   --->   Operation 1022 'sext' 'tmp58_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1023 [1/1] (0.78ns)   --->   "%tmp56 = add i17 %tmp58_cast, i17 %tmp57_cast"   --->   Operation 1023 'add' 'tmp56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp56_cast = sext i17 %tmp56"   --->   Operation 1024 'sext' 'tmp56_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp59_cast = zext i20 %tmp59"   --->   Operation 1025 'zext' 'tmp59_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1026 [1/1] (0.80ns)   --->   "%tmp54589 = add i21 %tmp59_cast, i21 %tmp56_cast"   --->   Operation 1026 'add' 'tmp54589' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp74 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i21.i1, i21 %tmp54589, i1 0"   --->   Operation 1027 'bitconcatenate' 'tmp74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_45 = add i22 %tmp74, i22 10240"   --->   Operation 1028 'add' 'add_ln859_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1029 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_19 = add i22 %add_ln859_45, i22 %zext_ln17_9"   --->   Operation 1029 'add' 'x_V_19' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp63_cast = sext i15 %tmp63"   --->   Operation 1030 'sext' 'tmp63_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp64_cast = sext i16 %tmp64"   --->   Operation 1031 'sext' 'tmp64_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1032 [1/1] (0.78ns)   --->   "%tmp55086 = add i17 %tmp64_cast, i17 %tmp63_cast"   --->   Operation 1032 'add' 'tmp55086' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp55086, i1 0"   --->   Operation 1033 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln859_17 = sext i18 %tmp_75"   --->   Operation 1034 'sext' 'sext_ln859_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1035 [1/1] (0.79ns)   --->   "%add_ln859_47 = add i19 %sext_ln859_17, i19 5120"   --->   Operation 1035 'add' 'add_ln859_47' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln859_18 = sext i19 %add_ln859_47"   --->   Operation 1036 'sext' 'sext_ln859_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1037 [1/1] (0.80ns)   --->   "%x_V_32 = add i21 %sext_ln859_18, i21 %zext_ln17_11"   --->   Operation 1037 'add' 'x_V_32' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp67_cast = sext i17 %tmp67"   --->   Operation 1038 'sext' 'tmp67_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp71_cast = sext i15 %tmp71"   --->   Operation 1039 'sext' 'tmp71_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp72_cast = zext i19 %tmp72"   --->   Operation 1040 'zext' 'tmp72_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1041 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp70 = add i20 %tmp72_cast, i20 %tmp71_cast"   --->   Operation 1041 'add' 'tmp70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1042 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp55884 = add i20 %tmp70, i20 %tmp67_cast"   --->   Operation 1042 'add' 'tmp55884' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp55884, i1 0"   --->   Operation 1043 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp559 = sext i21 %tmp_76"   --->   Operation 1044 'sext' 'tmp559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_49 = add i22 %zext_ln17_12, i22 %tmp559"   --->   Operation 1045 'add' 'add_ln859_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1046 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_36 = add i22 %add_ln859_49, i22 %zext_ln17_20"   --->   Operation 1046 'add' 'x_V_36' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1047 [1/1] (0.00ns)   --->   "%addconv218_cast = sext i16 %addconv218"   --->   Operation 1047 'sext' 'addconv218_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp77_cast = sext i16 %tmp77"   --->   Operation 1048 'sext' 'tmp77_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp78_cast = zext i19 %tmp78"   --->   Operation 1049 'zext' 'tmp78_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp76 = add i21 %tmp78_cast, i21 %tmp77_cast"   --->   Operation 1050 'add' 'tmp76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1051 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp56583 = add i21 %tmp76, i21 %addconv218_cast"   --->   Operation 1051 'add' 'tmp56583' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp79 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i21.i1, i21 %tmp56583, i1 0"   --->   Operation 1052 'bitconcatenate' 'tmp79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1053 [1/1] (0.79ns)   --->   "%add_ln859_51 = add i17 %sext_ln17_23, i17 %mult_V_27"   --->   Operation 1053 'add' 'add_ln859_51' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln859_6 = sext i17 %add_ln859_51"   --->   Operation 1054 'sext' 'sext_ln859_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1055 [1/1] (0.82ns)   --->   "%add_ln859_52 = add i22 %tmp79, i22 4193280"   --->   Operation 1055 'add' 'add_ln859_52' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_53 = add i22 %add_ln859_52, i22 %sext_ln17_25"   --->   Operation 1056 'add' 'add_ln859_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1057 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V = add i22 %add_ln859_53, i22 %sext_ln859_6"   --->   Operation 1057 'add' 'x_V' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp82_cast = sext i16 %tmp82"   --->   Operation 1058 'sext' 'tmp82_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp85_cast = zext i19 %tmp85"   --->   Operation 1059 'zext' 'tmp85_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1060 [1/1] (0.80ns)   --->   "%tmp57380 = add i20 %tmp85_cast, i20 %tmp82_cast"   --->   Operation 1060 'add' 'tmp57380' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp57380, i1 0"   --->   Operation 1061 'bitconcatenate' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp574 = sext i21 %tmp_80"   --->   Operation 1062 'sext' 'tmp574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_55 = add i22 %tmp574, i22 4191232"   --->   Operation 1063 'add' 'add_ln859_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1064 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_26 = add i22 %add_ln859_55, i22 %sext_ln17_16"   --->   Operation 1064 'add' 'x_V_26' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1065 [1/1] (0.00ns)   --->   "%r_V_270_cast = zext i13 %r_V_266"   --->   Operation 1065 'zext' 'r_V_270_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1066 [1/1] (0.00ns)   --->   "%addconv220_cast = sext i16 %addconv220"   --->   Operation 1066 'sext' 'addconv220_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp91_cast = sext i17 %tmp91"   --->   Operation 1067 'sext' 'tmp91_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1068 [1/1] (0.79ns)   --->   "%tmp89 = add i18 %tmp91_cast, i18 %addconv220_cast"   --->   Operation 1068 'add' 'tmp89' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp89_cast = sext i18 %tmp89"   --->   Operation 1069 'sext' 'tmp89_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp94_cast = zext i15 %tmp94"   --->   Operation 1070 'zext' 'tmp94_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp95 = add i19 %tmp96, i19 %r_V_270_cast"   --->   Operation 1071 'add' 'tmp95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1072 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp93 = add i19 %tmp95, i19 %tmp94_cast"   --->   Operation 1072 'add' 'tmp93' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp93_cast = zext i19 %tmp93"   --->   Operation 1073 'zext' 'tmp93_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1074 [1/1] (0.80ns)   --->   "%tmp58378 = add i20 %tmp93_cast, i20 %tmp89_cast"   --->   Operation 1074 'add' 'tmp58378' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1075 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp58378, i1 0"   --->   Operation 1075 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp584 = sext i21 %tmp_81"   --->   Operation 1076 'sext' 'tmp584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_57 = add i22 %tmp584, i22 1024"   --->   Operation 1077 'add' 'add_ln859_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1078 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_28 = add i22 %add_ln859_57, i22 %zext_ln17_10"   --->   Operation 1078 'add' 'x_V_28' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp98_cast = sext i17 %tmp98"   --->   Operation 1079 'sext' 'tmp98_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp102_cast = zext i20 %tmp102"   --->   Operation 1080 'zext' 'tmp102_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1081 [1/1] (0.80ns)   --->   "%tmp59377 = add i21 %tmp102_cast, i21 %tmp98_cast"   --->   Operation 1081 'add' 'tmp59377' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp83 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i21.i1, i21 %tmp59377, i1 0"   --->   Operation 1082 'bitconcatenate' 'tmp83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1083 [1/1] (0.78ns)   --->   "%add_ln859_59 = add i17 %sext_ln17_12, i17 %sext_ln17_13"   --->   Operation 1083 'add' 'add_ln859_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln859_7 = sext i17 %add_ln859_59"   --->   Operation 1084 'sext' 'sext_ln859_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1085 [1/1] (0.80ns)   --->   "%add_ln859_60 = add i21 %sext_ln859_7, i21 %zext_ln17_7"   --->   Operation 1085 'add' 'add_ln859_60' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln859_8 = sext i21 %add_ln859_60"   --->   Operation 1086 'sext' 'sext_ln859_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1087 [1/1] (0.82ns)   --->   "%add_ln859_61 = add i22 %tmp83, i22 4190208"   --->   Operation 1087 'add' 'add_ln859_61' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_62 = add i22 %add_ln859_61, i22 %sext_ln17_22"   --->   Operation 1088 'add' 'add_ln859_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1089 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_29 = add i22 %add_ln859_62, i22 %sext_ln859_8"   --->   Operation 1089 'add' 'x_V_29' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp111_cast = sext i16 %tmp111"   --->   Operation 1090 'sext' 'tmp111_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp112_cast = sext i16 %tmp112"   --->   Operation 1091 'sext' 'tmp112_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1092 [1/1] (0.78ns)   --->   "%tmp110 = add i17 %tmp112_cast, i17 %tmp111_cast"   --->   Operation 1092 'add' 'tmp110' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp110_cast = sext i17 %tmp110"   --->   Operation 1093 'sext' 'tmp110_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp114_cast = sext i16 %tmp114"   --->   Operation 1094 'sext' 'tmp114_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp115_cast = zext i19 %tmp115"   --->   Operation 1095 'zext' 'tmp115_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp113 = add i20 %tmp115_cast, i20 %tmp114_cast"   --->   Operation 1096 'add' 'tmp113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1097 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp60274 = add i20 %tmp113, i20 %tmp110_cast"   --->   Operation 1097 'add' 'tmp60274' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_84 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp60274, i1 0"   --->   Operation 1098 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp603 = sext i21 %tmp_84"   --->   Operation 1099 'sext' 'tmp603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1100 [1/1] (0.77ns)   --->   "%add_ln859_64 = add i16 %zext_ln17_14, i16 %zext_ln17_17"   --->   Operation 1100 'add' 'add_ln859_64' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln859_4 = zext i16 %add_ln859_64"   --->   Operation 1101 'zext' 'zext_ln859_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_65 = add i22 %tmp603, i22 4186112"   --->   Operation 1102 'add' 'add_ln859_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1103 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_37 = add i22 %add_ln859_65, i22 %zext_ln859_4"   --->   Operation 1103 'add' 'x_V_37' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp60972, i1 0"   --->   Operation 1104 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln859_19 = sext i18 %tmp_s"   --->   Operation 1105 'sext' 'sext_ln859_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1106 [1/1] (0.78ns)   --->   "%add_ln859_67 = add i17 %sext_ln17, i17 %sext_ln17_14"   --->   Operation 1106 'add' 'add_ln859_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln859_20 = sext i17 %add_ln859_67"   --->   Operation 1107 'sext' 'sext_ln859_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_68 = add i19 %sext_ln859_19, i19 9216"   --->   Operation 1108 'add' 'add_ln859_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1109 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%x_V_38 = add i19 %add_ln859_68, i19 %sext_ln859_20"   --->   Operation 1109 'add' 'x_V_38' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp127_cast = sext i15 %tmp127"   --->   Operation 1110 'sext' 'tmp127_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp128_cast = sext i16 %tmp128"   --->   Operation 1111 'sext' 'tmp128_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp126 = add i17 %tmp128_cast, i17 %tmp127_cast"   --->   Operation 1112 'add' 'tmp126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp131_cast = sext i14 %tmp131"   --->   Operation 1113 'sext' 'tmp131_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp132_cast = zext i16 %tmp132"   --->   Operation 1114 'zext' 'tmp132_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1115 [1/1] (0.78ns)   --->   "%tmp130 = add i17 %tmp132_cast, i17 %tmp131_cast"   --->   Operation 1115 'add' 'tmp130' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1116 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp61970 = add i17 %tmp130, i17 %tmp126"   --->   Operation 1116 'add' 'tmp61970' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_85 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp61970, i1 0"   --->   Operation 1117 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln859_21 = sext i18 %tmp_85"   --->   Operation 1118 'sext' 'sext_ln859_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_70 = add i19 %sext_ln859_21, i19 4096"   --->   Operation 1119 'add' 'add_ln859_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1120 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%x_V_20 = add i19 %add_ln859_70, i19 %sext_ln17_27"   --->   Operation 1120 'add' 'x_V_20' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp136_cast = sext i16 %tmp136"   --->   Operation 1121 'sext' 'tmp136_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp137_cast = zext i16 %tmp137"   --->   Operation 1122 'zext' 'tmp137_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1123 [1/1] (0.78ns)   --->   "%tmp135 = add i17 %tmp137_cast, i17 %tmp136_cast"   --->   Operation 1123 'add' 'tmp135' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp135_cast = sext i17 %tmp135"   --->   Operation 1124 'sext' 'tmp135_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp139_cast = zext i15 %tmp139"   --->   Operation 1125 'zext' 'tmp139_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1126 [1/1] (0.00ns)   --->   "%tmp140_cast = zext i15 %tmp140"   --->   Operation 1126 'zext' 'tmp140_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1127 [1/1] (0.77ns)   --->   "%tmp138 = add i16 %tmp140_cast, i16 %tmp139_cast"   --->   Operation 1127 'add' 'tmp138' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp138_cast = zext i16 %tmp138"   --->   Operation 1128 'zext' 'tmp138_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1129 [1/1] (0.79ns)   --->   "%tmp62868 = add i18 %tmp138_cast, i18 %tmp135_cast"   --->   Operation 1129 'add' 'tmp62868' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_86 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp62868, i1 0"   --->   Operation 1130 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln859_22 = sext i19 %tmp_86"   --->   Operation 1131 'sext' 'sext_ln859_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_72 = add i20 %sext_ln859_22, i20 7168"   --->   Operation 1132 'add' 'add_ln859_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1133 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%x_V_22 = add i20 %add_ln859_72, i20 %zext_ln17"   --->   Operation 1133 'add' 'x_V_22' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1134 [1/1] (0.00ns)   --->   "%addconv359_cast = sext i16 %addconv359"   --->   Operation 1134 'sext' 'addconv359_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1135 [1/1] (0.78ns)   --->   "%addconv360 = add i17 %addconv359_cast, i17 %sext_ln1316_5"   --->   Operation 1135 'add' 'addconv360' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp144_cast = sext i16 %tmp144"   --->   Operation 1136 'sext' 'tmp144_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp143 = add i17 %tmp144_cast, i17 %addconv360"   --->   Operation 1137 'add' 'tmp143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp145_cast = sext i16 %tmp145"   --->   Operation 1138 'sext' 'tmp145_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1139 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp63766 = add i17 %tmp145_cast, i17 %tmp143"   --->   Operation 1139 'add' 'tmp63766' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_87 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp63766, i1 0"   --->   Operation 1140 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln859_23 = sext i18 %tmp_87"   --->   Operation 1141 'sext' 'sext_ln859_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1142 [1/1] (0.78ns)   --->   "%add_ln859_74 = add i17 %sext_ln17_15, i17 %sext_ln17_24"   --->   Operation 1142 'add' 'add_ln859_74' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln859_24 = sext i17 %add_ln859_74"   --->   Operation 1143 'sext' 'sext_ln859_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_75 = add i19 %sext_ln859_23, i19 520192"   --->   Operation 1144 'add' 'add_ln859_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1145 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%x_V_27 = add i19 %add_ln859_75, i19 %sext_ln859_24"   --->   Operation 1145 'add' 'x_V_27' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp149_cast = sext i18 %tmp149"   --->   Operation 1146 'sext' 'tmp149_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1147 [1/1] (0.00ns)   --->   "%tmp153_cast = sext i14 %tmp153"   --->   Operation 1147 'sext' 'tmp153_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp154_cast = zext i19 %tmp154"   --->   Operation 1148 'zext' 'tmp154_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp152 = add i20 %tmp154_cast, i20 %tmp153_cast"   --->   Operation 1149 'add' 'tmp152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1150 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp64664 = add i20 %tmp152, i20 %tmp149_cast"   --->   Operation 1150 'add' 'tmp64664' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp64664, i1 0"   --->   Operation 1151 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp647 = sext i21 %tmp_88"   --->   Operation 1152 'sext' 'tmp647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_77 = add i17 %sext_ln17_13, i17 %sext_ln17_19"   --->   Operation 1153 'add' 'add_ln859_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1154 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln859_78 = add i17 %add_ln859_77, i17 %zext_ln17_8"   --->   Operation 1154 'add' 'add_ln859_78' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln859_11 = sext i17 %add_ln859_78"   --->   Operation 1155 'sext' 'sext_ln859_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1156 [1/1] (0.79ns)   --->   "%add_ln859_79 = add i17 %mult_V_27, i17 %zext_ln17_19"   --->   Operation 1156 'add' 'add_ln859_79' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln859_12 = sext i17 %add_ln859_79"   --->   Operation 1157 'sext' 'sext_ln859_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1158 [1/1] (0.81ns)   --->   "%add_ln859_80 = add i22 %tmp647, i22 6144"   --->   Operation 1158 'add' 'add_ln859_80' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_81 = add i22 %add_ln859_80, i22 %sext_ln859_12"   --->   Operation 1159 'add' 'add_ln859_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1160 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_35 = add i22 %add_ln859_81, i22 %sext_ln859_11"   --->   Operation 1160 'add' 'x_V_35' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp162_cast = sext i16 %tmp162"   --->   Operation 1161 'sext' 'tmp162_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp163_cast = sext i16 %tmp163"   --->   Operation 1162 'sext' 'tmp163_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1163 [1/1] (0.78ns)   --->   "%tmp161 = add i17 %tmp163_cast, i17 %tmp162_cast"   --->   Operation 1163 'add' 'tmp161' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp161_cast = sext i17 %tmp161"   --->   Operation 1164 'sext' 'tmp161_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp165_cast = sext i19 %tmp165"   --->   Operation 1165 'sext' 'tmp165_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp166_cast = zext i20 %tmp166"   --->   Operation 1166 'zext' 'tmp166_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp164 = add i21 %tmp166_cast, i21 %tmp165_cast"   --->   Operation 1167 'add' 'tmp164' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1168 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp65563 = add i21 %tmp164, i21 %tmp161_cast"   --->   Operation 1168 'add' 'tmp65563' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp90 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i21.i1, i21 %tmp65563, i1 0"   --->   Operation 1169 'bitconcatenate' 'tmp90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1170 [1/1] (0.79ns)   --->   "%add_ln859_83 = add i18 %mult_V_11, i18 %sext_ln17_21"   --->   Operation 1170 'add' 'add_ln859_83' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln859_13 = sext i18 %add_ln859_83"   --->   Operation 1171 'sext' 'sext_ln859_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_84 = add i22 %tmp90, i22 4187136"   --->   Operation 1172 'add' 'add_ln859_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1173 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_16 = add i22 %add_ln859_84, i22 %sext_ln859_13"   --->   Operation 1173 'add' 'x_V_16' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp171_cast = sext i16 %tmp171"   --->   Operation 1174 'sext' 'tmp171_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp172_cast = sext i17 %tmp172"   --->   Operation 1175 'sext' 'tmp172_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp170 = add i18 %tmp172_cast, i18 %tmp171_cast"   --->   Operation 1176 'add' 'tmp170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp175_cast = sext i16 %tmp175"   --->   Operation 1177 'sext' 'tmp175_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp177_cast = zext i15 %tmp177"   --->   Operation 1178 'zext' 'tmp177_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1179 [1/1] (0.78ns)   --->   "%tmp174 = add i17 %tmp177_cast, i17 %tmp175_cast"   --->   Operation 1179 'add' 'tmp174' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp174_cast = sext i17 %tmp174"   --->   Operation 1180 'sext' 'tmp174_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1181 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp66660 = add i18 %tmp174_cast, i18 %tmp170"   --->   Operation 1181 'add' 'tmp66660' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp66660, i1 0"   --->   Operation 1182 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln859_25 = sext i19 %tmp_89"   --->   Operation 1183 'sext' 'sext_ln859_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_86 = add i20 %sext_ln859_25, i20 11264"   --->   Operation 1184 'add' 'add_ln859_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1185 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%x_V_18 = add i20 %add_ln859_86, i20 %zext_ln17"   --->   Operation 1185 'add' 'x_V_18' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp180_cast = sext i17 %tmp180"   --->   Operation 1186 'sext' 'tmp180_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp182_cast = zext i19 %tmp182"   --->   Operation 1187 'zext' 'tmp182_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1188 [1/1] (0.80ns)   --->   "%tmp67358 = add i20 %tmp182_cast, i20 %tmp180_cast"   --->   Operation 1188 'add' 'tmp67358' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp67358, i1 0"   --->   Operation 1189 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp674 = sext i21 %tmp_90"   --->   Operation 1190 'sext' 'tmp674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_88 = add i22 %tmp674, i22 17408"   --->   Operation 1191 'add' 'add_ln859_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1192 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_23 = add i22 %add_ln859_88, i22 %sext_ln17_11"   --->   Operation 1192 'add' 'x_V_23' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1193 [1/1] (0.00ns)   --->   "%r_V_145_cast = zext i14 %r_V_143"   --->   Operation 1193 'zext' 'r_V_145_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns)   --->   "%r_V_169_cast_cast_cast_cast = sext i15 %r_V_167"   --->   Operation 1194 'sext' 'r_V_169_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1195 [1/1] (0.00ns)   --->   "%r_V_169_cast_cast_cast_cast_cast = zext i18 %r_V_169_cast_cast_cast_cast"   --->   Operation 1195 'zext' 'r_V_169_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1196 [1/1] (0.00ns)   --->   "%r_V_217_cast = zext i15 %r_V_215"   --->   Operation 1196 'zext' 'r_V_217_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1197 [1/1] (0.00ns)   --->   "%r_V_362_cast = sext i16 %r_V_358"   --->   Operation 1197 'sext' 'r_V_362_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp187_cast = sext i16 %tmp187"   --->   Operation 1198 'sext' 'tmp187_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp188 = add i19 %r_V_362_cast, i19 %r_V_169_cast_cast_cast_cast_cast"   --->   Operation 1199 'add' 'tmp188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1200 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp186 = add i19 %tmp188, i19 %tmp187_cast"   --->   Operation 1200 'add' 'tmp186' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1201 [1/1] (0.00ns)   --->   "%tmp186_cast = sext i19 %tmp186"   --->   Operation 1201 'sext' 'tmp186_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp190 = add i16 %r_V_145_cast, i16 %r_V_217_cast"   --->   Operation 1202 'add' 'tmp190' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp191_cast = zext i15 %tmp191"   --->   Operation 1203 'zext' 'tmp191_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1204 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp189 = add i16 %tmp191_cast, i16 %tmp190"   --->   Operation 1204 'add' 'tmp189' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp189_cast = zext i16 %tmp189"   --->   Operation 1205 'zext' 'tmp189_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1206 [1/1] (0.80ns)   --->   "%tmp68156 = add i20 %tmp189_cast, i20 %tmp186_cast"   --->   Operation 1206 'add' 'tmp68156' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp68156, i1 0"   --->   Operation 1207 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp682 = sext i21 %tmp_91"   --->   Operation 1208 'sext' 'tmp682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_90 = add i22 %tmp682, i22 15360"   --->   Operation 1209 'add' 'add_ln859_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1210 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_24 = add i22 %add_ln859_90, i22 %zext_ln17_6"   --->   Operation 1210 'add' 'x_V_24' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1211 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp68754, i1 0"   --->   Operation 1211 'bitconcatenate' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln859_26 = sext i18 %tmp_92"   --->   Operation 1212 'sext' 'sext_ln859_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1213 [1/1] (0.78ns)   --->   "%add_ln859_92 = add i17 %sext_ln17_14, i17 %sext_ln17_17"   --->   Operation 1213 'add' 'add_ln859_92' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln859_14 = sext i17 %add_ln859_92"   --->   Operation 1214 'sext' 'sext_ln859_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1215 [1/1] (0.79ns)   --->   "%add_ln859_93 = add i18 %sext_ln859_14, i18 %mult_V_11"   --->   Operation 1215 'add' 'add_ln859_93' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln859_27 = sext i18 %add_ln859_93"   --->   Operation 1216 'sext' 'sext_ln859_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1217 [1/1] (0.78ns)   --->   "%add_ln859_94 = add i16 %zext_ln17_14, i16 %mult_V_23"   --->   Operation 1217 'add' 'add_ln859_94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln859_28 = sext i16 %add_ln859_94"   --->   Operation 1218 'sext' 'sext_ln859_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_95 = add i19 %sext_ln859_26, i19 10240"   --->   Operation 1219 'add' 'add_ln859_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1220 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln859_96 = add i19 %add_ln859_95, i19 %sext_ln859_28"   --->   Operation 1220 'add' 'add_ln859_96' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln859_29 = sext i19 %add_ln859_96"   --->   Operation 1221 'sext' 'sext_ln859_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1222 [1/1] (0.80ns)   --->   "%x_V_30 = add i20 %sext_ln859_29, i20 %sext_ln859_27"   --->   Operation 1222 'add' 'x_V_30' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.00ns)   --->   "%r_V_264_cast = sext i14 %r_V_260"   --->   Operation 1223 'sext' 'r_V_264_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp202_cast = sext i19 %tmp202"   --->   Operation 1224 'sext' 'tmp202_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp204_cast = zext i15 %tmp204"   --->   Operation 1225 'zext' 'tmp204_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1226 [1/1] (0.77ns)   --->   "%tmp203 = add i16 %tmp204_cast, i16 %r_V_264_cast"   --->   Operation 1226 'add' 'tmp203' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp203_cast = sext i16 %tmp203"   --->   Operation 1227 'sext' 'tmp203_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1228 [1/1] (0.80ns)   --->   "%tmp69252 = add i20 %tmp203_cast, i20 %tmp202_cast"   --->   Operation 1228 'add' 'tmp69252' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_93 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp69252, i1 0"   --->   Operation 1229 'bitconcatenate' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp693 = sext i21 %tmp_93"   --->   Operation 1230 'sext' 'tmp693' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_98 = add i22 %tmp693, i22 4187136"   --->   Operation 1231 'add' 'add_ln859_98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1232 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_33 = add i22 %add_ln859_98, i22 %zext_ln17_22"   --->   Operation 1232 'add' 'x_V_33' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1233 [1/1] (0.00ns)   --->   "%r_V_235_cast = sext i15 %r_V_231"   --->   Operation 1233 'sext' 'r_V_235_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp207_cast = sext i17 %tmp207"   --->   Operation 1234 'sext' 'tmp207_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp209_cast = sext i16 %tmp209"   --->   Operation 1235 'sext' 'tmp209_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1236 [1/1] (0.78ns)   --->   "%tmp208 = add i17 %tmp209_cast, i17 %r_V_235_cast"   --->   Operation 1236 'add' 'tmp208' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1237 [1/1] (0.00ns)   --->   "%tmp208_cast = sext i17 %tmp208"   --->   Operation 1237 'sext' 'tmp208_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp206 = add i18 %tmp208_cast, i18 %tmp207_cast"   --->   Operation 1238 'add' 'tmp206' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp211_cast = sext i16 %tmp211"   --->   Operation 1239 'sext' 'tmp211_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp212_cast = zext i16 %tmp212"   --->   Operation 1240 'zext' 'tmp212_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1241 [1/1] (0.78ns)   --->   "%tmp210 = add i17 %tmp212_cast, i17 %tmp211_cast"   --->   Operation 1241 'add' 'tmp210' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp210_cast = sext i17 %tmp210"   --->   Operation 1242 'sext' 'tmp210_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1243 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp70250 = add i18 %tmp210_cast, i18 %tmp206"   --->   Operation 1243 'add' 'tmp70250' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_94 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp70250, i1 0"   --->   Operation 1244 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln859_30 = sext i19 %tmp_94"   --->   Operation 1245 'sext' 'sext_ln859_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1246 [1/1] (0.78ns)   --->   "%add_ln859_100 = add i16 %mult_V_24, i16 %zext_ln17_21"   --->   Operation 1246 'add' 'add_ln859_100' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln859_31 = sext i16 %add_ln859_100"   --->   Operation 1247 'sext' 'sext_ln859_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_101 = add i20 %sext_ln859_30, i20 7168"   --->   Operation 1248 'add' 'add_ln859_101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1249 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%x_V_34 = add i20 %add_ln859_101, i20 %sext_ln859_31"   --->   Operation 1249 'add' 'x_V_34' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1250 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V, i32 6, i32 21"   --->   Operation 1250 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1251 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_15, i32 6, i32 21"   --->   Operation 1251 'partselect' 'trunc_ln864_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln864_7 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_16, i32 6, i32 21"   --->   Operation 1252 'partselect' 'trunc_ln864_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %x_V_17, i32 6, i32 20"   --->   Operation 1253 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i15 %tmp_258"   --->   Operation 1254 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %x_V_18, i32 6, i32 19"   --->   Operation 1255 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln864_7 = sext i14 %tmp_259"   --->   Operation 1256 'sext' 'sext_ln864_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns)   --->   "%trunc_ln864_8 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_19, i32 6, i32 21"   --->   Operation 1257 'partselect' 'trunc_ln864_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %x_V_20, i32 6, i32 18"   --->   Operation 1258 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln864_8 = sext i13 %tmp_260"   --->   Operation 1259 'sext' 'sext_ln864_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1260 [1/1] (0.00ns)   --->   "%trunc_ln864_9 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_21, i32 6, i32 21"   --->   Operation 1260 'partselect' 'trunc_ln864_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %x_V_22, i32 6, i32 19"   --->   Operation 1261 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln864_9 = sext i14 %tmp_261"   --->   Operation 1262 'sext' 'sext_ln864_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1263 [1/1] (0.00ns)   --->   "%trunc_ln864_10 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_23, i32 6, i32 21"   --->   Operation 1263 'partselect' 'trunc_ln864_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln864_11 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_24, i32 6, i32 21"   --->   Operation 1264 'partselect' 'trunc_ln864_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1265 [1/1] (0.00ns)   --->   "%trunc_ln864_12 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_25, i32 6, i32 21"   --->   Operation 1265 'partselect' 'trunc_ln864_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1266 [1/1] (0.00ns)   --->   "%trunc_ln864_13 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_26, i32 6, i32 21"   --->   Operation 1266 'partselect' 'trunc_ln864_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %x_V_27, i32 6, i32 18"   --->   Operation 1267 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln864_10 = sext i13 %tmp_262"   --->   Operation 1268 'sext' 'sext_ln864_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1269 [1/1] (0.00ns)   --->   "%trunc_ln864_14 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_28, i32 6, i32 21"   --->   Operation 1269 'partselect' 'trunc_ln864_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln864_15 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_29, i32 6, i32 21"   --->   Operation 1270 'partselect' 'trunc_ln864_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %x_V_30, i32 6, i32 19"   --->   Operation 1271 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln864_11 = sext i14 %tmp_263"   --->   Operation 1272 'sext' 'sext_ln864_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1273 [1/1] (0.00ns)   --->   "%trunc_ln864_16 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_31, i32 6, i32 21"   --->   Operation 1273 'partselect' 'trunc_ln864_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %x_V_32, i32 6, i32 20"   --->   Operation 1274 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln864_12 = sext i15 %tmp_264"   --->   Operation 1275 'sext' 'sext_ln864_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1276 [1/1] (0.00ns)   --->   "%trunc_ln864_17 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_33, i32 6, i32 21"   --->   Operation 1276 'partselect' 'trunc_ln864_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %x_V_34, i32 6, i32 19"   --->   Operation 1277 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln864_13 = sext i14 %tmp_265"   --->   Operation 1278 'sext' 'sext_ln864_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1279 [1/1] (0.00ns)   --->   "%trunc_ln864_18 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_35, i32 6, i32 21"   --->   Operation 1279 'partselect' 'trunc_ln864_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1280 [1/1] (0.00ns)   --->   "%trunc_ln864_19 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_36, i32 6, i32 21"   --->   Operation 1280 'partselect' 'trunc_ln864_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln864_20 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_37, i32 6, i32 21"   --->   Operation 1281 'partselect' 'trunc_ln864_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1282 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %x_V_38, i32 6, i32 18"   --->   Operation 1282 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln864_14 = sext i13 %tmp_266"   --->   Operation 1283 'sext' 'sext_ln864_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1284 [1/1] (0.00ns)   --->   "%mrv = insertvalue i400 <undef>, i16 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1284 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1285 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i400 %mrv, i16 %trunc_ln864_s" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1285 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1286 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i400 %mrv_1, i16 %trunc_ln864_7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1286 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1287 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i400 %mrv_2, i16 %sext_ln864" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1287 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1288 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i400 %mrv_3, i16 %sext_ln864_7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1288 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1289 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i400 %mrv_4, i16 %trunc_ln864_8" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1289 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1290 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i400 %mrv_5, i16 %sext_ln864_8" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1290 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1291 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i400 %mrv_6, i16 %trunc_ln864_9" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1291 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1292 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i400 %mrv_7, i16 %sext_ln864_9" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1292 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1293 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i400 %mrv_8, i16 %trunc_ln864_10" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1293 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1294 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i400 %mrv_9, i16 %trunc_ln864_11" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1294 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1295 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i400 %mrv_10, i16 %trunc_ln864_12" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1295 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1296 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i400 %mrv_11, i16 %trunc_ln864_13" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1296 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1297 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i400 %mrv_12, i16 %sext_ln864_10" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1297 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1298 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i400 %mrv_13, i16 %trunc_ln864_14" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1298 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1299 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i400 %mrv_14, i16 %trunc_ln864_15" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1299 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1300 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i400 %mrv_15, i16 %sext_ln864_11" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1300 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1301 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i400 %mrv_16, i16 %trunc_ln864_16" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1301 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1302 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i400 %mrv_17, i16 %sext_ln864_12" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1302 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1303 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i400 %mrv_18, i16 %trunc_ln864_17" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1303 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1304 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i400 %mrv_19, i16 %sext_ln864_13" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1304 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1305 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i400 %mrv_20, i16 %trunc_ln864_18" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1305 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1306 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i400 %mrv_21, i16 %trunc_ln864_19" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1306 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1307 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i400 %mrv_22, i16 %trunc_ln864_20" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1307 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1308 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i400 %mrv_23, i16 %sext_ln864_14" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1308 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1309 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i400 %mrv_s" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1309 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.8ns, clock uncertainty: 0.35ns.

 <State 1>: 2.29ns
The critical path consists of the following:
	wire read operation ('p_read_94', firmware/nnet_utils/nnet_mult.h:70) on port 'p_read3' (firmware/nnet_utils/nnet_mult.h:70) [49]  (0 ns)
	'sub' operation ('sub_ln1319_67') [146]  (0.755 ns)
	'sub' operation ('r.V') [151]  (0.765 ns)
	'add' operation ('tmp99') [922]  (0.775 ns)

 <State 2>: 2.36ns
The critical path consists of the following:
	'sub' operation ('r.V') [130]  (0.765 ns)
	'add' operation ('tmp32') [703]  (0.797 ns)
	'add' operation ('tmp31') [708]  (0.803 ns)

 <State 3>: 2.4ns
The critical path consists of the following:
	'add' operation ('tmp50598') [678]  (0.791 ns)
	'add' operation ('add_ln859_35') [683]  (0.803 ns)
	'add' operation ('x.V') [685]  (0.809 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
