#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 25 15:27:07 2023
# Process ID: 15880
# Current directory: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6352 F:\CENG 3010\Term Project\Safe_Project 2023-11-25 Final\Safe_Project\Safe_Project.xpr
# Log file: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/vivado.log
# Journal file: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.xpr}
INFO: [Project 1-313] Project file moved from 'F:/CENG 3010/Term Project/Safe_Project 2023-11-24 motor/Safe_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 764.027 ; gain = 127.551
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Sat Nov 25 16:26:50 2023] Launched synth_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/synth_1/runme.log
[Sat Nov 25 16:26:51 2023] Launched impl_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA618AA
set_property PROGRAM.FILE {F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA618AA
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Sat Nov 25 16:37:27 2023] Launched synth_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/synth_1/runme.log
[Sat Nov 25 16:37:27 2023] Launched impl_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA618AA
set_property PROGRAM.FILE {F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Sat Nov 25 16:44:45 2023] Launched synth_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/synth_1/runme.log
[Sat Nov 25 16:44:45 2023] Launched impl_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA618AA
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Sat Nov 25 16:50:23 2023] Launched synth_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/synth_1/runme.log
[Sat Nov 25 16:50:23 2023] Launched impl_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA618AA
set_property PROGRAM.FILE {F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Sat Nov 25 17:23:27 2023] Launched synth_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/synth_1/runme.log
[Sat Nov 25 17:23:27 2023] Launched impl_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA618AA
set_property PROGRAM.FILE {F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Sat Nov 25 17:29:09 2023] Launched synth_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/synth_1/runme.log
[Sat Nov 25 17:29:09 2023] Launched impl_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Sat Nov 25 17:39:34 2023] Launched synth_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/synth_1/runme.log
[Sat Nov 25 17:39:34 2023] Launched impl_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA618AA
set_property PROGRAM.FILE {F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Sat Nov 25 17:44:02 2023] Launched synth_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/synth_1/runme.log
[Sat Nov 25 17:44:02 2023] Launched impl_1...
Run output will be captured here: F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/CENG 3010/Term Project/Safe_Project 2023-11-25 Final/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA618AA
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 17:54:23 2023...
