<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-msm › include › mach › irqs-8x60.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs-8x60.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Copyright (c) 2010 Code Aurora Forum. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2, as published by the Free Software Foundation, and</span>
<span class="cm"> * may be copied, distributed, and modified under those terms.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_ARCH_MSM_IRQS_8X60_H</span>
<span class="cp">#define __ASM_ARCH_MSM_IRQS_8X60_H</span>

<span class="cm">/* MSM ACPU Interrupt Numbers */</span>

<span class="cm">/* 0-15:  STI/SGI (software triggered/generated interrupts)</span>
<span class="cm"> * 16-31: PPI (private peripheral interrupts)</span>
<span class="cm"> * 32+:   SPI (shared peripheral interrupts)</span>
<span class="cm"> */</span>

<span class="cp">#define GIC_PPI_START 16</span>
<span class="cp">#define GIC_SPI_START 32</span>

<span class="cp">#define INT_DEBUG_TIMER_EXP			(GIC_PPI_START + 0)</span>
<span class="cp">#define INT_GP_TIMER_EXP			(GIC_PPI_START + 1)</span>
<span class="cp">#define INT_GP_TIMER2_EXP			(GIC_PPI_START + 2)</span>
<span class="cp">#define WDT0_ACCSCSSNBARK_INT			(GIC_PPI_START + 3)</span>
<span class="cp">#define WDT1_ACCSCSSNBARK_INT			(GIC_PPI_START + 4)</span>
<span class="cp">#define AVS_SVICINT				(GIC_PPI_START + 5)</span>
<span class="cp">#define AVS_SVICINTSWDONE			(GIC_PPI_START + 6)</span>
<span class="cp">#define CPU_DBGCPUXCOMMRXFULL			(GIC_PPI_START + 7)</span>
<span class="cp">#define CPU_DBGCPUXCOMMTXEMPTY			(GIC_PPI_START + 8)</span>
<span class="cp">#define CPU_SICCPUXPERFMONIRPTREQ		(GIC_PPI_START + 9)</span>
<span class="cp">#define SC_AVSCPUXDOWN				(GIC_PPI_START + 10)</span>
<span class="cp">#define SC_AVSCPUXUP				(GIC_PPI_START + 11)</span>
<span class="cp">#define SC_SICCPUXACGIRPTREQ			(GIC_PPI_START + 12)</span>
<span class="cm">/* PPI 13 to 15 are unused */</span>


<span class="cp">#define SC_SICMPUIRPTREQ			(GIC_SPI_START + 0)</span>
<span class="cp">#define SC_SICL2IRPTREQ				(GIC_SPI_START + 1)</span>
<span class="cp">#define SC_SICL2ACGIRPTREQ			(GIC_SPI_START + 2)</span>
<span class="cp">#define NC					(GIC_SPI_START + 3)</span>
<span class="cp">#define TLMM_SCSS_DIR_CONN_IRQ_0		(GIC_SPI_START + 4)</span>
<span class="cp">#define TLMM_SCSS_DIR_CONN_IRQ_1		(GIC_SPI_START + 5)</span>
<span class="cp">#define TLMM_SCSS_DIR_CONN_IRQ_2		(GIC_SPI_START + 6)</span>
<span class="cp">#define TLMM_SCSS_DIR_CONN_IRQ_3		(GIC_SPI_START + 7)</span>
<span class="cp">#define TLMM_SCSS_DIR_CONN_IRQ_4		(GIC_SPI_START + 8)</span>
<span class="cp">#define TLMM_SCSS_DIR_CONN_IRQ_5		(GIC_SPI_START + 9)</span>
<span class="cp">#define TLMM_SCSS_DIR_CONN_IRQ_6		(GIC_SPI_START + 10)</span>
<span class="cp">#define TLMM_SCSS_DIR_CONN_IRQ_7		(GIC_SPI_START + 11)</span>
<span class="cp">#define TLMM_SCSS_DIR_CONN_IRQ_8		(GIC_SPI_START + 12)</span>
<span class="cp">#define TLMM_SCSS_DIR_CONN_IRQ_9		(GIC_SPI_START + 13)</span>
<span class="cp">#define PM8058_SEC_IRQ_N			(GIC_SPI_START + 14)</span>
<span class="cp">#define PM8901_SEC_IRQ_N			(GIC_SPI_START + 15)</span>
<span class="cp">#define TLMM_SCSS_SUMMARY_IRQ			(GIC_SPI_START + 16)</span>
<span class="cp">#define SPDM_RT_1_IRQ				(GIC_SPI_START + 17)</span>
<span class="cp">#define SPDM_DIAG_IRQ				(GIC_SPI_START + 18)</span>
<span class="cp">#define RPM_SCSS_CPU0_GP_HIGH_IRQ		(GIC_SPI_START + 19)</span>
<span class="cp">#define RPM_SCSS_CPU0_GP_MEDIUM_IRQ		(GIC_SPI_START + 20)</span>
<span class="cp">#define RPM_SCSS_CPU0_GP_LOW_IRQ		(GIC_SPI_START + 21)</span>
<span class="cp">#define RPM_SCSS_CPU0_WAKE_UP_IRQ		(GIC_SPI_START + 22)</span>
<span class="cp">#define RPM_SCSS_CPU1_GP_HIGH_IRQ		(GIC_SPI_START + 23)</span>
<span class="cp">#define RPM_SCSS_CPU1_GP_MEDIUM_IRQ		(GIC_SPI_START + 24)</span>
<span class="cp">#define RPM_SCSS_CPU1_GP_LOW_IRQ		(GIC_SPI_START + 25)</span>
<span class="cp">#define RPM_SCSS_CPU1_WAKE_UP_IRQ		(GIC_SPI_START + 26)</span>
<span class="cp">#define SSBI2_2_SC_CPU0_SECURE_INT		(GIC_SPI_START + 27)</span>
<span class="cp">#define SSBI2_2_SC_CPU0_NON_SECURE_INT		(GIC_SPI_START + 28)</span>
<span class="cp">#define SSBI2_1_SC_CPU0_SECURE_INT		(GIC_SPI_START + 29)</span>
<span class="cp">#define SSBI2_1_SC_CPU0_NON_SECURE_INT		(GIC_SPI_START + 30)</span>
<span class="cp">#define MSMC_SC_SEC_CE_IRQ			(GIC_SPI_START + 31)</span>
<span class="cp">#define MSMC_SC_PRI_CE_IRQ			(GIC_SPI_START + 32)</span>
<span class="cp">#define MARM_FIQ				(GIC_SPI_START + 33)</span>
<span class="cp">#define MARM_IRQ				(GIC_SPI_START + 34)</span>
<span class="cp">#define MARM_L2CC_IRQ				(GIC_SPI_START + 35)</span>
<span class="cp">#define MARM_WDOG_EXPIRED			(GIC_SPI_START + 36)</span>
<span class="cp">#define MARM_SCSS_GP_IRQ_0			(GIC_SPI_START + 37)</span>
<span class="cp">#define MARM_SCSS_GP_IRQ_1			(GIC_SPI_START + 38)</span>
<span class="cp">#define MARM_SCSS_GP_IRQ_2			(GIC_SPI_START + 39)</span>
<span class="cp">#define MARM_SCSS_GP_IRQ_3			(GIC_SPI_START + 40)</span>
<span class="cp">#define MARM_SCSS_GP_IRQ_4			(GIC_SPI_START + 41)</span>
<span class="cp">#define MARM_SCSS_GP_IRQ_5			(GIC_SPI_START + 42)</span>
<span class="cp">#define MARM_SCSS_GP_IRQ_6			(GIC_SPI_START + 43)</span>
<span class="cp">#define MARM_SCSS_GP_IRQ_7			(GIC_SPI_START + 44)</span>
<span class="cp">#define MARM_SCSS_GP_IRQ_8			(GIC_SPI_START + 45)</span>
<span class="cp">#define MARM_SCSS_GP_IRQ_9			(GIC_SPI_START + 46)</span>
<span class="cp">#define VPE_IRQ					(GIC_SPI_START + 47)</span>
<span class="cp">#define VFE_IRQ					(GIC_SPI_START + 48)</span>
<span class="cp">#define VCODEC_IRQ				(GIC_SPI_START + 49)</span>
<span class="cp">#define TV_ENC_IRQ				(GIC_SPI_START + 50)</span>
<span class="cp">#define SMMU_VPE_CB_SC_SECURE_IRQ		(GIC_SPI_START + 51)</span>
<span class="cp">#define SMMU_VPE_CB_SC_NON_SECURE_IRQ		(GIC_SPI_START + 52)</span>
<span class="cp">#define SMMU_VFE_CB_SC_SECURE_IRQ		(GIC_SPI_START + 53)</span>
<span class="cp">#define SMMU_VFE_CB_SC_NON_SECURE_IRQ		(GIC_SPI_START + 54)</span>
<span class="cp">#define SMMU_VCODEC_B_CB_SC_SECURE_IRQ		(GIC_SPI_START + 55)</span>
<span class="cp">#define SMMU_VCODEC_B_CB_SC_NON_SECURE_IRQ	(GIC_SPI_START + 56)</span>
<span class="cp">#define SMMU_VCODEC_A_CB_SC_SECURE_IRQ		(GIC_SPI_START + 57)</span>
<span class="cp">#define SMMU_VCODEC_A_CB_SC_NON_SECURE_IRQ	(GIC_SPI_START + 58)</span>
<span class="cp">#define SMMU_ROT_CB_SC_SECURE_IRQ		(GIC_SPI_START + 59)</span>
<span class="cp">#define SMMU_ROT_CB_SC_NON_SECURE_IRQ		(GIC_SPI_START + 60)</span>
<span class="cp">#define SMMU_MDP1_CB_SC_SECURE_IRQ		(GIC_SPI_START + 61)</span>
<span class="cp">#define SMMU_MDP1_CB_SC_NON_SECURE_IRQ		(GIC_SPI_START + 62)</span>
<span class="cp">#define SMMU_MDP0_CB_SC_SECURE_IRQ		(GIC_SPI_START + 63)</span>
<span class="cp">#define SMMU_MDP0_CB_SC_NON_SECURE_IRQ		(GIC_SPI_START + 64)</span>
<span class="cp">#define SMMU_JPEGD_CB_SC_SECURE_IRQ		(GIC_SPI_START + 65)</span>
<span class="cp">#define SMMU_JPEGD_CB_SC_NON_SECURE_IRQ		(GIC_SPI_START + 66)</span>
<span class="cp">#define SMMU_IJPEG_CB_SC_SECURE_IRQ		(GIC_SPI_START + 67)</span>
<span class="cp">#define SMMU_IJPEG_CB_SC_NON_SECURE_IRQ		(GIC_SPI_START + 68)</span>
<span class="cp">#define SMMU_GFX3D_CB_SC_SECURE_IRQ		(GIC_SPI_START + 69)</span>
<span class="cp">#define SMMU_GFX3D_CB_SC_NON_SECURE_IRQ		(GIC_SPI_START + 70)</span>
<span class="cp">#define SMMU_GFX2D0_CB_SC_SECURE_IRQ		(GIC_SPI_START + 71)</span>
<span class="cp">#define SMMU_GFX2D0_CB_SC_NON_SECURE_IRQ	(GIC_SPI_START + 72)</span>
<span class="cp">#define ROT_IRQ					(GIC_SPI_START + 73)</span>
<span class="cp">#define MMSS_FABRIC_IRQ				(GIC_SPI_START + 74)</span>
<span class="cp">#define MDP_IRQ					(GIC_SPI_START + 75)</span>
<span class="cp">#define JPEGD_IRQ				(GIC_SPI_START + 76)</span>
<span class="cp">#define JPEG_IRQ				(GIC_SPI_START + 77)</span>
<span class="cp">#define MMSS_IMEM_IRQ				(GIC_SPI_START + 78)</span>
<span class="cp">#define HDMI_IRQ				(GIC_SPI_START + 79)</span>
<span class="cp">#define GFX3D_IRQ				(GIC_SPI_START + 80)</span>
<span class="cp">#define GFX2D0_IRQ				(GIC_SPI_START + 81)</span>
<span class="cp">#define DSI_IRQ					(GIC_SPI_START + 82)</span>
<span class="cp">#define CSI_1_IRQ				(GIC_SPI_START + 83)</span>
<span class="cp">#define CSI_0_IRQ				(GIC_SPI_START + 84)</span>
<span class="cp">#define LPASS_SCSS_AUDIO_IF_OUT0_IRQ		(GIC_SPI_START + 85)</span>
<span class="cp">#define LPASS_SCSS_MIDI_IRQ			(GIC_SPI_START + 86)</span>
<span class="cp">#define LPASS_Q6SS_WDOG_EXPIRED			(GIC_SPI_START + 87)</span>
<span class="cp">#define LPASS_SCSS_GP_LOW_IRQ			(GIC_SPI_START + 88)</span>
<span class="cp">#define LPASS_SCSS_GP_MEDIUM_IRQ		(GIC_SPI_START + 89)</span>
<span class="cp">#define LPASS_SCSS_GP_HIGH_IRQ			(GIC_SPI_START + 90)</span>
<span class="cp">#define TOP_IMEM_IRQ				(GIC_SPI_START + 91)</span>
<span class="cp">#define FABRIC_SYS_IRQ				(GIC_SPI_START + 92)</span>
<span class="cp">#define FABRIC_APPS_IRQ				(GIC_SPI_START + 93)</span>
<span class="cp">#define USB1_HS_BAM_IRQ				(GIC_SPI_START + 94)</span>
<span class="cp">#define SDC4_BAM_IRQ				(GIC_SPI_START + 95)</span>
<span class="cp">#define SDC3_BAM_IRQ				(GIC_SPI_START + 96)</span>
<span class="cp">#define SDC2_BAM_IRQ				(GIC_SPI_START + 97)</span>
<span class="cp">#define SDC1_BAM_IRQ				(GIC_SPI_START + 98)</span>
<span class="cp">#define FABRIC_SPS_IRQ				(GIC_SPI_START + 99)</span>
<span class="cp">#define USB1_HS_IRQ				(GIC_SPI_START + 100)</span>
<span class="cp">#define SDC4_IRQ_0				(GIC_SPI_START + 101)</span>
<span class="cp">#define SDC3_IRQ_0				(GIC_SPI_START + 102)</span>
<span class="cp">#define SDC2_IRQ_0				(GIC_SPI_START + 103)</span>
<span class="cp">#define SDC1_IRQ_0				(GIC_SPI_START + 104)</span>
<span class="cp">#define SPS_BAM_DMA_IRQ				(GIC_SPI_START + 105)</span>
<span class="cp">#define SPS_SEC_VIOL_IRQ			(GIC_SPI_START + 106)</span>
<span class="cp">#define SPS_MTI_0				(GIC_SPI_START + 107)</span>
<span class="cp">#define SPS_MTI_1				(GIC_SPI_START + 108)</span>
<span class="cp">#define SPS_MTI_2				(GIC_SPI_START + 109)</span>
<span class="cp">#define SPS_MTI_3				(GIC_SPI_START + 110)</span>
<span class="cp">#define SPS_MTI_4				(GIC_SPI_START + 111)</span>
<span class="cp">#define SPS_MTI_5				(GIC_SPI_START + 112)</span>
<span class="cp">#define SPS_MTI_6				(GIC_SPI_START + 113)</span>
<span class="cp">#define SPS_MTI_7				(GIC_SPI_START + 114)</span>
<span class="cp">#define SPS_MTI_8				(GIC_SPI_START + 115)</span>
<span class="cp">#define SPS_MTI_9				(GIC_SPI_START + 116)</span>
<span class="cp">#define SPS_MTI_10				(GIC_SPI_START + 117)</span>
<span class="cp">#define SPS_MTI_11				(GIC_SPI_START + 118)</span>
<span class="cp">#define SPS_MTI_12				(GIC_SPI_START + 119)</span>
<span class="cp">#define SPS_MTI_13				(GIC_SPI_START + 120)</span>
<span class="cp">#define SPS_MTI_14				(GIC_SPI_START + 121)</span>
<span class="cp">#define SPS_MTI_15				(GIC_SPI_START + 122)</span>
<span class="cp">#define SPS_MTI_16				(GIC_SPI_START + 123)</span>
<span class="cp">#define SPS_MTI_17				(GIC_SPI_START + 124)</span>
<span class="cp">#define SPS_MTI_18				(GIC_SPI_START + 125)</span>
<span class="cp">#define SPS_MTI_19				(GIC_SPI_START + 126)</span>
<span class="cp">#define SPS_MTI_20				(GIC_SPI_START + 127)</span>
<span class="cp">#define SPS_MTI_21				(GIC_SPI_START + 128)</span>
<span class="cp">#define SPS_MTI_22				(GIC_SPI_START + 129)</span>
<span class="cp">#define SPS_MTI_23				(GIC_SPI_START + 130)</span>
<span class="cp">#define SPS_MTI_24				(GIC_SPI_START + 131)</span>
<span class="cp">#define SPS_MTI_25				(GIC_SPI_START + 132)</span>
<span class="cp">#define SPS_MTI_26				(GIC_SPI_START + 133)</span>
<span class="cp">#define SPS_MTI_27				(GIC_SPI_START + 134)</span>
<span class="cp">#define SPS_MTI_28				(GIC_SPI_START + 135)</span>
<span class="cp">#define SPS_MTI_29				(GIC_SPI_START + 136)</span>
<span class="cp">#define SPS_MTI_30				(GIC_SPI_START + 137)</span>
<span class="cp">#define SPS_MTI_31				(GIC_SPI_START + 138)</span>
<span class="cp">#define UXMC_EBI2_WR_ER_DONE_IRQ		(GIC_SPI_START + 139)</span>
<span class="cp">#define UXMC_EBI2_OP_DONE_IRQ			(GIC_SPI_START + 140)</span>
<span class="cp">#define USB2_IRQ				(GIC_SPI_START + 141)</span>
<span class="cp">#define USB1_IRQ				(GIC_SPI_START + 142)</span>
<span class="cp">#define TSSC_SSBI_IRQ				(GIC_SPI_START + 143)</span>
<span class="cp">#define TSSC_SAMPLE_IRQ				(GIC_SPI_START + 144)</span>
<span class="cp">#define TSSC_PENUP_IRQ				(GIC_SPI_START + 145)</span>
<span class="cp">#define INT_UART1DM_IRQ				(GIC_SPI_START + 146)</span>
<span class="cp">#define GSBI1_QUP_IRQ				(GIC_SPI_START + 147)</span>
<span class="cp">#define INT_UART2DM_IRQ				(GIC_SPI_START + 148)</span>
<span class="cp">#define GSBI2_QUP_IRQ				(GIC_SPI_START + 149)</span>
<span class="cp">#define INT_UART3DM_IRQ				(GIC_SPI_START + 150)</span>
<span class="cp">#define GSBI3_QUP_IRQ				(GIC_SPI_START + 151)</span>
<span class="cp">#define INT_UART4DM_IRQ				(GIC_SPI_START + 152)</span>
<span class="cp">#define GSBI4_QUP_IRQ				(GIC_SPI_START + 153)</span>
<span class="cp">#define INT_UART5DM_IRQ				(GIC_SPI_START + 154)</span>
<span class="cp">#define GSBI5_QUP_IRQ				(GIC_SPI_START + 155)</span>
<span class="cp">#define INT_UART6DM_IRQ				(GIC_SPI_START + 156)</span>
<span class="cp">#define GSBI6_QUP_IRQ				(GIC_SPI_START + 157)</span>
<span class="cp">#define INT_UART7DM_IRQ				(GIC_SPI_START + 158)</span>
<span class="cp">#define GSBI7_QUP_IRQ				(GIC_SPI_START + 159)</span>
<span class="cp">#define INT_UART8DM_IRQ				(GIC_SPI_START + 160)</span>
<span class="cp">#define GSBI8_QUP_IRQ				(GIC_SPI_START + 161)</span>
<span class="cp">#define TSIF_TSPP_IRQ				(GIC_SPI_START + 162)</span>
<span class="cp">#define TSIF_BAM_IRQ				(GIC_SPI_START + 163)</span>
<span class="cp">#define TSIF2_IRQ				(GIC_SPI_START + 164)</span>
<span class="cp">#define TSIF1_IRQ				(GIC_SPI_START + 165)</span>
<span class="cp">#define INT_ADM1_MASTER				(GIC_SPI_START + 166)</span>
<span class="cp">#define INT_ADM1_AARM				(GIC_SPI_START + 167)</span>
<span class="cp">#define INT_ADM1_SD2				(GIC_SPI_START + 168)</span>
<span class="cp">#define INT_ADM1_SD3				(GIC_SPI_START + 169)</span>
<span class="cp">#define INT_ADM0_MASTER				(GIC_SPI_START + 170)</span>
<span class="cp">#define INT_ADM0_AARM				(GIC_SPI_START + 171)</span>
<span class="cp">#define INT_ADM0_SD2				(GIC_SPI_START + 172)</span>
<span class="cp">#define INT_ADM0_SD3				(GIC_SPI_START + 173)</span>
<span class="cp">#define CC_SCSS_WDT1CPU1BITEEXPIRED		(GIC_SPI_START + 174)</span>
<span class="cp">#define CC_SCSS_WDT1CPU0BITEEXPIRED		(GIC_SPI_START + 175)</span>
<span class="cp">#define CC_SCSS_WDT0CPU1BITEEXPIRED		(GIC_SPI_START + 176)</span>
<span class="cp">#define CC_SCSS_WDT0CPU0BITEEXPIRED		(GIC_SPI_START + 177)</span>
<span class="cp">#define TSENS_UPPER_LOWER_INT			(GIC_SPI_START + 178)</span>
<span class="cp">#define SSBI2_2_SC_CPU1_SECURE_INT		(GIC_SPI_START + 179)</span>
<span class="cp">#define SSBI2_2_SC_CPU1_NON_SECURE_INT		(GIC_SPI_START + 180)</span>
<span class="cp">#define SSBI2_1_SC_CPU1_SECURE_INT		(GIC_SPI_START + 181)</span>
<span class="cp">#define SSBI2_1_SC_CPU1_NON_SECURE_INT		(GIC_SPI_START + 182)</span>
<span class="cp">#define XPU_SUMMARY_IRQ				(GIC_SPI_START + 183)</span>
<span class="cp">#define BUS_EXCEPTION_SUMMARY_IRQ		(GIC_SPI_START + 184)</span>
<span class="cp">#define HSDDRX_SMICH0_IRQ			(GIC_SPI_START + 185)</span>
<span class="cp">#define HSDDRX_EBI1_IRQ				(GIC_SPI_START + 186)</span>
<span class="cp">#define SDC5_BAM_IRQ				(GIC_SPI_START + 187)</span>
<span class="cp">#define SDC5_IRQ_0				(GIC_SPI_START + 188)</span>
<span class="cp">#define INT_UART9DM_IRQ				(GIC_SPI_START + 189)</span>
<span class="cp">#define GSBI9_QUP_IRQ				(GIC_SPI_START + 190)</span>
<span class="cp">#define INT_UART10DM_IRQ			(GIC_SPI_START + 191)</span>
<span class="cp">#define GSBI10_QUP_IRQ				(GIC_SPI_START + 192)</span>
<span class="cp">#define INT_UART11DM_IRQ			(GIC_SPI_START + 193)</span>
<span class="cp">#define GSBI11_QUP_IRQ				(GIC_SPI_START + 194)</span>
<span class="cp">#define INT_UART12DM_IRQ			(GIC_SPI_START + 195)</span>
<span class="cp">#define GSBI12_QUP_IRQ				(GIC_SPI_START + 196)</span>

<span class="cm">/*SPI 197 to 209 arent used in 8x60*/</span>
<span class="cp">#define SMMU_GFX2D1_CB_SC_SECURE_IRQ            (GIC_SPI_START + 210)</span>
<span class="cp">#define SMMU_GFX2D1_CB_SC_NON_SECURE_IRQ        (GIC_SPI_START + 211)</span>

<span class="cm">/*SPI 212 to 216 arent used in 8x60*/</span>
<span class="cp">#define SMPSS_SPARE_1				(GIC_SPI_START + 217)</span>
<span class="cp">#define SMPSS_SPARE_2				(GIC_SPI_START + 218)</span>
<span class="cp">#define SMPSS_SPARE_3				(GIC_SPI_START + 219)</span>
<span class="cp">#define SMPSS_SPARE_4				(GIC_SPI_START + 220)</span>
<span class="cp">#define SMPSS_SPARE_5				(GIC_SPI_START + 221)</span>
<span class="cp">#define SMPSS_SPARE_6				(GIC_SPI_START + 222)</span>
<span class="cp">#define SMPSS_SPARE_7				(GIC_SPI_START + 223)</span>

<span class="cp">#define NR_GPIO_IRQS 173</span>
<span class="cp">#define NR_MSM_IRQS 256</span>
<span class="cp">#define NR_BOARD_IRQS 0</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
