
---------- Begin Simulation Statistics ----------
final_tick                                  292723000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 146299                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718160                       # Number of bytes of host memory used
host_op_rate                                   166520                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.25                       # Real time elapsed on the host
host_tick_rate                               23898097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1791964                       # Number of instructions simulated
sim_ops                                       2039663                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000293                       # Number of seconds simulated
sim_ticks                                   292723000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.600937                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  68478                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               75582                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             3729                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           141457                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              2764                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           2924                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             160                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 181961                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  11916                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.cpu0.cc_regfile_reads                  3175158                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  524893                       # number of cc regfile writes
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts             2559                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    161155                       # Number of branches committed
system.cpu0.commit.bw_lim_events                21330                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           1934                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          32285                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts              791962                       # Number of instructions committed
system.cpu0.commit.committedOps                873044                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples       545815                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.599524                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.104188                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       226864     41.56%     41.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       129185     23.67%     65.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        58561     10.73%     75.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        49222      9.02%     84.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        24810      4.55%     89.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        15260      2.80%     92.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        11190      2.05%     94.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         9393      1.72%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        21330      3.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       545815                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls                9755                       # Number of function calls committed.
system.cpu0.commit.int_insts                   711815                       # Number of committed integer instructions.
system.cpu0.commit.loads                       171784                       # Number of loads committed
system.cpu0.commit.membars                        956                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          557673     63.88%     63.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2741      0.31%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         171784     19.68%     83.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        140846     16.13%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           873044                       # Class of committed instruction
system.cpu0.commit.refs                        312630                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                     791962                       # Number of Instructions Simulated
system.cpu0.committedOps                       873044                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.739236                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.739236                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles               146371                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1170                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               67659                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                926433                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                   42084                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   328446                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                  2613                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                19528                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                31666                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     181961                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   219990                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       534030                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                  251                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          422                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                        892986                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                   7566                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.310807                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles             12824                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches             83158                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.525306                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples            551180                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.783223                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.256742                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  143862     26.10%     26.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   76372     13.86%     39.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   86333     15.66%     55.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  244613     44.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              551180                       # Number of instructions fetched each cycle (Total)
system.cpu0.idleCycles                          34267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                2603                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  162940                       # Number of branches executed
system.cpu0.iew.exec_nop                           38                       # number of nop insts executed
system.cpu0.iew.exec_rate                    1.524784                       # Inst execution rate
system.cpu0.iew.exec_refs                      321226                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    141637                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   3093                       # Number of cycles IEW is blocking
system.cpu0.iew.iewBranchMispredictRate      1.597521                       # Percentage of branch mispredicts
system.cpu0.iew.iewBranchPercentage         18.252901                       # Percentage of branches executed
system.cpu0.iew.iewDispLoadInsts               180020                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1002                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              143706                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts             909871                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               179589                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             5324                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts               892680                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 8669                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                  2613                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 8673                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          138                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           15343                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1822                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads         8236                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         2848                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            39                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         2591                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect            12                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   783824                       # num instructions consuming a value
system.cpu0.iew.wb_count                       887608                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.592990                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   464800                       # num instructions producing a value
system.cpu0.iew.wb_rate                      1.516120                       # insts written-back per cycle
system.cpu0.iew.wb_sent                        888261                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                  909988                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 455120                       # number of integer regfile writes
system.cpu0.ipc                              1.352748                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.352748                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               572441     63.75%     63.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2742      0.31%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   9      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                2      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 4      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              180970     20.15%     84.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             141839     15.79%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                898007                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     289718                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.322623                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 153395     52.95%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 77669     26.81%     79.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                58654     20.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses               1187725                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           2640586                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses       887608                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes           946640                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                    907869                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                   898007                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               1964                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          36773                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued             3677                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved            30                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        83801                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples       551180                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.629245                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.221055                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             150167     27.24%     27.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              76849     13.94%     41.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             174034     31.57%     72.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             128336     23.28%     96.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              20888      3.79%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                906      0.16%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         551180                       # Number of insts issued each cycle
system.cpu0.iq.rate                          1.533883                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            13028                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            9159                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              180020                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             143706                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                 341342                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  3821                       # number of misc regfile writes
system.cpu0.numCycles                          585447                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles                  17587                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               970316                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                    61                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                   69432                       # Number of cycles rename is idle
system.cpu0.rename.ROBFullEvents                 8686                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups              4031406                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                913924                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands            1021416                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   331793                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 70259                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                  2613                       # Number of cycles rename is squashing
system.cpu0.rename.SquashedInsts                 5314                       # Number of squashed instructions processed by rename
system.cpu0.rename.UnblockCycles                95466                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   51096                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.int_rename_lookups          950699                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         34289                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1013                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                    57934                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1008                       # count of temporary serializing insts renamed
system.cpu0.rename.vec_rename_lookups            1100                       # Number of vector rename lookups
system.cpu0.rob.rob_reads                     1429502                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1816041                       # The number of ROB writes
system.cpu0.timesIdled                            313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.vec_regfile_reads                    1028                       # number of vector regfile reads
system.cpu0.vec_regfile_writes                    992                       # number of vector regfile writes
system.cpu0.workload.numSyscalls                   23                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.707230                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 165855                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              166342                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 2                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              668                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           167787                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 7                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             84                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              77                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 168954                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                    350                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.cpu1.cc_regfile_reads                  4011192                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  997741                       # number of cc regfile writes
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              459                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    166876                       # Number of branches committed
system.cpu1.commit.bw_lim_events                  104                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             58                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           4262                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             1000015                       # Number of instructions committed
system.cpu1.commit.committedOps               1166632                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples       554975                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.102134                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.944307                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        58091     10.47%     10.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       329134     59.31%     69.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         1119      0.20%     69.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          782      0.14%     70.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        10634      1.92%     72.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       141759     25.54%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        12713      2.29%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          639      0.12%     99.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          104      0.02%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       554975                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                 148                       # Number of function calls committed.
system.cpu1.commit.int_insts                  1000020                       # Number of committed integer instructions.
system.cpu1.commit.loads                       166697                       # Number of loads committed
system.cpu1.commit.membars                         24                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          832963     71.40%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             35      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            2      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            1      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            2      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            1      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         166697     14.29%     85.69% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        166931     14.31%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1166632                       # Class of committed instruction
system.cpu1.commit.refs                        333628                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    1000002                       # Number of Instructions Simulated
system.cpu1.committedOps                      1166619                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.585446                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.585446                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                46100                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  220                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              166004                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               1173915                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                    8200                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                   500020                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   487                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2545                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                  948                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                     168954                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   335527                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                       545767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  224                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          376                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       1011349                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 229                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                   1392                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.288590                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles              8687                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            166212                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.727482                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples            555755                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.122066                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.121391                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   50978      9.17%      9.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  166722     30.00%     39.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1538      0.28%     39.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  336517     60.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              555755                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                          29692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 495                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                  167214                       # Number of branches executed
system.cpu1.iew.exec_nop                           46                       # number of nop insts executed
system.cpu1.iew.exec_rate                    1.998760                       # Inst execution rate
system.cpu1.iew.exec_refs                      335620                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    167142                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                    637                       # Number of cycles IEW is blocking
system.cpu1.iew.iewBranchMispredictRate      0.296028                       # Percentage of branch mispredicts
system.cpu1.iew.iewBranchPercentage         14.289743                       # Percentage of branches executed
system.cpu1.iew.iewDispLoadInsts               167776                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                54                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              167563                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            1171681                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts               168478                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              790                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              1170168                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    5                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   487                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    7                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked          204                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              35                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         1077                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          630                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            20                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          486                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect             9                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                   849498                       # num instructions consuming a value
system.cpu1.iew.wb_count                      1168709                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.790041                       # average fanout of values written-back
system.cpu1.iew.wb_producers                   671138                       # num instructions producing a value
system.cpu1.iew.wb_rate                      1.996268                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       1168822                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 1501594                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 668297                       # number of integer regfile writes
system.cpu1.ipc                              1.708100                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.708100                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               834884     71.30%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   5      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 5      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              2      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              1      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             2      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             1      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              168744     14.41%     85.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             167273     14.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1170962                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     176684                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.150888                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 174057     98.51%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     1      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     98.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  1662      0.94%     99.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  964      0.55%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               1347646                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads           3074656                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      1168709                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          1176655                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   1171555                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  1170962                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                 80                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           5000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued              297                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            22                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined        11379                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples       555755                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.106975                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.143812                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              63641     11.45%     11.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             144027     25.92%     37.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              19378      3.49%     40.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             326657     58.78%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               2052      0.37%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         555755                       # Number of insts issued each cycle
system.cpu1.iq.rate                          2.000116                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads               87                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2541                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads              167776                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             167563                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 335062                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    97                       # number of misc regfile writes
system.cpu1.numCycles                          585447                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.rename.BlockCycles                  40870                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              1663661                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                     8                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                   10026                       # Number of cycles rename is idle
system.cpu1.rename.ROBFullEvents                  907                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              5356808                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               1172443                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            1670550                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                   499133                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                   773                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   487                       # Number of cycles rename is squashing
system.cpu1.rename.SquashedInsts                  579                       # Number of squashed instructions processed by rename
system.cpu1.rename.UnblockCycles                 1679                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    6859                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups         1504369                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          3560                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                62                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     1765                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts            58                       # count of temporary serializing insts renamed
system.cpu1.rename.vec_rename_lookups             146                       # Number of vector rename lookups
system.cpu1.rob.rob_reads                     1725609                       # The number of ROB reads
system.cpu1.rob.rob_writes                    2342587                       # The number of ROB writes
system.cpu1.timesIdled                            270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.vec_regfile_reads                      96                       # number of vector regfile reads
system.cpu1.vec_regfile_writes                     66                       # number of vector regfile writes
system.cpu1.workload.numSyscalls                   11                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            84556                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   32                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               84597                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  7331                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           29                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12978                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           35                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10298                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           39                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        23234                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             39                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12489                       # Transaction distribution
system.membus.trans_dist::ReadExReq               487                       # Transaction distribution
system.membus.trans_dist::ReadExResp              487                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12491                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        25954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       830464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  830464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12978                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12978    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12978                       # Request fanout histogram
system.membus.respLayer1.occupancy           67924404                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            18347864                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.pwrStateResidencyTicks::ON      292723000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       219471                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          219471                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       219471                       # number of overall hits
system.cpu0.icache.overall_hits::total         219471                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          518                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           518                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          518                       # number of overall misses
system.cpu0.icache.overall_misses::total          518                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     35690993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     35690993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     35690993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     35690993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       219989                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       219989                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       219989                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       219989                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002355                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002355                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002355                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002355                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68901.530888                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68901.530888                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68901.530888                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68901.530888                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11701                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              114                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   102.640351                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    27.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           99                       # number of writebacks
system.cpu0.icache.writebacks::total               99                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          105                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          105                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          413                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          413                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          413                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     29965995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29965995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     29965995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29965995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001877                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001877                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001877                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001877                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72556.888620                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72556.888620                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72556.888620                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72556.888620                       # average overall mshr miss latency
system.cpu0.icache.replacements                    99                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       219471                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         219471                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          518                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          518                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     35690993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     35690993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       219989                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       219989                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002355                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002355                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68901.530888                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68901.530888                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          105                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          413                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     29965995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29965995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001877                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001877                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72556.888620                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72556.888620                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          299.771962                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             219884                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              413                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           532.406780                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   299.771962                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.585492                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.585492                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           440391                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          440391                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       286549                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          286549                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       286571                       # number of overall hits
system.cpu0.dcache.overall_hits::total         286571                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         6494                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6494                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         6508                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6508                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    190036999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    190036999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    190036999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    190036999                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       293043                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       293043                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       293079                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       293079                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.022161                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022161                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.022206                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022206                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29263.473822                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29263.473822                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29200.522280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29200.522280                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3644                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            142                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    25.661972                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          672                       # number of writebacks
system.cpu0.dcache.writebacks::total              672                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         4810                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         4810                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         4810                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         4810                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         1684                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1684                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         1694                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1694                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     57387000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     57387000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     58303500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     58303500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.005747                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005747                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.005780                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005780                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 34077.790974                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34077.790974                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 34417.650531                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34417.650531                       # average overall mshr miss latency
system.cpu0.dcache.replacements                   672                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       159310                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         159310                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data          728                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          728                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     34231500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     34231500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       160038                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       160038                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.004549                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004549                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 47021.291209                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47021.291209                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          360                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          360                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          368                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          368                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     25669500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     25669500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.002299                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002299                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69754.076087                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69754.076087                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       127239                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        127239                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         5766                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5766                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    155805499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    155805499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       133005                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       133005                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043352                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043352                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27021.418488                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27021.418488                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         4450                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4450                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1316                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1316                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     31717500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     31717500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.009894                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009894                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24101.443769                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24101.443769                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       916500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       916500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data        91650                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        91650                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          957                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          957                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       373000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       373000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004162                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004162                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        93250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        93250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       154000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       154000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002081                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002081                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        77000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          955                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          955                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          955                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          955                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          646.044651                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             290179                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1696                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           171.096108                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           214500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   646.044651                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.630903                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.630903                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          513                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           591686                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          591686                       # Number of data accesses
system.cpu1.pwrStateResidencyTicks::ON      292723000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       335071                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          335071                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       335071                       # number of overall hits
system.cpu1.icache.overall_hits::total         335071                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          454                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           454                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          454                       # number of overall misses
system.cpu1.icache.overall_misses::total          454                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     31420993                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     31420993                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     31420993                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     31420993                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       335525                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       335525                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       335525                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       335525                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001353                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001353                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001353                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001353                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69209.235683                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69209.235683                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69209.235683                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69209.235683                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         9808                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          161                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               95                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   103.242105                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets    80.500000                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           67                       # number of writebacks
system.cpu1.icache.writebacks::total               67                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          104                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          104                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          350                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          350                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          350                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          350                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     26094495                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     26094495                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     26094495                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     26094495                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001043                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001043                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001043                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001043                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74555.700000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74555.700000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74555.700000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74555.700000                       # average overall mshr miss latency
system.cpu1.icache.replacements                    67                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       335071                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         335071                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          454                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          454                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     31420993                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     31420993                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       335525                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       335525                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001353                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001353                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69209.235683                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69209.235683                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          104                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          350                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     26094495                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     26094495                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001043                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001043                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74555.700000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74555.700000                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          272.030730                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             335421                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              350                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           958.345714                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   272.030730                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.531310                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.531310                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          283                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.552734                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           671400                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          671400                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       271467                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          271467                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       271478                       # number of overall hits
system.cpu1.dcache.overall_hits::total         271478                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        62567                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         62567                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        62580                       # number of overall misses
system.cpu1.dcache.overall_misses::total        62580                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data    566004500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    566004500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data    566004500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    566004500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       334034                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       334034                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       334058                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       334058                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.187307                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.187307                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.187333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.187333                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data  9046.374287                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  9046.374287                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data  9044.495046                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9044.495046                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        42042                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            206                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   204.087379                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks         9456                       # number of writebacks
system.cpu1.dcache.writebacks::total             9456                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        52097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        52097                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52097                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        10470                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        10470                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        10478                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        10478                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data    113755500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    113755500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data    114523000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    114523000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.031344                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.031344                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.031366                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.031366                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 10864.899713                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10864.899713                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 10929.853025                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10929.853025                       # average overall mshr miss latency
system.cpu1.dcache.replacements                  9456                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       167022                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         167022                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          144                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          144                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     11266000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     11266000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       167166                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       167166                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.000861                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000861                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78236.111111                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78236.111111                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data           64                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data           80                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      6678000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      6678000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.000479                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000479                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data        83475                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total        83475                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       104445                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        104445                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        62423                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        62423                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    554738500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    554738500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       166868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       166868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.374086                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.374086                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data  8886.764494                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  8886.764494                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        52033                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        52033                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        10390                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        10390                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    107077500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    107077500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.062265                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.062265                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 10305.822907                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10305.822907                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           11                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           11                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           13                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.541667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.541667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data            8                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data       767500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       767500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 95937.500000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 95937.500000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           25                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       573000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       573000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.137931                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.137931                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data       143250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total       143250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data            1                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       502000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       502000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103448                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103448                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 167333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 167333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           23                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          904.180579                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             282006                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            10480                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            26.908969                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           231500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   904.180579                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.882989                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.882989                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          388                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          635                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           678700                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          678700                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                  21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                1099                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               10155                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11290                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                 21                       # number of overall hits
system.l2.overall_hits::.cpu0.data               1099                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 15                       # number of overall hits
system.l2.overall_hits::.cpu1.data              10155                       # number of overall hits
system.l2.overall_hits::total                   11290                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               392                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               597                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               326                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1650                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              392                       # number of overall misses
system.l2.overall_misses::.cpu0.data              597                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              335                       # number of overall misses
system.l2.overall_misses::.cpu1.data              326                       # number of overall misses
system.l2.overall_misses::total                  1650                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     29409500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     48630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     25638500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     33280500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        136958500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     29409500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     48630000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     25638500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     33280500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       136958500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            1696                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             350                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data           10481                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12940                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           1696                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            350                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data          10481                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12940                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.949153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.352005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.957143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.031104                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.127512                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.949153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.352005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.957143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.031104                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.127512                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 75024.234694                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81457.286432                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 76532.835821                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102087.423313                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83005.151515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 75024.234694                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81457.286432                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 76532.835821                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102087.423313                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83005.151515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11257                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_hits::.cpu0.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  40                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 40                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1610                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        11407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13017                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     27048000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     44741000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     23486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     27265500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    122540500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     27048000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     44741000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     23486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     27265500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    702134988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    824675488                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.349057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.951429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.028051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.124420                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.349057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.951429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.028051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.005951                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69176.470588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75576.013514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70528.528529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92739.795918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76112.111801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69176.470588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75576.013514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70528.528529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92739.795918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61552.992724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63353.728816                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9969                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9969                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          290                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              290                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          290                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          290                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        11407                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          11407                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    702134988                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    702134988                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61552.992724                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61552.992724                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1045                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            10155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11200                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            282                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 517                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     23646500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data     25472000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      49118500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        10390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.212509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.022618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.044124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83852.836879                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108391.489362                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95006.769826                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data           30                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               30                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data          282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data          205                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     21954500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data     20136500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     42091000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.212509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.019731                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.041564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77852.836879                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98226.829268                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86429.158111                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst            21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     29409500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     25638500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55048000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            763                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.949153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.957143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 75024.234694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 76532.835821                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75719.394773                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          724                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     27048000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     23486000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50534000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.951429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.948886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69176.470588                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70528.528529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69798.342541                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data           54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data           91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     24983500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data      7808500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     32792000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data          369                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           460                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.853659                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.882609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 79312.698413                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85807.692308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80768.472906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          310                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data           89                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          399                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     22786500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      7129000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29915500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.840108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.978022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.867391                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73504.838710                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 80101.123596                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74976.190476                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4298.487647                       # Cycle average of tags in use
system.l2.tags.total_refs                       32915                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     21598                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.523984                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2602000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4217.862442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    80.625205                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.128719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.002460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.131179                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           109                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         10199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          438                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3841                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5920                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003326                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.311249                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    114394                       # Number of tag accesses
system.l2.tags.data_accesses                   114394                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         25024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         37888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         21312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         18816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       727488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             830528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        25024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        21312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46336                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu0.inst            391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        11367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12977                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         85486962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        129432945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         72806032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         64279199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2485243729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2837248867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     85486962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     72806032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        158292994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        85486962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       129432945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        72806032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        64279199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2485243729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2837248867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu0.inst::samples       391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     11368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000641738                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               24684                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       12978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12978                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    168781665                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   64890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               412119165                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13005.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31755.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11726                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12978                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    664.500803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   449.068121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   409.444117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          196     15.73%     15.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          145     11.64%     27.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           74      5.94%     33.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           60      4.82%     38.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           40      3.21%     41.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      2.17%     43.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           50      4.01%     47.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.85%     49.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          631     50.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1246                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 830592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  830592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2837.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2837.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     292712506                       # Total gap between requests
system.mem_ctrls.avgGap                      22554.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        25024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        37888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        21312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        18816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       727552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu0.inst 85486962.076775655150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 129432945.139261350036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 72806031.640834510326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 64279199.106322363019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2485462365.444464683533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        11368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     12489150                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     22630172                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     11103506                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data     16010757                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    349885580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31941.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38226.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33343.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54458.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     30778.11                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    90.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4069800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2155560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            45053400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     22741680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        130030110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          2906880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          206957430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        707.007751                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      6209012                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      9620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    276893988                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4869480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2573010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            47609520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     22741680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        130678200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          2361120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          210833010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        720.247504                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      4971788                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      9620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    278131212                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    292723000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1223                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9969                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          325                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            13141                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11717                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11716                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           763                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          460                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         4064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        30417                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 36173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       151552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        26688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1275904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1486912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13141                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            26081                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002991                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054606                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26003     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     78      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26081                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           21911000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          15720998                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            525998                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2547493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            619999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
