Model {
  Name			  "casperdemo"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.121"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  Created		  "Fri Aug 31 09:29:11 2007"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Glenn"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Oct 09 00:17:18 2007"
  ModelVersionFormat	  "1.%<AutoIncrement:121>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "16384"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Monospaced"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ComplexToRealImag
      Output		      "Real and imag"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      FromWorkspace
      VariableName	      "simulink_input"
      SampleTime	      "-1"
      Interpolate	      on
      ZeroCross		      off
      OutputAfterFinalValue   "Extrapolation"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      FixptAsFi		      off
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Monospaced"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Monospaced"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "casperdemo"
    Location		    [1282, 70, 2958, 1014]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [37, 13, 88, 63]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2"
      part		      "xc2v1000"
      speed		      "-4"
      package		      "bg575"
      synthesis_tool	      "XST"
      directory		      "./netlist"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Complex FFT and PFB"
      Ports		      [3, 3]
      Position		      [555, 217, 680, 433]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Complex FFT and PFB"
	Location		[265, 270, 1015, 754]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [115, 163, 145, 177]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pfbin"
	  Position		  [105, 203, 135, 217]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "fftin"
	  Position		  [220, 318, 250, 332]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft"
	  Ports			  [4, 3]
	  Position		  [375, 135, 530, 270]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "FFTSize=4, n_inputs=0"
	  AncestorBlock		  "casper_library/FFTs/fft"
	  UserDataPersistent	  on
	  UserData		  "DataTag1"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft"
	  MaskPromptString	  "Size of FFT: (2^?)|Bit Width|Number of Simu"
"ltaneous Inputs: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbia"
"sed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit"
",edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;n_inputs=@3;quantiza"
"tion=&4;overflow=&5;add_latency=@6;mult_latency=@7;bram_latency=@8;"
	  MaskInitialization	  "fft_init(gcb,...\n    'FFTSize', FFTSize,.."
".\n    'BitWidth', BitWidth,...\n    'n_inputs', n_inputs,...\n    'quantizat"
"ion', quantization,...\n    'overflow', overflow,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_l"
"atency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|18|0|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "fft"
	    Location		    [1678, 107, 2674, 757]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 17, 60, 33]
	      NamePlacement	      "alternate"
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [30, 47, 60, 63]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol0"
	      Position		      [30, 102, 60, 118]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1"
	      Position		      [30, 202, 60, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_biplex0"
	      Ports		      [4, 4]
	      Position		      [100, 17, 220, 238]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=4, BitWidth=18"
	      AncestorBlock	      "casper_library/FFTs/fft_biplex"
	      UserDataPersistent      on
	      UserData		      "DataTag2"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_biplex"
	      MaskPromptString	      "Size of FFT: (2^? pnts)|Bitwidth: (Max "
"Efficiency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,"
"edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;quantization=&3;"
"overflow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	      MaskInitialization      "fft_biplex_init(gcb,...\n    'FFTSize',"
" FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantization,"
"...\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n    'm"
"ult_latency', mult_latency,...\n    'bram_latency', bram_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|18|Truncate|Wrap|2|3|2"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"fft_biplex0"
		Location		[1827, 538, 2677, 946]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pol1"
		  Position		  [15, 33, 45, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol2"
		  Position		  [15, 58, 45, 72]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 83, 45, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [15, 108, 45, 122]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "biplex_core"
		  Ports			  [4, 4]
		  Position		  [75, 30, 195, 125]
		  AttributesFormatString  "FFTSize=4"
		  AncestorBlock		  "casper_library/FFTs/biplex_core"
		  UserDataPersistent	  on
		  UserData		  "DataTag3"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "biplex_core"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: ("
"Max Efficiency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latenc"
"y|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,popup(Truncate|Round  (un"
"biased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),e"
"dit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,"
		  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization"
"=&3;overflow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
		  MaskInitialization	  "biplex_core_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantiza"
"tion,...\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n "
"   'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|18|Truncate|Wrap|2|3|2"
		  MaskTabNameString	  ",,,,,,"
		  System {
		    Name		    "biplex_core"
		    Location		    [123, 205, 965, 508]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "pol1"
		    Position		    [15, 33, 45, 47]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "pol2"
		    Position		    [15, 53, 45, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 73, 45, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [15, 143, 45, 157]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_1"
		    Ports		    [4, 4]
		    Position		    [75, 27, 170, 113]
		    AttributesFormatString  "FFTSize=4, FFTStage=1, BitWidth=1"
"8"
		    UserDataPersistent	    on
		    UserData		    "DataTag4"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|1|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_1"
		    Location		    [-22, 74, 849, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 138, 110, 152]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "butterfly"
		    Location		    [2, 74, 998, 708]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [110, 143, 140, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [110, 198, 140, 212]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [180, 348, 210, 362]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 698, 795, 732]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 799, 890, 841]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 93, 825, 137]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 813, 805, 857]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [2, 1]
		    Position		    [685, 863, 730, 907]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [2, 1]
		    Position		    [685, 803, 730, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [915, 788, 960, 832]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [705, 143, 750, 187]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [705, 83, 750, 127]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 333, 820, 377]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [700, 383, 745, 427]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [700, 323, 745, 367]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 573, 810, 617]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [2, 1]
		    Position		    [690, 623, 735, 667]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [2, 1]
		    Position		    [690, 563, 735, 607]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [165, 129, 205, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [165, 184, 205, 226]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [980, 803, 1010, 817]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [5, 0; 0, -15]
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [5, 0; 0, 10]
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [5, 0; 0, 15]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 210]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [100, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 125, 175, 165]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [595, 93, 625, 107]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [595, 123, 625, 137]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    3
		    Points		    [45, 0]
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    4
		    Points		    [10, 0; 0, 25]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_2"
		    Ports		    [5, 4]
		    Position		    [220, 27, 315, 113]
		    AttributesFormatString  "FFTSize=4, FFTStage=2, BitWidth=1"
"8"
		    AncestorBlock	    "casper_library/FFTs/fft_stage_n"
		    UserDataPersistent	    on
		    UserData		    "DataTag5"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|2|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_2"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=4, Coeffs=[0  1],\n StepP"
"eriod=2, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag6"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|[0 1]|2|18|2|3|2|0|Truncate|Wra"
"p"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag7"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag8"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"       ]"
		    StepPeriod		    "1"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_stage_2"
		    DialogParameters {
		    FFTSize		    "4"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    }
		    BlockChoice		    "twiddle_stage_2"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_stage_2"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_stage_2"
		    SourceType		    ""
		    ShowPortLabels	    on
		    FFTSize		    "4"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_3"
		    Ports		    [5, 4]
		    Position		    [330, 27, 425, 113]
		    AttributesFormatString  "FFTSize=4, FFTStage=3, BitWidth=1"
"8"
		    AncestorBlock	    "casper_library/FFTs/fft_stage_n"
		    UserDataPersistent	    on
		    UserData		    "DataTag9"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|3|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_3"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=4, Coeffs=[0  1  2  3],\n"
" StepPeriod=1, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag10"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|[0 1 2 3]|1|18|2|3|2|0|Truncate"
"|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag11"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag12"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i    ]"
		    StepPeriod		    "1"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i    ]"
		    StepPeriod		    "1"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_4"
		    Ports		    [5, 4]
		    Position		    [440, 27, 535, 113]
		    BackgroundColor	    "[0.501961, 0.501961, 0.501961]"
		    AttributesFormatString  "FFTSize=4, FFTStage=4, BitWidth=1"
"8"
		    AncestorBlock	    "casper_library/FFTs/fft_stage_n"
		    UserDataPersistent	    on
		    UserData		    "DataTag13"
		    FontSize		    10
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|4|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_4"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=4, Coeffs=[0  1  2  3  4 "
" 5  6  7],\n StepPeriod=0, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag14"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|[0 1 2 3 4 5 6 7]|0|18|2|3|2|0|"
"Truncate|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag15"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag16"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    FontSize		    10
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    FontSize		    10
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [550, 33, 580, 47]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [550, 53, 580, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [550, 73, 580, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [550, 93, 580, 107]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    1
		    DstBlock		    "fft_stage_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    2
		    DstBlock		    "fft_stage_2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    3
		    DstBlock		    "fft_stage_2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    4
		    DstBlock		    "fft_stage_2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "fft_stage_2"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "fft_stage_3"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "fft_stage_4"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "fft_stage_1"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    1
		    DstBlock		    "fft_stage_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    2
		    DstBlock		    "fft_stage_3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    3
		    DstBlock		    "fft_stage_3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    4
		    DstBlock		    "fft_stage_3"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    1
		    DstBlock		    "fft_stage_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    2
		    DstBlock		    "fft_stage_4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    3
		    DstBlock		    "fft_stage_4"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    4
		    DstBlock		    "fft_stage_4"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "pol1"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "pol2"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_4"
		    SrcPort		    1
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_4"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_4"
		    SrcPort		    3
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_4"
		    SrcPort		    4
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "biplex_cplx_unscrambler"
		  Ports			  [3, 3]
		  Position		  [285, 24, 380, 126]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|BRAM Latenc"
"y"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "FFTSize=@1;bram_latency=@2;"
		  MaskInitialization	  "blk = gcb;\nmap = bit_reverse(0:2^("
"FFTSize-1)-1, FFTSize-1);\nset_param([blk,'/reorder'],'map',mat2str([map,map+"
"2^(FFTSize-1)]));\nset_param([blk,'/reorder'],'bram_latency', num2str(bram_la"
"tency));\nset_param([blk,'/reorder1'],'map',mat2str([map+2^(FFTSize-1),map]))"
";\nset_param([blk,'/reorder1'],'bram_latency', num2str(bram_latency));"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "biplex_cplx_unscrambler"
		    Location		    [1633, 223, 2649, 945]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "even"
		    Position		    [25, 148, 55, 162]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "odd"
		    Position		    [25, 173, 55, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [25, 123, 55, 137]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [285, 230, 325, 250]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [100, 31, 135, 49]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize-1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [560, 16, 595, 34]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize-1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [220, 66, 245, 94]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 56, 700, 84]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [100, 72, 135, 108]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter1"
		    Ports		    [1, 1]
		    Position		    [565, 62, 600, 98]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [155, 58, 200, 102]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [620, 48, 665, 92]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "barrel_switcher"
		    Ports		    [4, 3]
		    Position		    [270, 87, 365, 198]
		    AttributesFormatString  "n_inputs=1"
		    UserDataPersistent	    on
		    UserData		    "DataTag17"
		    SourceBlock		    "casper_library/Reorder/barrel_swi"
"tcher"
		    SourceType		    "barrel_switcher"
		    ShowPortLabels	    on
		    n_inputs		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "barrel_switcher1"
		    Ports		    [4, 3]
		    Position		    [720, 77, 815, 188]
		    AttributesFormatString  "n_inputs=1"
		    UserDataPersistent	    on
		    UserData		    "DataTag18"
		    SourceBlock		    "casper_library/Reorder/barrel_swi"
"tcher"
		    SourceType		    "barrel_switcher"
		    ShowPortLabels	    on
		    n_inputs		    "1"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder"
		    Ports		    [3, 3]
		    Position		    [410, 84, 505, 156]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag19"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[0 4 2 6 1 5 3 7 8 12 10 14 9 13 "
"11 15]|1|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "31"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "4"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "16"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "16"
		    initVector		    "[0 4 2 6 1 5 3 7 8 12 10 14 9 13 "
"11 15]"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "16"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder1"
		    Ports		    [3, 3]
		    Position		    [415, 189, 510, 261]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag20"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[8 12 10 14 9 13 11 15 0 4 2 6 1 "
"5 3 7]|1|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder1"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "31"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "4"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "16"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "16"
		    initVector		    "[8 12 10 14 9 13 11 15 0 4 2 6 1 "
"5 3 7]"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "16"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol1"
		    Position		    [875, 128, 905, 142]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol2"
		    Position		    [875, 163, 905, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [875, 93, 905, 107]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [0, 25]
		    DstBlock		    "barrel_switcher"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter1"
		    SrcPort		    1
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [70, 0; 0, -15]
		    Branch {
		    DstBlock		    "reorder1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [-5, 0]
		    DstBlock		    "reorder"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "barrel_switcher"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "barrel_switcher1"
		    SrcPort		    3
		    Points		    [0, 0]
		    DstBlock		    "pol2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "barrel_switcher1"
		    SrcPort		    2
		    Points		    [0, 0]
		    DstBlock		    "pol1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "barrel_switcher1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "odd"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "even"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    3
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "reorder1"
		    SrcPort		    3
		    Points		    [35, 0; 0, -80]
		    DstBlock		    "barrel_switcher1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "reorder"
		    SrcPort		    3
		    DstBlock		    "barrel_switcher1"
		    DstPort		    3
		    }
		    Line {
		    Labels		    [1, 0]
		    SrcBlock		    "reorder"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    DstBlock		    "Counter1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "barrel_switcher1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    3
		    Points		    [5, 0; 0, 70]
		    DstBlock		    "reorder1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    2
		    DstBlock		    "reorder"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "reorder1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "reorder"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [425, 33, 455, 47]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [425, 68, 455, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [220, 83, 250, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [425, 103, 455, 117]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "biplex_cplx_unscrambler"
		  SrcPort		  3
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_cplx_unscrambler"
		  SrcPort		  2
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  4
		  Points		  [50, 0; 0, -5]
		  DstBlock		  "biplex_cplx_unscrambler"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  2
		  Points		  [35, 0; 0, 10]
		  DstBlock		  "biplex_cplx_unscrambler"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  1
		  DstBlock		  "biplex_cplx_unscrambler"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol1"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol2"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "biplex_cplx_unscrambler"
		  SrcPort		  1
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  3
		  DstBlock		  "of"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [700, 17, 730, 33]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [700, 102, 730, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [700, 202, 730, 218]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pol0"
	      SrcPort		      1
	      DstBlock		      "fft_biplex0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1"
	      SrcPort		      1
	      DstBlock		      "fft_biplex0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "fft_biplex0"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "fft_biplex0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_biplex0"
	      SrcPort		      1
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_biplex0"
	      SrcPort		      2
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_biplex0"
	      SrcPort		      4
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pfb_fir"
	  Ports			  [3, 3]
	  Position		  [205, 150, 285, 270]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "taps=4, add_latency=1"
	  AncestorBlock		  "casper_library/PFBs/pfb_fir"
	  UserDataPersistent	  on
	  UserData		  "DataTag21"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "pfb_fir"
	  MaskPromptString	  "Size of PFB: (2^? pnts)|Total Number of Tap"
"s:|Windowing Function: |Number of Simultaneous Inputs: (2^?)|Make Biplex|Inpu"
"t Bitwidth:|Output Bitwidth:|Coefficient Bitwidth:|Use Distributed Memory for"
" Coeffs|Add Latency|Mult Latency|BRAM Latency|Quantization Behavior|Bin Width"
" Scaling (normal=1)"
	  MaskStyleString	  "edit,edit,popup(bartlett|barthannwin|blackm"
"an|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|hamming|hann|kaiser|nu"
"ttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edit,edit,edit,edit,edi"
"t,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even "
"Values)),edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,"
	  MaskVariables		  "PFBSize=@1;TotalTaps=@2;WindowType=&3;n_inp"
"uts=@4;MakeBiplex=@5;BitWidthIn=@6;BitWidthOut=@7;CoeffBitWidth=@8;CoeffDistM"
"em=@9;add_latency=@10;mult_latency=@11;bram_latency=@12;quantization=&13;fwid"
"th=@14;"
	  MaskInitialization	  "pfb_fir_init(gcb, ...\n    'PFBSize', PFBSi"
"ze, ...\n    'TotalTaps', TotalTaps, ...\n    'WindowType', WindowType, ...\n"
"    'n_inputs', n_inputs, ...\n    'MakeBiplex', MakeBiplex, ...\n    'BitWid"
"thIn', BitWidthIn, ...\n    'BitWidthOut', BitWidthOut, ...\n    'CoeffBitWid"
"th', CoeffBitWidth, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'add_late"
"ncy', add_latency, ...\n    'mult_latency', mult_latency, ...\n    'bram_late"
"ncy', bram_latency, ...\n    'quantization', quantization, ...\n    'fwidth',"
" fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|4|hamming|0|1|8|18|8|1|1|2|2|Truncate|1"
	  MaskTabNameString	  ",,,,,,,,,,,,,"
	  System {
	    Name		    "pfb_fir"
	    Location		    [274, 301, 1005, 723]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 52, 45, 68]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in1"
	      Position		      [15, 102, 45, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol2_in1"
	      Position		      [15, 152, 45, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in1_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 52, 250, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=0, taps=4"
	      AncestorBlock	      "casper_library/PFBs/first_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag22"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM La"
"tency|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(bar"
"tlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswi"
"n|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit"
",edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_la"
"tency=@9;n_inputs=@10;fwidth=@11;"
	      MaskInitialization      "first_tap_init(gcb,...\n    'nput', npu"
"t,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n  "
"  'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'CoeffDis"
"tMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_latency'"
", mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs', n_i"
"nputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|4|8|4|8|1|hamming|2|2|0|1"
	      MaskTabNameString	      ",,,,,,,,,,"
	      System {
		Name			"pol1_in1_first_tap"
		Location		[2158, 273, 2692, 870]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [345, 197, 395, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [345, 132, 395, 183]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [285, 219, 325, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [225, 221, 270, 249]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [230, 271, 275, 299]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [260, 144, 300, 186]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag23"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  on
		  n_bits		  "BitWidthIn"
		  bin_pt		  "BitWidthIn-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [340, 15, 385, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [95, 22, 190, 98]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "PFBSize=4, n_inputs=0, taps=4"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag24"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Windowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This"
" is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidt"
"h=@9;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTap"
"s', TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', "
"WindowType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inp"
"uts, ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|8|4|1|hamming|2|0|0|1"
		  MaskTabNameString	  ",,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [1577, 309, 2476, 1018]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [4, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "4"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "16"
		    initVector		    "[-3.1185374660155e-018 -0.0026373"
"5909580334 -0.00578984434733957 -0.0097994723321974 -0.0149350827451364 -0.02"
"1332873381912 -0.0289429297169117 -0.0374871259095755 -0.0464331498505763 -0."
"054988365242619 -0.0621158358774173 -0.0665731978343029 -0.0669732935066947 -"
"0.0618637102387744 -0.0498207328553067 -0.0295518537627434]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "16"
		    initVector		    "[2.14971748489781e-017 0.03955787"
"8919974 0.0894252110701411 0.149419992109658 0.218834505309546 0.296424797376"
"18 0.380432267164858 0.468637627642037 0.558445322336343 0.646994370487006 0."
"731289732081715 0.808346763068111 0.875340286111191 0.929749314368444 0.96948"
"8576724053 0.993018702047571]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM3"
		    Ports		    [1, 1]
		    Position		    [150, 204, 200, 256]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "16"
		    initVector		    "[0.999428183760704 0.988481980811"
"812 0.960633699526478 0.917000599560915 0.859303017901024 0.789772045316812 0"
".711031265694996 0.625959945208598 0.537546129240986 0.448738600765768 0.3623"
"0654625236 0.280715079012005 0.20602354182225 0.139811844485469 0.08313811150"
"43222 0.0365287647378851]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM4"
		    Ports		    [1, 1]
		    Position		    [150, 269, 200, 321]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "16"
		    initVector		    "[1.9710098464648e-017 -0.02689241"
"22607391 -0.0449798239071789 -0.0553900832155681 -0.0594466434903448 -0.05856"
"48122922967 -0.0541523577793221 -0.0475209911960375 -0.0398141063792136 -0.03"
"19546763151778 -0.0246155042127458 -0.0182122364356803 -0.0129178040136007 -0"
".00869539776353592 -0.00534581149262307 -0.00256409509972699]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [220, 214, 260, 246]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret4"
		    Ports		    [1, 1]
		    Position		    [220, 279, 260, 311]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM3"
		    SrcPort		    1
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ROM4"
		    SrcPort		    1
		    DstBlock		    "Reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret4"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [425, 164, 465, 206]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [345, 74, 385, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [410, 28, 440, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [410, 88, 440, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [295, 278, 325, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [485, 178, 515, 192]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  Points		  [5, 0; 0, -30]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 15]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [15, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [10, 0; 0, -10]
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [10, 0; 0, 150]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [65, 0; 0, 35]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in1_last_tap"
	      Ports		      [4, 2]
	      Position		      [600, 52, 700, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4"
	      AncestorBlock	      "casper_library/PFBs/last_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag25"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_init(gcb,...\n    'TotalTaps',"
" TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidth"
"Out,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_laten"
"cy,...\n    'mult_latency', mult_latency,...\n    'quantization', quantizatio"
"n);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in1_last_tap"
		Location		[301, 255, 979, 769]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 148, 60, 162]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [280, 243, 310, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 228, 80, 242]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [255, 208, 285, 222]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [315, 155, 365, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [325, 227, 370, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [160, 197, 210, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [160, 132, 210, 183]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [95, 219, 135, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [85, 134, 125, 176]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag26"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  on
		  n_bits		  "BitWidthIn"
		  bin_pt		  "BitWidthIn-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=4, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag27"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_add_tree_init(gcb, ...\n    'To"
"talTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOut"
"', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_latenc"
"y', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_add_tree"
		    Location		    [264, 149, 1117, 908]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0_1"
		    Ports		    [1, 1]
		    Position		    [130, 139, 160, 151]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0_2"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1_1"
		    Ports		    [1, 1]
		    Position		    [130, 189, 160, 201]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1_2"
		    Ports		    [1, 1]
		    Position		    [130, 214, 160, 226]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2_1"
		    Ports		    [1, 1]
		    Position		    [130, 239, 160, 251]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2_2"
		    Ports		    [1, 1]
		    Position		    [130, 264, 160, 276]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint3_1"
		    Ports		    [1, 1]
		    Position		    [130, 289, 160, 301]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint3_2"
		    Ports		    [1, 1]
		    Position		    [130, 314, 160, 326]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0_1"
		    Ports		    [1, 1]
		    Position		    [70, 139, 115, 151]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0_2"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-16"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1_1"
		    Ports		    [1, 1]
		    Position		    [70, 189, 115, 201]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-32"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1_2"
		    Ports		    [1, 1]
		    Position		    [70, 214, 115, 226]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-48"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2_1"
		    Ports		    [1, 1]
		    Position		    [70, 239, 115, 251]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-64"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2_2"
		    Ports		    [1, 1]
		    Position		    [70, 264, 115, 276]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-80"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3_1"
		    Ports		    [1, 1]
		    Position		    [70, 289, 115, 301]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-96"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3_2"
		    Ports		    [1, 1]
		    Position		    [70, 314, 115, 326]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-112"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [5, 2]
		    Position		    [200, 115, 350, 315]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag28"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [1917, 331, 2826, 1001]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree2"
		    Ports		    [5, 2]
		    Position		    [200, 365, 350, 565]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag29"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree2"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 213, 530, 227]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert2"
		    Ports		    [1, 1]
		    Position		    [500, 258, 530, 272]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 150, 430, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [550, 212, 580, 243]
		    UserDataPersistent	    on
		    UserData		    "DataTag30"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 213, 430, 227]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale2"
		    Ports		    [1, 1]
		    Position		    [400, 258, 430, 272]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 202, 630, 218]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree2"
		    SrcPort		    2
		    DstBlock		    "scale2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale2"
		    SrcPort		    1
		    DstBlock		    "convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "adder_tree2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice0_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice0_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3_2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice0_1"
		    SrcPort		    1
		    DstBlock		    "Reint0_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice0_2"
		    SrcPort		    1
		    DstBlock		    "Reint0_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice1_1"
		    SrcPort		    1
		    DstBlock		    "Reint1_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice1_2"
		    SrcPort		    1
		    DstBlock		    "Reint1_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice2_1"
		    SrcPort		    1
		    DstBlock		    "Reint2_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Slice2_2"
		    SrcPort		    1
		    DstBlock		    "Reint2_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Slice3_1"
		    SrcPort		    1
		    DstBlock		    "Reint3_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint3_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice3_2"
		    SrcPort		    1
		    DstBlock		    "Reint3_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint3_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    5
		    }
		    Annotation {
		    Name		    "Latency of cast was not taken int"
"o account on sync"
		    Position		    [468, 116]
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [235, 149, 275, 191]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [510, 168, 540, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_add_tree"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "pfb_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [10, 0; 0, 45]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 52, 400, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_tap3"
	      Ports		      [4, 4]
	      Position		      [450, 52, 550, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol2_in1_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 102, 250, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=0, taps=4"
	      AncestorBlock	      "casper_library/PFBs/first_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag31"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM La"
"tency|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(bar"
"tlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswi"
"n|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit"
",edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_la"
"tency=@9;n_inputs=@10;fwidth=@11;"
	      MaskInitialization      "first_tap_init(gcb,...\n    'nput', npu"
"t,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n  "
"  'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'CoeffDis"
"tMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_latency'"
", mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs', n_i"
"nputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|4|8|4|8|1|hamming|2|2|0|1"
	      MaskTabNameString	      ",,,,,,,,,,"
	      System {
		Name			"pol2_in1_first_tap"
		Location		[731, 167, 1265, 764]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [345, 197, 395, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [345, 132, 395, 183]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [285, 219, 325, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [225, 221, 270, 249]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [230, 271, 275, 299]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [260, 144, 300, 186]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag32"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  on
		  n_bits		  "BitWidthIn"
		  bin_pt		  "BitWidthIn-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [340, 15, 385, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [95, 22, 190, 98]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "PFBSize=4, n_inputs=0, taps=4"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag33"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Windowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This"
" is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidt"
"h=@9;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTap"
"s', TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', "
"WindowType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inp"
"uts, ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|8|4|1|hamming|2|0|0|1"
		  MaskTabNameString	  ",,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [4, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "4"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "16"
		    initVector		    "[-3.1185374660155e-018 -0.0026373"
"5909580334 -0.00578984434733957 -0.0097994723321974 -0.0149350827451364 -0.02"
"1332873381912 -0.0289429297169117 -0.0374871259095755 -0.0464331498505763 -0."
"054988365242619 -0.0621158358774173 -0.0665731978343029 -0.0669732935066947 -"
"0.0618637102387744 -0.0498207328553067 -0.0295518537627434]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "16"
		    initVector		    "[2.14971748489781e-017 0.03955787"
"8919974 0.0894252110701411 0.149419992109658 0.218834505309546 0.296424797376"
"18 0.380432267164858 0.468637627642037 0.558445322336343 0.646994370487006 0."
"731289732081715 0.808346763068111 0.875340286111191 0.929749314368444 0.96948"
"8576724053 0.993018702047571]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM3"
		    Ports		    [1, 1]
		    Position		    [150, 204, 200, 256]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "16"
		    initVector		    "[0.999428183760704 0.988481980811"
"812 0.960633699526478 0.917000599560915 0.859303017901024 0.789772045316812 0"
".711031265694996 0.625959945208598 0.537546129240986 0.448738600765768 0.3623"
"0654625236 0.280715079012005 0.20602354182225 0.139811844485469 0.08313811150"
"43222 0.0365287647378851]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM4"
		    Ports		    [1, 1]
		    Position		    [150, 269, 200, 321]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "16"
		    initVector		    "[1.9710098464648e-017 -0.02689241"
"22607391 -0.0449798239071789 -0.0553900832155681 -0.0594466434903448 -0.05856"
"48122922967 -0.0541523577793221 -0.0475209911960375 -0.0398141063792136 -0.03"
"19546763151778 -0.0246155042127458 -0.0182122364356803 -0.0129178040136007 -0"
".00869539776353592 -0.00534581149262307 -0.00256409509972699]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [220, 214, 260, 246]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret4"
		    Ports		    [1, 1]
		    Position		    [220, 279, 260, 311]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM3"
		    SrcPort		    1
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ROM4"
		    SrcPort		    1
		    DstBlock		    "Reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret4"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [425, 164, 465, 206]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [345, 74, 385, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [410, 28, 440, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [410, 88, 440, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [295, 278, 325, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [485, 178, 515, 192]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  Points		  [5, 0; 0, -30]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 15]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [15, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [10, 0; 0, -10]
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [10, 0; 0, 150]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [65, 0; 0, 35]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol2_in1_last_tap"
	      Ports		      [4, 2]
	      Position		      [600, 102, 700, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4"
	      AncestorBlock	      "casper_library/PFBs/last_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag34"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_init(gcb,...\n    'TotalTaps',"
" TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidth"
"Out,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_laten"
"cy,...\n    'mult_latency', mult_latency,...\n    'quantization', quantizatio"
"n);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol2_in1_last_tap"
		Location		[-33, 246, 645, 760]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 148, 60, 162]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [280, 243, 310, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 228, 80, 242]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [255, 208, 285, 222]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [315, 155, 365, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [325, 227, 370, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [160, 197, 210, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [160, 132, 210, 183]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [95, 219, 135, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [85, 134, 125, 176]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag35"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  on
		  n_bits		  "BitWidthIn"
		  bin_pt		  "BitWidthIn-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=4, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag36"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_add_tree_init(gcb, ...\n    'To"
"talTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOut"
"', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_latenc"
"y', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_add_tree"
		    Location		    [207, 121, 745, 701]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0_1"
		    Ports		    [1, 1]
		    Position		    [130, 139, 160, 151]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0_2"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1_1"
		    Ports		    [1, 1]
		    Position		    [130, 189, 160, 201]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1_2"
		    Ports		    [1, 1]
		    Position		    [130, 214, 160, 226]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2_1"
		    Ports		    [1, 1]
		    Position		    [130, 239, 160, 251]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2_2"
		    Ports		    [1, 1]
		    Position		    [130, 264, 160, 276]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint3_1"
		    Ports		    [1, 1]
		    Position		    [130, 289, 160, 301]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint3_2"
		    Ports		    [1, 1]
		    Position		    [130, 314, 160, 326]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0_1"
		    Ports		    [1, 1]
		    Position		    [70, 139, 115, 151]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0_2"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-16"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1_1"
		    Ports		    [1, 1]
		    Position		    [70, 189, 115, 201]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-32"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1_2"
		    Ports		    [1, 1]
		    Position		    [70, 214, 115, 226]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-48"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2_1"
		    Ports		    [1, 1]
		    Position		    [70, 239, 115, 251]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-64"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2_2"
		    Ports		    [1, 1]
		    Position		    [70, 264, 115, 276]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-80"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3_1"
		    Ports		    [1, 1]
		    Position		    [70, 289, 115, 301]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-96"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3_2"
		    Ports		    [1, 1]
		    Position		    [70, 314, 115, 326]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-112"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [5, 2]
		    Position		    [200, 115, 350, 315]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag37"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree2"
		    Ports		    [5, 2]
		    Position		    [200, 365, 350, 565]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag38"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree2"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 213, 530, 227]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert2"
		    Ports		    [1, 1]
		    Position		    [500, 258, 530, 272]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 150, 430, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [550, 212, 580, 243]
		    UserDataPersistent	    on
		    UserData		    "DataTag39"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 213, 430, 227]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale2"
		    Ports		    [1, 1]
		    Position		    [400, 258, 430, 272]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 202, 630, 218]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree2"
		    SrcPort		    2
		    DstBlock		    "scale2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale2"
		    SrcPort		    1
		    DstBlock		    "convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "adder_tree2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice0_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice0_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3_2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice0_1"
		    SrcPort		    1
		    DstBlock		    "Reint0_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice0_2"
		    SrcPort		    1
		    DstBlock		    "Reint0_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice1_1"
		    SrcPort		    1
		    DstBlock		    "Reint1_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice1_2"
		    SrcPort		    1
		    DstBlock		    "Reint1_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice2_1"
		    SrcPort		    1
		    DstBlock		    "Reint2_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Slice2_2"
		    SrcPort		    1
		    DstBlock		    "Reint2_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Slice3_1"
		    SrcPort		    1
		    DstBlock		    "Reint3_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint3_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice3_2"
		    SrcPort		    1
		    DstBlock		    "Reint3_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint3_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    5
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [235, 149, 275, 191]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [510, 168, 540, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_add_tree"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "pfb_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [10, 0; 0, 45]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol2_in1_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 102, 400, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol2_in1_tap3"
	      Ports		      [4, 4]
	      Position		      [450, 102, 550, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [750, 52, 780, 68]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out1"
	      Position		      [750, 102, 780, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol2_out1"
	      Position		      [750, 152, 780, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pol1_in1"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"pol1_in1_first_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pol2_in1_first_tap"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      2
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      3
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      4
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      2
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      3
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      4
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol2_in1_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol2_out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "shift"
	  Ports			  [0, 1]
	  Position		  [205, 87, 305, 123]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "-1"
	  equ			  "P=C"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [600, 153, 630, 167]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pfbout"
	  Position		  [600, 198, 630, 212]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "fftout"
	  Position		  [600, 243, 630, 257]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  DstBlock		  "pfb_fir"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  Points		  [45, 0; 0, 80]
	  DstBlock		  "fft"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fft"
	  SrcPort		  2
	  DstBlock		  "pfbout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft"
	  SrcPort		  3
	  DstBlock		  "fftout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pfb_fir"
	  SrcPort		  1
	  Points		  [70, 0]
	  DstBlock		  "fft"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pfb_fir"
	  SrcPort		  2
	  Points		  [35, 0; 0, 10]
	  DstBlock		  "fft"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pfbin"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    DstBlock		    "pfb_fir"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "pfb_fir"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "fftin"
	  SrcPort		  1
	  Points		  [50, 0; 0, -70]
	  DstBlock		  "fft"
	  DstPort		  4
	}
	Annotation {
	  Name			  "With \"Number of Simultaneous Inputs\" = 2^"
"0,\neach input represents an independant data stream\nprocessed simultaneousl"
"y by the biplex structure.\nEach segment of the input time series\n of length"
" 2^FFTSize is transformed and\noutput as 2^FFTSize frequency points."
	  Position		  [508, 66]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Complex FFT and PFB\nwith multiple simultaneous"
"\ninputs"
      Ports		      [5, 5]
      Position		      [1185, 221, 1310, 439]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Complex FFT and PFB\nwith multiple simultaneo"
"us\ninputs"
	Location		[265, 270, 1015, 754]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [115, 143, 145, 157]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pfbin1"
	  Position		  [110, 178, 140, 192]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pfbin2"
	  Position		  [110, 203, 140, 217]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pfbin3"
	  Position		  [110, 233, 140, 247]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pfbin4"
	  Position		  [110, 263, 140, 277]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft"
	  Ports			  [6, 5]
	  Position		  [375, 143, 530, 282]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "FFTSize=5, n_inputs=2"
	  AncestorBlock		  "casper_library/FFTs/fft"
	  UserDataPersistent	  on
	  UserData		  "DataTag40"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft"
	  MaskPromptString	  "Size of FFT: (2^?)|Bit Width|Number of Simu"
"ltaneous Inputs: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbia"
"sed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit"
",edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;n_inputs=@3;quantiza"
"tion=&4;overflow=&5;add_latency=@6;mult_latency=@7;bram_latency=@8;"
	  MaskInitialization	  "fft_init(gcb,...\n    'FFTSize', FFTSize,.."
".\n    'BitWidth', BitWidth,...\n    'n_inputs', n_inputs,...\n    'quantizat"
"ion', quantization,...\n    'overflow', overflow,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_l"
"atency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|18|2|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "fft"
	    Location		    [1678, 107, 2674, 757]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 17, 60, 33]
	      NamePlacement	      "alternate"
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [30, 47, 60, 63]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in0"
	      Position		      [30, 102, 60, 118]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [30, 202, 60, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [30, 302, 60, 318]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in3"
	      Position		      [30, 402, 60, 418]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_biplex0"
	      Ports		      [4, 4]
	      Position		      [100, 100, 220, 220]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=3, BitWidth=18"
	      AncestorBlock	      "casper_library/FFTs/fft_biplex"
	      UserDataPersistent      on
	      UserData		      "DataTag41"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_biplex"
	      MaskPromptString	      "Size of FFT: (2^? pnts)|Bitwidth: (Max "
"Efficiency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,"
"edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;quantization=&3;"
"overflow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	      MaskInitialization      "fft_biplex_init(gcb,...\n    'FFTSize',"
" FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantization,"
"...\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n    'm"
"ult_latency', mult_latency,...\n    'bram_latency', bram_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|18|Truncate|Wrap|2|3|2"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"fft_biplex0"
		Location		[1827, 538, 2677, 946]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pol1"
		  Position		  [15, 33, 45, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol2"
		  Position		  [15, 58, 45, 72]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 83, 45, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [15, 108, 45, 122]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "biplex_core"
		  Ports			  [4, 4]
		  Position		  [75, 30, 195, 125]
		  AttributesFormatString  "FFTSize=3"
		  AncestorBlock		  "casper_library/FFTs/biplex_core"
		  UserDataPersistent	  on
		  UserData		  "DataTag42"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "biplex_core"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: ("
"Max Efficiency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latenc"
"y|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,popup(Truncate|Round  (un"
"biased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),e"
"dit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,"
		  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization"
"=&3;overflow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
		  MaskInitialization	  "biplex_core_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantiza"
"tion,...\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n "
"   'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|18|Truncate|Wrap|2|3|2"
		  MaskTabNameString	  ",,,,,,"
		  System {
		    Name		    "biplex_core"
		    Location		    [123, 205, 965, 508]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "pol1"
		    Position		    [15, 33, 45, 47]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "pol2"
		    Position		    [15, 53, 45, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 73, 45, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [15, 143, 45, 157]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_1"
		    Ports		    [4, 4]
		    Position		    [75, 27, 170, 113]
		    AttributesFormatString  "FFTSize=3, FFTStage=1, BitWidth=1"
"8"
		    UserDataPersistent	    on
		    UserData		    "DataTag43"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|1|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_1"
		    Location		    [-22, 74, 849, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 138, 110, 152]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "butterfly"
		    Location		    [2, 74, 998, 708]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [110, 143, 140, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [110, 198, 140, 212]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [180, 348, 210, 362]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 698, 795, 732]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 799, 890, 841]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 93, 825, 137]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 813, 805, 857]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [2, 1]
		    Position		    [685, 863, 730, 907]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [2, 1]
		    Position		    [685, 803, 730, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [915, 788, 960, 832]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [705, 143, 750, 187]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [705, 83, 750, 127]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 333, 820, 377]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [700, 383, 745, 427]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [700, 323, 745, 367]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 573, 810, 617]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [2, 1]
		    Position		    [690, 623, 735, 667]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [2, 1]
		    Position		    [690, 563, 735, 607]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [165, 129, 205, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [165, 184, 205, 226]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [980, 803, 1010, 817]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [100, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 210]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [5, 0; 0, 15]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [5, 0; 0, 10]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [5, 0; 0, -15]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 125, 175, 165]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [595, 93, 625, 107]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [595, 123, 625, 137]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    4
		    Points		    [10, 0; 0, 25]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    3
		    Points		    [45, 0]
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_2"
		    Ports		    [5, 4]
		    Position		    [220, 27, 315, 113]
		    AttributesFormatString  "FFTSize=3, FFTStage=2, BitWidth=1"
"8"
		    AncestorBlock	    "casper_library/FFTs/fft_stage_n"
		    UserDataPersistent	    on
		    UserData		    "DataTag44"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|2|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_2"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=3, Coeffs=[0  1],\n StepP"
"eriod=1, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag45"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|[0 1]|1|18|2|3|2|0|Truncate|Wra"
"p"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag46"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag47"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"       ]"
		    StepPeriod		    "2"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_stage_2"
		    DialogParameters {
		    FFTSize		    "3"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    }
		    BlockChoice		    "twiddle_stage_2"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_stage_2"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_stage_2"
		    SourceType		    ""
		    ShowPortLabels	    on
		    FFTSize		    "3"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_3"
		    Ports		    [5, 4]
		    Position		    [330, 27, 425, 113]
		    BackgroundColor	    "[0.501961, 0.501961, 0.501961]"
		    AttributesFormatString  "FFTSize=3, FFTStage=3, BitWidth=1"
"8"
		    AncestorBlock	    "casper_library/FFTs/fft_stage_n"
		    UserDataPersistent	    on
		    UserData		    "DataTag48"
		    FontSize		    10
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|3|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_3"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=3, Coeffs=[0  1  2  3],\n"
" StepPeriod=0, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag49"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|[0 1 2 3]|0|18|2|3|2|0|Truncate"
"|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag50"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag51"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i    ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i    ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    FontSize		    10
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    FontSize		    10
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [440, 33, 470, 47]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [440, 53, 470, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [440, 73, 470, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [440, 93, 470, 107]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    1
		    DstBlock		    "fft_stage_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    2
		    DstBlock		    "fft_stage_2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    3
		    DstBlock		    "fft_stage_2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    4
		    DstBlock		    "fft_stage_2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "fft_stage_2"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "fft_stage_3"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "fft_stage_1"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    1
		    DstBlock		    "fft_stage_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    2
		    DstBlock		    "fft_stage_3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    3
		    DstBlock		    "fft_stage_3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    4
		    DstBlock		    "fft_stage_3"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "pol1"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "pol2"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    1
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    3
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    4
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "biplex_cplx_unscrambler"
		  Ports			  [3, 3]
		  Position		  [285, 24, 380, 126]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|BRAM Latenc"
"y"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "FFTSize=@1;bram_latency=@2;"
		  MaskInitialization	  "blk = gcb;\nmap = bit_reverse(0:2^("
"FFTSize-1)-1, FFTSize-1);\nset_param([blk,'/reorder'],'map',mat2str([map,map+"
"2^(FFTSize-1)]));\nset_param([blk,'/reorder'],'bram_latency', num2str(bram_la"
"tency));\nset_param([blk,'/reorder1'],'map',mat2str([map+2^(FFTSize-1),map]))"
";\nset_param([blk,'/reorder1'],'bram_latency', num2str(bram_latency));"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "biplex_cplx_unscrambler"
		    Location		    [1633, 223, 2649, 945]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "even"
		    Position		    [25, 148, 55, 162]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "odd"
		    Position		    [25, 173, 55, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [25, 123, 55, 137]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [285, 230, 325, 250]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [100, 31, 135, 49]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize-1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [560, 16, 595, 34]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize-1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [220, 66, 245, 94]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 56, 700, 84]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [100, 72, 135, 108]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter1"
		    Ports		    [1, 1]
		    Position		    [565, 62, 600, 98]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [155, 58, 200, 102]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [620, 48, 665, 92]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "barrel_switcher"
		    Ports		    [4, 3]
		    Position		    [270, 87, 365, 198]
		    AttributesFormatString  "n_inputs=1"
		    UserDataPersistent	    on
		    UserData		    "DataTag52"
		    SourceBlock		    "casper_library/Reorder/barrel_swi"
"tcher"
		    SourceType		    "barrel_switcher"
		    ShowPortLabels	    on
		    n_inputs		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "barrel_switcher1"
		    Ports		    [4, 3]
		    Position		    [720, 77, 815, 188]
		    AttributesFormatString  "n_inputs=1"
		    UserDataPersistent	    on
		    UserData		    "DataTag53"
		    SourceBlock		    "casper_library/Reorder/barrel_swi"
"tcher"
		    SourceType		    "barrel_switcher"
		    ShowPortLabels	    on
		    n_inputs		    "1"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder"
		    Ports		    [3, 3]
		    Position		    [410, 84, 505, 156]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag54"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[0 2 1 3 4 6 5 7]|1|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0 2 1 3 4 6 5 7]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder1"
		    Ports		    [3, 3]
		    Position		    [415, 189, 510, 261]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag55"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[4 6 5 7 0 2 1 3]|1|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder1"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[4 6 5 7 0 2 1 3]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol1"
		    Position		    [875, 128, 905, 142]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol2"
		    Position		    [875, 163, 905, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [875, 93, 905, 107]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "reorder"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "reorder1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    2
		    DstBlock		    "reorder"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    3
		    Points		    [5, 0; 0, 70]
		    DstBlock		    "reorder1"
		    DstPort		    3
		    }
		    Line {
		    Labels		    [1, 0]
		    SrcBlock		    "reorder"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "barrel_switcher1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "reorder"
		    SrcPort		    3
		    DstBlock		    "barrel_switcher1"
		    DstPort		    3
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "reorder1"
		    SrcPort		    3
		    Points		    [35, 0; 0, -80]
		    DstBlock		    "barrel_switcher1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "even"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "odd"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "barrel_switcher1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "barrel_switcher1"
		    SrcPort		    2
		    Points		    [0, 0]
		    DstBlock		    "pol1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "barrel_switcher1"
		    SrcPort		    3
		    Points		    [0, 0]
		    DstBlock		    "pol2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    DstBlock		    "barrel_switcher"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [70, 0; 0, -15]
		    Branch {
		    Points		    [-5, 0]
		    DstBlock		    "reorder"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "reorder1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter1"
		    SrcPort		    1
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [0, 25]
		    DstBlock		    "barrel_switcher"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [425, 33, 455, 47]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [425, 68, 455, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [220, 83, 250, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [425, 103, 455, 117]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  3
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_cplx_unscrambler"
		  SrcPort		  1
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "pol2"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pol1"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  1
		  DstBlock		  "biplex_cplx_unscrambler"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  2
		  Points		  [35, 0; 0, 10]
		  DstBlock		  "biplex_cplx_unscrambler"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  4
		  Points		  [50, 0; 0, -5]
		  DstBlock		  "biplex_cplx_unscrambler"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "biplex_cplx_unscrambler"
		  SrcPort		  2
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_cplx_unscrambler"
		  SrcPort		  3
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_biplex1"
	      Ports		      [4, 4]
	      Position		      [100, 300, 220, 420]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=3, BitWidth=18"
	      AncestorBlock	      "casper_library/FFTs/fft_biplex"
	      UserDataPersistent      on
	      UserData		      "DataTag56"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_biplex"
	      MaskPromptString	      "Size of FFT: (2^? pnts)|Bitwidth: (Max "
"Efficiency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,"
"edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;quantization=&3;"
"overflow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	      MaskInitialization      "fft_biplex_init(gcb,...\n    'FFTSize',"
" FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantization,"
"...\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n    'm"
"ult_latency', mult_latency,...\n    'bram_latency', bram_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|18|Truncate|Wrap|2|3|2"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"fft_biplex1"
		Location		[109, 84, 959, 492]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pol1"
		  Position		  [15, 33, 45, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol2"
		  Position		  [15, 58, 45, 72]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 83, 45, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [15, 108, 45, 122]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "biplex_core"
		  Ports			  [4, 4]
		  Position		  [75, 30, 195, 125]
		  AttributesFormatString  "FFTSize=3"
		  AncestorBlock		  "casper_library/FFTs/biplex_core"
		  UserDataPersistent	  on
		  UserData		  "DataTag57"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "biplex_core"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: ("
"Max Efficiency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latenc"
"y|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,popup(Truncate|Round  (un"
"biased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),e"
"dit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,"
		  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization"
"=&3;overflow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
		  MaskInitialization	  "biplex_core_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantiza"
"tion,...\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n "
"   'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|18|Truncate|Wrap|2|3|2"
		  MaskTabNameString	  ",,,,,,"
		  System {
		    Name		    "biplex_core"
		    Location		    [40, 173, 882, 476]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "pol1"
		    Position		    [15, 33, 45, 47]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "pol2"
		    Position		    [15, 53, 45, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 73, 45, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [15, 143, 45, 157]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_1"
		    Ports		    [4, 4]
		    Position		    [75, 27, 170, 113]
		    AttributesFormatString  "FFTSize=3, FFTStage=1, BitWidth=1"
"8"
		    UserDataPersistent	    on
		    UserData		    "DataTag58"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|1|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_1"
		    Location		    [-22, 74, 849, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 138, 110, 152]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "butterfly"
		    Location		    [2, 74, 998, 708]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [110, 143, 140, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [110, 198, 140, 212]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [180, 348, 210, 362]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 698, 795, 732]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 799, 890, 841]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 93, 825, 137]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 813, 805, 857]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [2, 1]
		    Position		    [685, 863, 730, 907]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [2, 1]
		    Position		    [685, 803, 730, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [915, 788, 960, 832]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [705, 143, 750, 187]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [705, 83, 750, 127]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 333, 820, 377]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [700, 383, 745, 427]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [700, 323, 745, 367]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 573, 810, 617]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [2, 1]
		    Position		    [690, 623, 735, 667]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [2, 1]
		    Position		    [690, 563, 735, 607]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [165, 129, 205, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [165, 184, 205, 226]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [980, 803, 1010, 817]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [5, 0; 0, -15]
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [5, 0; 0, 10]
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [5, 0; 0, 15]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 210]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [100, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    FontSize		    10
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 125, 175, 165]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    FontSize		    10
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [595, 93, 625, 107]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [595, 123, 625, 137]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    3
		    Points		    [45, 0]
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    4
		    Points		    [10, 0; 0, 25]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_2"
		    Ports		    [5, 4]
		    Position		    [220, 27, 315, 113]
		    AttributesFormatString  "FFTSize=3, FFTStage=2, BitWidth=1"
"8"
		    AncestorBlock	    "casper_library/FFTs/fft_stage_n"
		    UserDataPersistent	    on
		    UserData		    "DataTag59"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|2|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_2"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=3, Coeffs=[0  1],\n StepP"
"eriod=1, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag60"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|[0 1]|1|18|2|3|2|0|Truncate|Wra"
"p"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag61"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag62"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"       ]"
		    StepPeriod		    "2"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_stage_2"
		    DialogParameters {
		    FFTSize		    "3"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    }
		    BlockChoice		    "twiddle_stage_2"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_stage_2"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_stage_2"
		    SourceType		    ""
		    ShowPortLabels	    on
		    FFTSize		    "3"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    FontSize		    10
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    FontSize		    10
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_3"
		    Ports		    [5, 4]
		    Position		    [330, 27, 425, 113]
		    BackgroundColor	    "[0.501961, 0.501961, 0.501961]"
		    AttributesFormatString  "FFTSize=3, FFTStage=3, BitWidth=1"
"8"
		    AncestorBlock	    "casper_library/FFTs/fft_stage_n"
		    UserDataPersistent	    on
		    UserData		    "DataTag63"
		    FontSize		    10
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|3|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_3"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=3, Coeffs=[0  1  2  3],\n"
" StepPeriod=0, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag64"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|[0 1 2 3]|0|18|2|3|2|0|Truncate"
"|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag65"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag66"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i    ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i    ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    FontSize		    10
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    FontSize		    10
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [440, 33, 470, 47]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [440, 53, 470, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [440, 73, 470, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [440, 93, 470, 107]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    1
		    DstBlock		    "fft_stage_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    2
		    DstBlock		    "fft_stage_2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    3
		    DstBlock		    "fft_stage_2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    4
		    DstBlock		    "fft_stage_2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "fft_stage_2"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "fft_stage_3"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "fft_stage_1"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    1
		    DstBlock		    "fft_stage_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    2
		    DstBlock		    "fft_stage_3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    3
		    DstBlock		    "fft_stage_3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    4
		    DstBlock		    "fft_stage_3"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "pol1"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "pol2"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    1
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    3
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    4
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "biplex_cplx_unscrambler"
		  Ports			  [3, 3]
		  Position		  [285, 24, 380, 126]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|BRAM Latenc"
"y"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "FFTSize=@1;bram_latency=@2;"
		  MaskInitialization	  "blk = gcb;\nmap = bit_reverse(0:2^("
"FFTSize-1)-1, FFTSize-1);\nset_param([blk,'/reorder'],'map',mat2str([map,map+"
"2^(FFTSize-1)]));\nset_param([blk,'/reorder'],'bram_latency', num2str(bram_la"
"tency));\nset_param([blk,'/reorder1'],'map',mat2str([map+2^(FFTSize-1),map]))"
";\nset_param([blk,'/reorder1'],'bram_latency', num2str(bram_latency));"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "biplex_cplx_unscrambler"
		    Location		    [-13, 74, 1003, 796]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "even"
		    Position		    [25, 148, 55, 162]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "odd"
		    Position		    [25, 173, 55, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [25, 123, 55, 137]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [285, 230, 325, 250]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [100, 31, 135, 49]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize-1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [560, 16, 595, 34]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize-1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [220, 66, 245, 94]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 56, 700, 84]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [100, 72, 135, 108]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter1"
		    Ports		    [1, 1]
		    Position		    [565, 62, 600, 98]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [155, 58, 200, 102]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [620, 48, 665, 92]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "barrel_switcher"
		    Ports		    [4, 3]
		    Position		    [270, 87, 365, 198]
		    AttributesFormatString  "n_inputs=1"
		    UserDataPersistent	    on
		    UserData		    "DataTag67"
		    SourceBlock		    "casper_library/Reorder/barrel_swi"
"tcher"
		    SourceType		    "barrel_switcher"
		    ShowPortLabels	    on
		    n_inputs		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "barrel_switcher1"
		    Ports		    [4, 3]
		    Position		    [720, 77, 815, 188]
		    AttributesFormatString  "n_inputs=1"
		    UserDataPersistent	    on
		    UserData		    "DataTag68"
		    SourceBlock		    "casper_library/Reorder/barrel_swi"
"tcher"
		    SourceType		    "barrel_switcher"
		    ShowPortLabels	    on
		    n_inputs		    "1"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder"
		    Ports		    [3, 3]
		    Position		    [410, 84, 505, 156]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag69"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[0 2 1 3 4 6 5 7]|1|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0 2 1 3 4 6 5 7]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder1"
		    Ports		    [3, 3]
		    Position		    [415, 189, 510, 261]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag70"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[4 6 5 7 0 2 1 3]|1|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder1"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[4 6 5 7 0 2 1 3]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol1"
		    Position		    [875, 128, 905, 142]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol2"
		    Position		    [875, 163, 905, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [875, 93, 905, 107]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [0, 25]
		    DstBlock		    "barrel_switcher"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter1"
		    SrcPort		    1
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [70, 0; 0, -15]
		    Branch {
		    DstBlock		    "reorder1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [-5, 0]
		    DstBlock		    "reorder"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "barrel_switcher"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "barrel_switcher1"
		    SrcPort		    3
		    Points		    [0, 0]
		    DstBlock		    "pol2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "barrel_switcher1"
		    SrcPort		    2
		    Points		    [0, 0]
		    DstBlock		    "pol1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "barrel_switcher1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "odd"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "even"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    3
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "reorder1"
		    SrcPort		    3
		    Points		    [35, 0; 0, -80]
		    DstBlock		    "barrel_switcher1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "reorder"
		    SrcPort		    3
		    DstBlock		    "barrel_switcher1"
		    DstPort		    3
		    }
		    Line {
		    Labels		    [1, 0]
		    SrcBlock		    "reorder"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    DstBlock		    "Counter1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "barrel_switcher1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    3
		    Points		    [5, 0; 0, 70]
		    DstBlock		    "reorder1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    2
		    DstBlock		    "reorder"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "reorder1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "reorder"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [425, 33, 455, 47]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [425, 68, 455, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [220, 83, 250, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [425, 103, 455, 117]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "biplex_cplx_unscrambler"
		  SrcPort		  3
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_cplx_unscrambler"
		  SrcPort		  2
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  4
		  Points		  [50, 0; 0, -5]
		  DstBlock		  "biplex_cplx_unscrambler"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  2
		  Points		  [35, 0; 0, 10]
		  DstBlock		  "biplex_cplx_unscrambler"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  1
		  DstBlock		  "biplex_cplx_unscrambler"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol1"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol2"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "biplex_cplx_unscrambler"
		  SrcPort		  1
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  3
		  DstBlock		  "of"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_direct"
	      Ports		      [6, 5]
	      Position		      [400, 15, 520, 135]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=2"
	      AncestorBlock	      "casper_library/FFTs/fft_direct"
	      UserDataPersistent      on
	      UserData		      "DataTag71"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_direct"
	      MaskPromptString	      "Size of FFT: (2^?)|Bit Width|Add Latenc"
"y|Mult Latency|BRAM Latency|Quantization Behavior|Overflow Behavior|Map Tail "
"of Larger FFT|Size of Larger FFT (2^?):|Start Stage of Map Tail:"
	      MaskStyleString	      "edit,edit,edit,edit,edit,popup(Truncate"
"|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Satura"
"te|Error),edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;add_latency=@3;m"
"ult_latency=@4;bram_latency=@5;quantization=&6;overflow=&7;MapTail=@8;LargerF"
"FTSize=@9;StartStage=@10;"
	      MaskInitialization      "fft_direct_init(gcb,...\n    'FFTSize',"
" FFTSize,...\n    'BitWidth', BitWidth,...\n    'add_latency', add_latency,.."
".\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_latency,..."
"\n    'quantization', quantization,...\n    'overflow', overflow,...\n    'Ma"
"pTail', MapTail,...\n    'LargerFFTSize', LargerFFTSize,...\n    'StartStage'"
", StartStage);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|18|2|3|2|Truncate|Wrap|1|5|4"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"fft_direct"
		Location		[-90, 126, 906, 780]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [30, 47, 60, 63]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in0"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  Position		  [30, 202, 60, 218]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  Position		  [30, 302, 60, 318]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in3"
		  Position		  [30, 402, 60, 418]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly1_0"
		  Ports			  [4, 4]
		  Position		  [220, 102, 300, 178]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0  4  2  6  1  5"
"  3  7],\n StepPeriod=0, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  UserDataPersistent	  on
		  UserData		  "DataTag72"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "butterfly_direct"
		  MaskPromptString	  "Size of FFT: (2^?)|Coefficients: (0"
" to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Late"
"ncy|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavio"
"r|Overflow Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)"
"),popup(Wrap|Saturate|Error)"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;Coeffs=@2;StepPeriod=@3;"
"BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quanti"
"zation=&9;overflow=&10;"
		  MaskInitialization	  "butterfly_direct_init(gcb,...\n    "
"          'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n       "
"       'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n"
"              'add_latency', add_latency,...\n              'mult_latency', m"
"ult_latency,...\n              'bram_latency', bram_latency,...\n            "
"  'use_bram',use_bram,...\n              'quantization',quantization,...\n   "
"           'overflow',overflow);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|[0 4 2 6 1 5 3 7]|0|18|2|3|2|1|Tr"
"uncate|Wrap"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "butterfly1_0"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag73"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag74"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i               0.92388-0.382"
"68i         0.70711-0.70711i         0.38268-0.92388i     6.1232e-017-1i     "
"         -0.38268-0.92388i        -0.70711-0.70711i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i               0.92388-0.382"
"68i         0.70711-0.70711i         0.38268-0.92388i     6.1232e-017-1i     "
"         -0.38268-0.92388i        -0.70711-0.70711i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly1_1"
		  Ports			  [4, 4]
		  Position		  [220, 302, 300, 378]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0  4  2  6  1  5"
"  3  7],\n StepPeriod=0, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  UserDataPersistent	  on
		  UserData		  "DataTag75"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "butterfly_direct"
		  MaskPromptString	  "Size of FFT: (2^?)|Coefficients: (0"
" to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Late"
"ncy|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavio"
"r|Overflow Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)"
"),popup(Wrap|Saturate|Error)"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;Coeffs=@2;StepPeriod=@3;"
"BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quanti"
"zation=&9;overflow=&10;"
		  MaskInitialization	  "butterfly_direct_init(gcb,...\n    "
"          'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n       "
"       'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n"
"              'add_latency', add_latency,...\n              'mult_latency', m"
"ult_latency,...\n              'bram_latency', bram_latency,...\n            "
"  'use_bram',use_bram,...\n              'quantization',quantization,...\n   "
"           'overflow',overflow);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|[0 4 2 6 1 5 3 7]|0|18|2|3|2|1|Tr"
"uncate|Wrap"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "butterfly1_1"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag76"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag77"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i               0.92388-0.382"
"68i         0.70711-0.70711i         0.38268-0.92388i     6.1232e-017-1i     "
"         -0.38268-0.92388i        -0.70711-0.70711i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i               0.92388-0.382"
"68i         0.70711-0.70711i         0.38268-0.92388i     6.1232e-017-1i     "
"         -0.38268-0.92388i        -0.70711-0.70711i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly2_0"
		  Ports			  [4, 4]
		  Position		  [520, 102, 600, 178]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0   8   4  12   "
"2  10   6  14],\n StepPeriod=0, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  UserDataPersistent	  on
		  UserData		  "DataTag78"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "butterfly_direct"
		  MaskPromptString	  "Size of FFT: (2^?)|Coefficients: (0"
" to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Late"
"ncy|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavio"
"r|Overflow Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)"
"),popup(Wrap|Saturate|Error)"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;Coeffs=@2;StepPeriod=@3;"
"BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quanti"
"zation=&9;overflow=&10;"
		  MaskInitialization	  "butterfly_direct_init(gcb,...\n    "
"          'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n       "
"       'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n"
"              'add_latency', add_latency,...\n              'mult_latency', m"
"ult_latency,...\n              'bram_latency', bram_latency,...\n            "
"  'use_bram',use_bram,...\n              'quantization',quantization,...\n   "
"           'overflow',overflow);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|[0 8 4 12 2 10 6 14]|0|18|2|3|2|1"
"|Truncate|Wrap"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "butterfly2_0"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag79"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag80"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i               0.98079-0.195"
"09i         0.92388-0.38268i         0.83147-0.55557i         0.70711-0.70711"
"i         0.55557-0.83147i         0.38268-0.92388i         0.19509-0.98079i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i               0.98079-0.195"
"09i         0.92388-0.38268i         0.83147-0.55557i         0.70711-0.70711"
"i         0.55557-0.83147i         0.38268-0.92388i         0.19509-0.98079i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly2_1"
		  Ports			  [4, 4]
		  Position		  [520, 302, 600, 378]
		  AttributesFormatString  "FFTSize=5, Coeffs=[1   9   5  13   "
"3  11   7  15],\n StepPeriod=0, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  UserDataPersistent	  on
		  UserData		  "DataTag81"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "butterfly_direct"
		  MaskPromptString	  "Size of FFT: (2^?)|Coefficients: (0"
" to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Late"
"ncy|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavio"
"r|Overflow Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)"
"),popup(Wrap|Saturate|Error)"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;Coeffs=@2;StepPeriod=@3;"
"BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quanti"
"zation=&9;overflow=&10;"
		  MaskInitialization	  "butterfly_direct_init(gcb,...\n    "
"          'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n       "
"       'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n"
"              'add_latency', add_latency,...\n              'mult_latency', m"
"ult_latency,...\n              'bram_latency', bram_latency,...\n            "
"  'use_bram',use_bram,...\n              'quantization',quantization,...\n   "
"           'overflow',overflow);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|[1 9 5 13 3 11 7 15]|0|18|2|3|2|1"
"|Truncate|Wrap"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "butterfly2_1"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag82"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag83"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[6.1232e-017-1i              -0.1"
"9509-0.98079i        -0.38268-0.92388i        -0.55557-0.83147i        -0.707"
"11-0.70711i        -0.83147-0.55557i        -0.92388-0.38268i        -0.98079"
"-0.19509i    ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[6.1232e-017-1i              -0.1"
"9509-0.98079i        -0.38268-0.92388i        -0.55557-0.83147i        -0.707"
"11-0.70711i        -0.83147-0.55557i        -0.92388-0.38268i        -0.98079"
"-0.19509i    ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_0"
		  Ports			  [1, 1]
		  Position		  [90, 100, 120, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_1"
		  Ports			  [1, 1]
		  Position		  [90, 200, 120, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_2"
		  Ports			  [1, 1]
		  Position		  [90, 300, 120, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_3"
		  Ports			  [1, 1]
		  Position		  [90, 400, 120, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_0"
		  Ports			  [1, 1]
		  Position		  [390, 100, 420, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_1"
		  Ports			  [1, 1]
		  Position		  [390, 200, 420, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_2"
		  Ports			  [1, 1]
		  Position		  [390, 300, 420, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_3"
		  Ports			  [1, 1]
		  Position		  [390, 400, 420, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_0"
		  Ports			  [1, 1]
		  Position		  [690, 100, 720, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_1"
		  Ports			  [1, 1]
		  Position		  [690, 200, 720, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_2"
		  Ports			  [1, 1]
		  Position		  [690, 300, 720, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_3"
		  Ports			  [1, 1]
		  Position		  [690, 400, 720, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice0"
		  Ports			  [1, 1]
		  Position		  [90, 72, 120, 88]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  Ports			  [1, 1]
		  Position		  [390, 72, 420, 88]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "1"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [750, 17, 780, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out0"
		  Position		  [750, 102, 780, 118]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  Position		  [750, 202, 780, 218]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  Position		  [750, 302, 780, 318]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  Position		  [750, 402, 780, 418]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "in0"
		  SrcPort		  1
		  DstBlock		  "node0_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  DstBlock		  "node0_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  DstBlock		  "node0_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in3"
		  SrcPort		  1
		  DstBlock		  "node0_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "node2_0"
		  SrcPort		  1
		  DstBlock		  "out0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_1"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_2"
		  SrcPort		  1
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_0"
		  SrcPort		  1
		  DstBlock		  "butterfly1_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_2"
		  SrcPort		  1
		  DstBlock		  "butterfly1_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  1
		  DstBlock		  "node1_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  2
		  DstBlock		  "node1_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly1_0"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "butterfly1_1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "slice0"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly1_0"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "butterfly1_1"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "node0_1"
		  SrcPort		  1
		  DstBlock		  "butterfly1_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_3"
		  SrcPort		  1
		  DstBlock		  "butterfly1_1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  1
		  DstBlock		  "node1_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  2
		  DstBlock		  "node1_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_0"
		  SrcPort		  1
		  DstBlock		  "butterfly2_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_1"
		  SrcPort		  1
		  DstBlock		  "butterfly2_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  1
		  DstBlock		  "node2_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  2
		  DstBlock		  "node2_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  4
		  DstBlock		  "butterfly2_0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  4
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly2_0"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "butterfly2_1"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "node1_2"
		  SrcPort		  1
		  DstBlock		  "butterfly2_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_3"
		  SrcPort		  1
		  DstBlock		  "butterfly2_1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly2_1"
		  SrcPort		  1
		  DstBlock		  "node2_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly2_1"
		  SrcPort		  2
		  DstBlock		  "node2_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  4
		  DstBlock		  "butterfly2_1"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_unscrambler"
	      Ports		      [5, 5]
	      Position		      [550, 15, 670, 135]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=5, n_inputs=2"
	      AncestorBlock	      "casper_library/FFTs/fft_unscrambler"
	      UserDataPersistent      on
	      UserData		      "DataTag84"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_unscrambler"
	      MaskPromptString	      "Size of FFT: (2^?)|Number of Simultaneo"
"us Inputs: (2^?)|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "FFTSize=@1;n_inputs=@2;bram_latency=@3;"
	      MaskInitialization      "fft_unscrambler_init(gcb,...\n    'FFTS"
"ize',FFTSize,... \n    'n_inputs', n_inputs,...\n    'bram_latency', bram_lat"
"ency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "5|2|2"
	      MaskTabNameString	      ",,"
	      System {
		Name			"fft_unscrambler"
		Location		[388, 319, 933, 736]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 58, 60, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [30, 78, 60, 92]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  Position		  [30, 98, 60, 112]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In3"
		  Position		  [30, 118, 60, 132]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In4"
		  Position		  [30, 138, 60, 152]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  Ports			  [0, 1]
		  Position		  [225, 57, 250, 73]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder"
		  Ports			  [6, 6]
		  Position		  [265, 37, 360, 93]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag85"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 4 1 5 2 6 3 7]|4|2|1|1"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [495, 163, 525, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [495, 243, 525, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [495, 323, 525, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dbl_buffer0"
		    Ports		    [5, 1]
		    Position		    [615, 63, 680, 117]
		    BackgroundColor	    "gray"
		    FontSize		    10
		    SourceBlock		    "casper_library/Reorder/dbl_buffer"
		    SourceType		    "dbl_buffer"
		    ShowPortLabels	    on
		    depth		    "8"
		    latency		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dbl_buffer1"
		    Ports		    [5, 1]
		    Position		    [615, 143, 680, 197]
		    BackgroundColor	    "gray"
		    FontSize		    10
		    SourceBlock		    "casper_library/Reorder/dbl_buffer"
		    SourceType		    "dbl_buffer"
		    ShowPortLabels	    on
		    depth		    "8"
		    latency		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dbl_buffer2"
		    Ports		    [5, 1]
		    Position		    [615, 223, 680, 277]
		    BackgroundColor	    "gray"
		    FontSize		    10
		    SourceBlock		    "casper_library/Reorder/dbl_buffer"
		    SourceType		    "dbl_buffer"
		    ShowPortLabels	    on
		    depth		    "8"
		    latency		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dbl_buffer3"
		    Ports		    [5, 1]
		    Position		    [615, 303, 680, 357]
		    BackgroundColor	    "gray"
		    FontSize		    10
		    SourceBlock		    "casper_library/Reorder/dbl_buffer"
		    SourceType		    "dbl_buffer"
		    ShowPortLabels	    on
		    depth		    "8"
		    latency		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din1"
		    Ports		    [1, 1]
		    Position		    [550, 160, 590, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din2"
		    Ports		    [1, 1]
		    Position		    [550, 240, 590, 260]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din3"
		    Ports		    [1, 1]
		    Position		    [550, 320, 590, 340]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0 4 1 5 2 6 3 7]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "1"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [705, 163, 735, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [705, 243, 735, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [705, 323, 735, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "dbl_buffer2"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "dbl_buffer3"
		    DstPort		    5
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "dbl_buffer2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "dbl_buffer3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "dbl_buffer2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "dbl_buffer3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "dbl_buffer2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "dbl_buffer3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "dbl_buffer0"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "dbl_buffer0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "delay_din1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din1"
		    SrcPort		    1
		    DstBlock		    "dbl_buffer1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "dbl_buffer1"
		    SrcPort		    1
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "delay_din2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din2"
		    SrcPort		    1
		    DstBlock		    "dbl_buffer2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "dbl_buffer2"
		    SrcPort		    1
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "delay_din3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din3"
		    SrcPort		    1
		    DstBlock		    "dbl_buffer3"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "dbl_buffer3"
		    SrcPort		    1
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "square_transposer"
		  Ports			  [5, 5]
		  Position		  [85, 30, 170, 160]
		  AttributesFormatString  "n_inputs=2"
		  AncestorBlock		  "casper_library/Reorder/square_trans"
"poser"
		  UserDataPersistent	  on
		  UserData		  "DataTag86"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "square_transposer"
		  MaskPromptString	  "Number of inputs (2^?):"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "n_inputs=@1;"
		  MaskInitialization	  "square_transposer_init(gcb,...\n   "
" 'n_inputs', n_inputs);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "square_transposer"
		    Location		    [11, 180, 1007, 828]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 13, 45, 27]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 173, 45, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [15, 253, 45, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    Position		    [15, 333, 45, 347]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    Position		    [15, 413, 45, 427]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayb1"
		    Ports		    [1, 1]
		    Position		    [270, 175, 300, 205]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayb2"
		    Ports		    [1, 1]
		    Position		    [270, 255, 300, 285]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayb3"
		    Ports		    [1, 1]
		    Position		    [270, 335, 300, 365]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayb4"
		    Ports		    [1, 1]
		    Position		    [270, 415, 300, 445]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayf1"
		    Ports		    [1, 1]
		    Position		    [60, 175, 90, 205]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayf2"
		    Ports		    [1, 1]
		    Position		    [60, 255, 90, 285]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayf3"
		    Ports		    [1, 1]
		    Position		    [60, 335, 90, 365]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayf4"
		    Ports		    [1, 1]
		    Position		    [60, 415, 90, 445]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "barrel_switcher"
		    Ports		    [6, 5]
		    Position		    [120, 156, 240, 309]
		    AttributesFormatString  "n_inputs=2"
		    AncestorBlock	    "casper_library/Reorder/barrel_swi"
"tcher"
		    UserDataPersistent	    on
		    UserData		    "DataTag87"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "barrel_switcher"
		    MaskPromptString	    "Number of Inputs: (2^?)"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "n_inputs=@1;"
		    MaskInitialization	    "barrel_switcher_init(gcb,...\n   "
" 'n_inputs', n_inputs);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "2"
		    System {
		    Name		    "barrel_switcher"
		    Location		    [403, 74, 946, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sel"
		    Position		    [15, 23, 45, 37]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [15, 493, 45, 507]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 173, 45, 187]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [15, 253, 45, 267]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    Position		    [15, 333, 45, 347]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    Position		    [15, 413, 45, 427]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [165, 15, 195, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay_sync"
		    Ports		    [1, 1]
		    Position		    [55, 493, 85, 507]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux11"
		    Ports		    [3, 1]
		    Position		    [165, 147, 190, 213]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux12"
		    Ports		    [3, 1]
		    Position		    [315, 147, 340, 213]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux21"
		    Ports		    [3, 1]
		    Position		    [165, 227, 190, 293]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux22"
		    Ports		    [3, 1]
		    Position		    [315, 227, 340, 293]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux31"
		    Ports		    [3, 1]
		    Position		    [165, 307, 190, 373]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux32"
		    Ports		    [3, 1]
		    Position		    [315, 307, 340, 373]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux41"
		    Ports		    [3, 1]
		    Position		    [165, 387, 190, 453]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux42"
		    Ports		    [3, 1]
		    Position		    [315, 387, 340, 453]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [85, 91, 130, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [235, 91, 280, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [95, 493, 125, 507]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [465, 173, 495, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [465, 253, 495, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    Position		    [465, 333, 495, 347]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    Position		    [465, 413, 495, 427]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Delay_sync"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay_sync"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux31"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux41"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux22"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux32"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux42"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux31"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux12"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux41"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux22"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux31"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux32"
		    SrcPort		    1
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux41"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux42"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux11"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux12"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux42"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux21"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux22"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux12"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux31"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux32"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux22"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux41"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux42"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux32"
		    DstPort		    3
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "counter"
		    Ports		    [1, 1]
		    Position		    [95, 87, 125, 123]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "n_inputs"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Down"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay0"
		    Ports		    [1, 1]
		    Position		    [270, 15, 300, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [315, 13, 345, 27]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [315, 173, 345, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [315, 253, 345, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    Position		    [315, 333, 345, 347]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    Position		    [315, 413, 345, 427]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "barrel_switcher"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "counter"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    1
		    DstBlock		    "delay0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay0"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Delayf1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayf1"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    2
		    DstBlock		    "Delayb1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayb1"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Delayf2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayf2"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    3
		    DstBlock		    "Delayb2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayb2"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Delayf3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayf3"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    4
		    DstBlock		    "Delayb3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayb3"
		    SrcPort		    1
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Delayf4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayf4"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    5
		    DstBlock		    "Delayb4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayb4"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [500, 38, 530, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [500, 93, 530, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2"
		  Position		  [500, 148, 530, 162]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out3"
		  Position		  [500, 203, 530, 217]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out4"
		  Position		  [500, 258, 530, 272]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  2
		  DstBlock		  "reorder"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  3
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  3
		  DstBlock		  "reorder"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  4
		  DstBlock		  "Out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In3"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  4
		  DstBlock		  "reorder"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  5
		  DstBlock		  "Out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In4"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  5
		  DstBlock		  "reorder"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  6
		  DstBlock		  "Out4"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice"
	      Ports		      [1, 1]
	      Position		      [100, 17, 130, 33]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "3"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [700, 17, 730, 33]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [700, 102, 730, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [700, 202, 730, 218]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [700, 302, 730, 318]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out3"
	      Position		      [700, 402, 730, 418]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "in0"
	      SrcPort		      1
	      DstBlock		      "fft_biplex0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      DstBlock		      "fft_biplex0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"fft_biplex0"
		DstPort			4
	      }
	      Branch {
		DstBlock		"fft_biplex1"
		DstPort			4
	      }
	      Branch {
		DstBlock		"slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"fft_biplex0"
		DstPort			3
	      }
	      Branch {
		DstBlock		"fft_biplex1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "fft_biplex1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in3"
	      SrcPort		      1
	      DstBlock		      "fft_biplex1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "slice"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_biplex0"
	      SrcPort		      4
	      DstBlock		      "fft_direct"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_biplex0"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_biplex0"
	      SrcPort		      2
	      DstBlock		      "fft_direct"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fft_biplex1"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fft_biplex1"
	      SrcPort		      2
	      DstBlock		      "fft_direct"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      1
	      DstBlock		      "fft_unscrambler"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      2
	      DstBlock		      "fft_unscrambler"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      2
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      3
	      DstBlock		      "fft_unscrambler"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      3
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      4
	      DstBlock		      "fft_unscrambler"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      4
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      5
	      DstBlock		      "fft_unscrambler"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      5
	      DstBlock		      "out3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pfb_fir"
	  Ports			  [5, 5]
	  Position		  [205, 150, 285, 270]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "taps=4, add_latency=1"
	  AncestorBlock		  "casper_library/PFBs/pfb_fir"
	  UserDataPersistent	  on
	  UserData		  "DataTag88"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "pfb_fir"
	  MaskPromptString	  "Size of PFB: (2^? pnts)|Total Number of Tap"
"s:|Windowing Function: |Number of Simultaneous Inputs: (2^?)|Make Biplex|Inpu"
"t Bitwidth:|Output Bitwidth:|Coefficient Bitwidth:|Use Distributed Memory for"
" Coeffs|Add Latency|Mult Latency|BRAM Latency|Quantization Behavior|Bin Width"
" Scaling (normal=1)"
	  MaskStyleString	  "edit,edit,popup(bartlett|barthannwin|blackm"
"an|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|hamming|hann|kaiser|nu"
"ttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edit,edit,edit,edit,edi"
"t,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even "
"Values)),edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,"
	  MaskVariables		  "PFBSize=@1;TotalTaps=@2;WindowType=&3;n_inp"
"uts=@4;MakeBiplex=@5;BitWidthIn=@6;BitWidthOut=@7;CoeffBitWidth=@8;CoeffDistM"
"em=@9;add_latency=@10;mult_latency=@11;bram_latency=@12;quantization=&13;fwid"
"th=@14;"
	  MaskInitialization	  "pfb_fir_init(gcb, ...\n    'PFBSize', PFBSi"
"ze, ...\n    'TotalTaps', TotalTaps, ...\n    'WindowType', WindowType, ...\n"
"    'n_inputs', n_inputs, ...\n    'MakeBiplex', MakeBiplex, ...\n    'BitWid"
"thIn', BitWidthIn, ...\n    'BitWidthOut', BitWidthOut, ...\n    'CoeffBitWid"
"th', CoeffBitWidth, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'add_late"
"ncy', add_latency, ...\n    'mult_latency', mult_latency, ...\n    'bram_late"
"ncy', bram_latency, ...\n    'quantization', quantization, ...\n    'fwidth',"
" fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|4|hamming|2|0|8|18|8|1|1|2|2|Truncate|1"
	  MaskTabNameString	  ",,,,,,,,,,,,,"
	  System {
	    Name		    "pfb_fir"
	    Location		    [274, 301, 1005, 723]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 52, 45, 68]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in1"
	      Position		      [15, 102, 45, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in2"
	      Position		      [15, 152, 45, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in3"
	      Position		      [15, 202, 45, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in4"
	      Position		      [15, 252, 45, 268]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in1_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 52, 250, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=0, taps=4"
	      AncestorBlock	      "casper_library/PFBs/first_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag89"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM La"
"tency|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(bar"
"tlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswi"
"n|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit"
",edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_la"
"tency=@9;n_inputs=@10;fwidth=@11;"
	      MaskInitialization      "first_tap_init(gcb,...\n    'nput', npu"
"t,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n  "
"  'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'CoeffDis"
"tMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_latency'"
", mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs', n_i"
"nputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|5|8|4|8|1|hamming|2|2|2|1"
	      MaskTabNameString	      ",,,,,,,,,,"
	      System {
		Name			"pol1_in1_first_tap"
		Location		[2158, 273, 2692, 870]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [345, 197, 395, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [345, 132, 395, 183]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [285, 219, 325, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [225, 221, 270, 249]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [230, 271, 275, 299]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [260, 144, 300, 186]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag90"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  on
		  n_bits		  "BitWidthIn"
		  bin_pt		  "BitWidthIn-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [340, 15, 385, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [95, 22, 190, 98]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "PFBSize=5, n_inputs=2, taps=4"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag91"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Windowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This"
" is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidt"
"h=@9;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTap"
"s', TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', "
"WindowType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inp"
"uts, ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|8|4|1|hamming|2|2|0|1"
		  MaskTabNameString	  ",,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [1577, 309, 2476, 1018]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [4, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "4"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[-3.1185374660155e-018 -0.0057805"
"8016667204 -0.0148631632297604 -0.0287227348944869 -0.0459954876661668 -0.061"
"4684821500477 -0.0662480559587827 -0.0492819915474553]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[2.12719086690558e-017 0.08854130"
"57592729 0.216851266138063 0.377377404083547 0.554653334135647 0.727385219352"
"246 0.872131889927918 0.967791720175601]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM3"
		    Ports		    [1, 1]
		    Position		    [150, 204, 200, 256]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.999859266336418 0.963431913805"
"309 0.864233248765987 0.717402187406384 0.544346529358331 0.36842899057783 0."
"210518028384302 0.0854277699194762]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM4"
		    Ports		    [1, 1]
		    Position		    [150, 269, 200, 321]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[2.03849212796891e-017 -0.0468723"
"354012332 -0.0624871899685321 -0.0574683696836479 -0.0426448702117981 -0.0265"
"04093220036 -0.0138019263458198 -0.00552586786981111]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [220, 214, 260, 246]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret4"
		    Ports		    [1, 1]
		    Position		    [220, 279, 260, 311]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM3"
		    SrcPort		    1
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ROM4"
		    SrcPort		    1
		    DstBlock		    "Reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret4"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [425, 164, 465, 206]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [345, 74, 385, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [410, 28, 440, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [410, 88, 440, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [295, 278, 325, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [485, 178, 515, 192]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [65, 0; 0, 35]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [10, 0; 0, 150]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [10, 0; 0, -10]
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [15, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 15]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  Points		  [5, 0; 0, -30]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in1_last_tap"
	      Ports		      [4, 2]
	      Position		      [600, 52, 700, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4"
	      AncestorBlock	      "casper_library/PFBs/last_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag92"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_init(gcb,...\n    'TotalTaps',"
" TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidth"
"Out,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_laten"
"cy,...\n    'mult_latency', mult_latency,...\n    'quantization', quantizatio"
"n);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in1_last_tap"
		Location		[301, 255, 979, 769]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 148, 60, 162]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [280, 243, 310, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 228, 80, 242]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [255, 208, 285, 222]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [315, 155, 365, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [325, 227, 370, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [160, 197, 210, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [160, 132, 210, 183]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [95, 219, 135, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [85, 134, 125, 176]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag93"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  on
		  n_bits		  "BitWidthIn"
		  bin_pt		  "BitWidthIn-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=4, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag94"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_add_tree_init(gcb, ...\n    'To"
"talTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOut"
"', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_latenc"
"y', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_add_tree"
		    Location		    [264, 149, 1117, 908]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0_1"
		    Ports		    [1, 1]
		    Position		    [130, 139, 160, 151]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0_2"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1_1"
		    Ports		    [1, 1]
		    Position		    [130, 189, 160, 201]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1_2"
		    Ports		    [1, 1]
		    Position		    [130, 214, 160, 226]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2_1"
		    Ports		    [1, 1]
		    Position		    [130, 239, 160, 251]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2_2"
		    Ports		    [1, 1]
		    Position		    [130, 264, 160, 276]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint3_1"
		    Ports		    [1, 1]
		    Position		    [130, 289, 160, 301]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint3_2"
		    Ports		    [1, 1]
		    Position		    [130, 314, 160, 326]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0_1"
		    Ports		    [1, 1]
		    Position		    [70, 139, 115, 151]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0_2"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-16"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1_1"
		    Ports		    [1, 1]
		    Position		    [70, 189, 115, 201]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-32"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1_2"
		    Ports		    [1, 1]
		    Position		    [70, 214, 115, 226]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-48"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2_1"
		    Ports		    [1, 1]
		    Position		    [70, 239, 115, 251]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-64"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2_2"
		    Ports		    [1, 1]
		    Position		    [70, 264, 115, 276]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-80"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3_1"
		    Ports		    [1, 1]
		    Position		    [70, 289, 115, 301]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-96"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3_2"
		    Ports		    [1, 1]
		    Position		    [70, 314, 115, 326]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-112"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [5, 2]
		    Position		    [200, 115, 350, 315]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag95"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [1917, 331, 2826, 1001]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree2"
		    Ports		    [5, 2]
		    Position		    [200, 365, 350, 565]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag96"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree2"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 213, 530, 227]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert2"
		    Ports		    [1, 1]
		    Position		    [500, 258, 530, 272]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 150, 430, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [550, 212, 580, 243]
		    UserDataPersistent	    on
		    UserData		    "DataTag97"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 213, 430, 227]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale2"
		    Ports		    [1, 1]
		    Position		    [400, 258, 430, 272]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 202, 630, 218]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reint3_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice3_2"
		    SrcPort		    1
		    DstBlock		    "Reint3_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint3_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice3_1"
		    SrcPort		    1
		    DstBlock		    "Reint3_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Slice2_2"
		    SrcPort		    1
		    DstBlock		    "Reint2_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Slice2_1"
		    SrcPort		    1
		    DstBlock		    "Reint2_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice1_2"
		    SrcPort		    1
		    DstBlock		    "Reint1_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice1_1"
		    SrcPort		    1
		    DstBlock		    "Reint1_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice0_2"
		    SrcPort		    1
		    DstBlock		    "Reint0_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice0_1"
		    SrcPort		    1
		    DstBlock		    "Reint0_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice3_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice0_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice0_1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "adder_tree2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale2"
		    SrcPort		    1
		    DstBlock		    "convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree2"
		    SrcPort		    2
		    DstBlock		    "scale2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "Latency of cast was not taken int"
"o account on sync"
		    Position		    [468, 116]
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [235, 149, 275, 191]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [510, 168, 540, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [10, 0; 0, 45]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "pfb_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_add_tree"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 52, 400, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_tap3"
	      Ports		      [4, 4]
	      Position		      [450, 52, 550, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in2_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 102, 250, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=1, taps=4"
	      AncestorBlock	      "casper_library/PFBs/first_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag98"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM La"
"tency|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(bar"
"tlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswi"
"n|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit"
",edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_la"
"tency=@9;n_inputs=@10;fwidth=@11;"
	      MaskInitialization      "first_tap_init(gcb,...\n    'nput', npu"
"t,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n  "
"  'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'CoeffDis"
"tMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_latency'"
", mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs', n_i"
"nputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|5|8|4|8|1|hamming|2|2|2|1"
	      MaskTabNameString	      ",,,,,,,,,,"
	      System {
		Name			"pol1_in2_first_tap"
		Location		[731, 167, 1265, 764]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [345, 197, 395, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [345, 132, 395, 183]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [285, 219, 325, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [225, 221, 270, 249]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [230, 271, 275, 299]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [260, 144, 300, 186]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag99"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  on
		  n_bits		  "BitWidthIn"
		  bin_pt		  "BitWidthIn-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [340, 15, 385, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [95, 22, 190, 98]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "PFBSize=5, n_inputs=2, taps=4"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag100"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Windowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This"
" is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidt"
"h=@9;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTap"
"s', TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', "
"WindowType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inp"
"uts, ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|8|4|1|hamming|2|2|1|1"
		  MaskTabNameString	  ",,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [4, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "4"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[-0.0012767221630278 -0.007650219"
"48062157 -0.017873800227166 -0.0328553425060235 -0.0503239638097189 -0.064077"
"8364390484 -0.0644900165389271 -0.0403485697067976]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.018306989969269 0.117041957324"
"327 0.254440829125629 0.420881977644758 0.599174539692344 0.767095098288711 0"
".901357122788128 0.982141693762788]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM3"
		    Ports		    [1, 1]
		    Position		    [150, 204, 200, 256]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.997130339525072 0.944068272374"
"836 0.831231271973325 0.675682106589315 0.499745607436547 0.326559568992897 0"
".17575831536985 0.0602680352135683]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM4"
		    Ports		    [1, 1]
		    Position		    [150, 269, 200, 321]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[-0.0151339420091863 -0.053323720"
"2014202 -0.0627245695497743 -0.0542947128578307 -0.0384786200717648 -0.022908"
"3494259956 -0.0113500373286239 -0.00398685442234723]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [220, 214, 260, 246]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret4"
		    Ports		    [1, 1]
		    Position		    [220, 279, 260, 311]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM3"
		    SrcPort		    1
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ROM4"
		    SrcPort		    1
		    DstBlock		    "Reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret4"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [425, 164, 465, 206]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [345, 74, 385, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [410, 28, 440, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [410, 88, 440, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [295, 278, 325, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [485, 178, 515, 192]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  Points		  [5, 0; 0, -30]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 15]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [15, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [10, 0; 0, -10]
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [10, 0; 0, 150]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [65, 0; 0, 35]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in2_last_tap"
	      Ports		      [4, 2]
	      Position		      [600, 102, 700, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4"
	      AncestorBlock	      "casper_library/PFBs/last_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag101"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_init(gcb,...\n    'TotalTaps',"
" TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidth"
"Out,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_laten"
"cy,...\n    'mult_latency', mult_latency,...\n    'quantization', quantizatio"
"n);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in2_last_tap"
		Location		[-33, 246, 645, 760]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 148, 60, 162]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [280, 243, 310, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 228, 80, 242]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [255, 208, 285, 222]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [315, 155, 365, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [325, 227, 370, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [160, 197, 210, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [160, 132, 210, 183]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [95, 219, 135, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [85, 134, 125, 176]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag102"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  on
		  n_bits		  "BitWidthIn"
		  bin_pt		  "BitWidthIn-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=4, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag103"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_add_tree_init(gcb, ...\n    'To"
"talTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOut"
"', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_latenc"
"y', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_add_tree"
		    Location		    [207, 121, 745, 701]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0_1"
		    Ports		    [1, 1]
		    Position		    [130, 139, 160, 151]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0_2"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1_1"
		    Ports		    [1, 1]
		    Position		    [130, 189, 160, 201]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1_2"
		    Ports		    [1, 1]
		    Position		    [130, 214, 160, 226]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2_1"
		    Ports		    [1, 1]
		    Position		    [130, 239, 160, 251]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2_2"
		    Ports		    [1, 1]
		    Position		    [130, 264, 160, 276]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint3_1"
		    Ports		    [1, 1]
		    Position		    [130, 289, 160, 301]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint3_2"
		    Ports		    [1, 1]
		    Position		    [130, 314, 160, 326]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0_1"
		    Ports		    [1, 1]
		    Position		    [70, 139, 115, 151]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0_2"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-16"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1_1"
		    Ports		    [1, 1]
		    Position		    [70, 189, 115, 201]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-32"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1_2"
		    Ports		    [1, 1]
		    Position		    [70, 214, 115, 226]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-48"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2_1"
		    Ports		    [1, 1]
		    Position		    [70, 239, 115, 251]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-64"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2_2"
		    Ports		    [1, 1]
		    Position		    [70, 264, 115, 276]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-80"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3_1"
		    Ports		    [1, 1]
		    Position		    [70, 289, 115, 301]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-96"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3_2"
		    Ports		    [1, 1]
		    Position		    [70, 314, 115, 326]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-112"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [5, 2]
		    Position		    [200, 115, 350, 315]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag104"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree2"
		    Ports		    [5, 2]
		    Position		    [200, 365, 350, 565]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag105"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree2"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 213, 530, 227]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert2"
		    Ports		    [1, 1]
		    Position		    [500, 258, 530, 272]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 150, 430, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [550, 212, 580, 243]
		    UserDataPersistent	    on
		    UserData		    "DataTag106"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 213, 430, 227]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale2"
		    Ports		    [1, 1]
		    Position		    [400, 258, 430, 272]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 202, 630, 218]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree2"
		    SrcPort		    2
		    DstBlock		    "scale2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale2"
		    SrcPort		    1
		    DstBlock		    "convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "adder_tree2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice0_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice0_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3_2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice0_1"
		    SrcPort		    1
		    DstBlock		    "Reint0_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice0_2"
		    SrcPort		    1
		    DstBlock		    "Reint0_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice1_1"
		    SrcPort		    1
		    DstBlock		    "Reint1_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice1_2"
		    SrcPort		    1
		    DstBlock		    "Reint1_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice2_1"
		    SrcPort		    1
		    DstBlock		    "Reint2_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Slice2_2"
		    SrcPort		    1
		    DstBlock		    "Reint2_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Slice3_1"
		    SrcPort		    1
		    DstBlock		    "Reint3_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint3_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice3_2"
		    SrcPort		    1
		    DstBlock		    "Reint3_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint3_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    5
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [235, 149, 275, 191]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [510, 168, 540, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_add_tree"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "pfb_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [10, 0; 0, 45]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in2_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 102, 400, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      FontSize		      10
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in2_tap3"
	      Ports		      [4, 4]
	      Position		      [450, 102, 550, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      FontSize		      10
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in3_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 152, 250, 183]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=2, taps=4"
	      AncestorBlock	      "casper_library/PFBs/first_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag107"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM La"
"tency|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(bar"
"tlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswi"
"n|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit"
",edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_la"
"tency=@9;n_inputs=@10;fwidth=@11;"
	      MaskInitialization      "first_tap_init(gcb,...\n    'nput', npu"
"t,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n  "
"  'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'CoeffDis"
"tMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_latency'"
", mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs', n_i"
"nputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|5|8|4|8|1|hamming|2|2|2|1"
	      MaskTabNameString	      ",,,,,,,,,,"
	      System {
		Name			"pol1_in3_first_tap"
		Location		[731, 167, 1265, 764]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [345, 197, 395, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [345, 132, 395, 183]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [285, 219, 325, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [225, 221, 270, 249]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [230, 271, 275, 299]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [260, 144, 300, 186]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag108"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  on
		  n_bits		  "BitWidthIn"
		  bin_pt		  "BitWidthIn-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [340, 15, 385, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [95, 22, 190, 98]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "PFBSize=5, n_inputs=2, taps=4"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag109"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Windowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This"
" is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidt"
"h=@9;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTap"
"s', TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', "
"WindowType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inp"
"uts, ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|8|4|1|hamming|2|2|2|1"
		  MaskTabNameString	  ",,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [4, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "4"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[-0.00263621081225976 -0.00976842"
"493962975 -0.021197882287802 -0.0371634309710073 -0.054437892206661 -0.065861"
"7507089516 -0.0611914810932044 -0.0292361907107178]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.0391539327004438 0.14800041518"
"5748 0.293883765386698 0.465152799381488 0.643053066049793 0.80468405878773 0"
".927202412701652 0.992328884396814]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM3"
		    Ports		    [1, 1]
		    Position		    [150, 204, 200, 256]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.990095349402579 0.920924604839"
"9 0.795533477570735 0.632683941382116 0.455334443880768 0.286123133170987 0.1"
"43246621847044 0.0376522627380992]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM4"
		    Ports		    [1, 1]
		    Position		    [150, 269, 200, 321]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[-0.0279144377695222 -0.057963405"
"102503 -0.0618505509052481 -0.0506739903956155 -0.0343475092557522 -0.0195815"
"399973702 -0.00917170990394897 -0.00258213506456442]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [220, 214, 260, 246]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret4"
		    Ports		    [1, 1]
		    Position		    [220, 279, 260, 311]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM3"
		    SrcPort		    1
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ROM4"
		    SrcPort		    1
		    DstBlock		    "Reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret4"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [425, 164, 465, 206]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [345, 74, 385, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [410, 28, 440, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [410, 88, 440, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [295, 278, 325, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [485, 178, 515, 192]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  Points		  [5, 0; 0, -30]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 15]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [15, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [10, 0; 0, -10]
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [10, 0; 0, 150]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [65, 0; 0, 35]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in3_last_tap"
	      Ports		      [4, 2]
	      Position		      [600, 152, 700, 183]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4"
	      AncestorBlock	      "casper_library/PFBs/last_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag110"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_init(gcb,...\n    'TotalTaps',"
" TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidth"
"Out,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_laten"
"cy,...\n    'mult_latency', mult_latency,...\n    'quantization', quantizatio"
"n);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in3_last_tap"
		Location		[-33, 246, 645, 760]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 148, 60, 162]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [280, 243, 310, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 228, 80, 242]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [255, 208, 285, 222]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [315, 155, 365, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [325, 227, 370, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [160, 197, 210, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [160, 132, 210, 183]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [95, 219, 135, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [85, 134, 125, 176]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag111"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  on
		  n_bits		  "BitWidthIn"
		  bin_pt		  "BitWidthIn-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=4, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag112"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_add_tree_init(gcb, ...\n    'To"
"talTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOut"
"', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_latenc"
"y', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_add_tree"
		    Location		    [207, 121, 745, 701]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0_1"
		    Ports		    [1, 1]
		    Position		    [130, 139, 160, 151]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0_2"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1_1"
		    Ports		    [1, 1]
		    Position		    [130, 189, 160, 201]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1_2"
		    Ports		    [1, 1]
		    Position		    [130, 214, 160, 226]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2_1"
		    Ports		    [1, 1]
		    Position		    [130, 239, 160, 251]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2_2"
		    Ports		    [1, 1]
		    Position		    [130, 264, 160, 276]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint3_1"
		    Ports		    [1, 1]
		    Position		    [130, 289, 160, 301]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint3_2"
		    Ports		    [1, 1]
		    Position		    [130, 314, 160, 326]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0_1"
		    Ports		    [1, 1]
		    Position		    [70, 139, 115, 151]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0_2"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-16"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1_1"
		    Ports		    [1, 1]
		    Position		    [70, 189, 115, 201]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-32"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1_2"
		    Ports		    [1, 1]
		    Position		    [70, 214, 115, 226]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-48"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2_1"
		    Ports		    [1, 1]
		    Position		    [70, 239, 115, 251]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-64"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2_2"
		    Ports		    [1, 1]
		    Position		    [70, 264, 115, 276]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-80"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3_1"
		    Ports		    [1, 1]
		    Position		    [70, 289, 115, 301]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-96"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3_2"
		    Ports		    [1, 1]
		    Position		    [70, 314, 115, 326]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-112"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [5, 2]
		    Position		    [200, 115, 350, 315]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag113"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree2"
		    Ports		    [5, 2]
		    Position		    [200, 365, 350, 565]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag114"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree2"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 213, 530, 227]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert2"
		    Ports		    [1, 1]
		    Position		    [500, 258, 530, 272]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 150, 430, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [550, 212, 580, 243]
		    UserDataPersistent	    on
		    UserData		    "DataTag115"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 213, 430, 227]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale2"
		    Ports		    [1, 1]
		    Position		    [400, 258, 430, 272]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 202, 630, 218]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree2"
		    SrcPort		    2
		    DstBlock		    "scale2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale2"
		    SrcPort		    1
		    DstBlock		    "convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "adder_tree2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice0_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice0_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3_2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice0_1"
		    SrcPort		    1
		    DstBlock		    "Reint0_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice0_2"
		    SrcPort		    1
		    DstBlock		    "Reint0_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice1_1"
		    SrcPort		    1
		    DstBlock		    "Reint1_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice1_2"
		    SrcPort		    1
		    DstBlock		    "Reint1_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice2_1"
		    SrcPort		    1
		    DstBlock		    "Reint2_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Slice2_2"
		    SrcPort		    1
		    DstBlock		    "Reint2_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Slice3_1"
		    SrcPort		    1
		    DstBlock		    "Reint3_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint3_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice3_2"
		    SrcPort		    1
		    DstBlock		    "Reint3_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint3_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    5
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [235, 149, 275, 191]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [510, 168, 540, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_add_tree"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "pfb_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [10, 0; 0, 45]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in3_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 152, 400, 183]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      FontSize		      10
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in3_tap3"
	      Ports		      [4, 4]
	      Position		      [450, 152, 550, 183]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      FontSize		      10
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in4_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 202, 250, 233]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=3, taps=4"
	      AncestorBlock	      "casper_library/PFBs/first_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag116"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM La"
"tency|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(bar"
"tlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswi"
"n|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit"
",edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_la"
"tency=@9;n_inputs=@10;fwidth=@11;"
	      MaskInitialization      "first_tap_init(gcb,...\n    'nput', npu"
"t,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n  "
"  'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'CoeffDis"
"tMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_latency'"
", mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs', n_i"
"nputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|5|8|4|8|1|hamming|2|2|2|1"
	      MaskTabNameString	      ",,,,,,,,,,"
	      System {
		Name			"pol1_in4_first_tap"
		Location		[731, 167, 1265, 764]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [345, 197, 395, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [345, 132, 395, 183]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [285, 219, 325, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [225, 221, 270, 249]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [230, 271, 275, 299]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [260, 144, 300, 186]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag117"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  on
		  n_bits		  "BitWidthIn"
		  bin_pt		  "BitWidthIn-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [340, 15, 385, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [95, 22, 190, 98]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "PFBSize=5, n_inputs=2, taps=4"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag118"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Windowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This"
" is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidt"
"h=@9;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTap"
"s', TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', "
"WindowType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inp"
"uts, ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|8|4|1|hamming|2|2|3|1"
		  MaskTabNameString	  ",,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [4, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "4"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[-0.00412293381415606 -0.01216540"
"16317061 -0.0248230357449632 -0.0415734107810935 -0.0582020865498443 -0.06664"
"49880363831 -0.0561777421800941 -0.0158210846104148]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.0625667439388179 0.18131515335"
"0869 0.334949215840456 0.509859154855933 0.685914691668759 0.839805689845308 "
"0.949419017207036 0.998253885334987]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM3"
		    Ports		    [1, 1]
		    Position		    [150, 204, 200, 256]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.978825084063028 0.894226814467"
"511 0.757473599783443 0.588781361844913 0.41145448656384 0.247369261569209 0."
"113106379477106 0.0175746190586732]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM4"
		    Ports		    [1, 1]
		    Position		    [150, 269, 200, 321]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[-0.0384509573958722 -0.060959598"
"4250594 -0.0600414508868382 -0.0467479218599578 -0.0303339154694344 -0.016543"
"8639340045 -0.00724131731144917 -0.00126780240385475]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [220, 214, 260, 246]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret4"
		    Ports		    [1, 1]
		    Position		    [220, 279, 260, 311]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM3"
		    SrcPort		    1
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ROM4"
		    SrcPort		    1
		    DstBlock		    "Reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret4"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [425, 164, 465, 206]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [345, 74, 385, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [410, 28, 440, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [410, 88, 440, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [295, 278, 325, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [485, 178, 515, 192]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  Points		  [5, 0; 0, -30]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 15]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [15, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [10, 0; 0, -10]
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [10, 0; 0, 150]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [65, 0; 0, 35]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in4_last_tap"
	      Ports		      [4, 2]
	      Position		      [600, 202, 700, 233]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4"
	      AncestorBlock	      "casper_library/PFBs/last_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag119"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_init(gcb,...\n    'TotalTaps',"
" TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidth"
"Out,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_laten"
"cy,...\n    'mult_latency', mult_latency,...\n    'quantization', quantizatio"
"n);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in4_last_tap"
		Location		[-33, 246, 645, 760]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 148, 60, 162]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [280, 243, 310, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 228, 80, 242]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [255, 208, 285, 222]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [315, 155, 365, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [325, 227, 370, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [160, 197, 210, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [160, 132, 210, 183]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [95, 219, 135, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [85, 134, 125, 176]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag120"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  on
		  n_bits		  "BitWidthIn"
		  bin_pt		  "BitWidthIn-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=4, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag121"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_add_tree_init(gcb, ...\n    'To"
"talTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOut"
"', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_latenc"
"y', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_add_tree"
		    Location		    [207, 121, 745, 701]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0_1"
		    Ports		    [1, 1]
		    Position		    [130, 139, 160, 151]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0_2"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1_1"
		    Ports		    [1, 1]
		    Position		    [130, 189, 160, 201]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1_2"
		    Ports		    [1, 1]
		    Position		    [130, 214, 160, 226]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2_1"
		    Ports		    [1, 1]
		    Position		    [130, 239, 160, 251]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2_2"
		    Ports		    [1, 1]
		    Position		    [130, 264, 160, 276]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint3_1"
		    Ports		    [1, 1]
		    Position		    [130, 289, 160, 301]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint3_2"
		    Ports		    [1, 1]
		    Position		    [130, 314, 160, 326]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0_1"
		    Ports		    [1, 1]
		    Position		    [70, 139, 115, 151]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0_2"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-16"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1_1"
		    Ports		    [1, 1]
		    Position		    [70, 189, 115, 201]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-32"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1_2"
		    Ports		    [1, 1]
		    Position		    [70, 214, 115, 226]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-48"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2_1"
		    Ports		    [1, 1]
		    Position		    [70, 239, 115, 251]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-64"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2_2"
		    Ports		    [1, 1]
		    Position		    [70, 264, 115, 276]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-80"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3_1"
		    Ports		    [1, 1]
		    Position		    [70, 289, 115, 301]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-96"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3_2"
		    Ports		    [1, 1]
		    Position		    [70, 314, 115, 326]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "-112"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [5, 2]
		    Position		    [200, 115, 350, 315]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag122"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree2"
		    Ports		    [5, 2]
		    Position		    [200, 365, 350, 565]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag123"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree2"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 213, 530, 227]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert2"
		    Ports		    [1, 1]
		    Position		    [500, 258, 530, 272]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 150, 430, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [550, 212, 580, 243]
		    UserDataPersistent	    on
		    UserData		    "DataTag124"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 213, 430, 227]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale2"
		    Ports		    [1, 1]
		    Position		    [400, 258, 430, 272]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 202, 630, 218]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree2"
		    SrcPort		    2
		    DstBlock		    "scale2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale2"
		    SrcPort		    1
		    DstBlock		    "convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "adder_tree2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice0_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice0_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3_2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice0_1"
		    SrcPort		    1
		    DstBlock		    "Reint0_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice0_2"
		    SrcPort		    1
		    DstBlock		    "Reint0_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice1_1"
		    SrcPort		    1
		    DstBlock		    "Reint1_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice1_2"
		    SrcPort		    1
		    DstBlock		    "Reint1_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice2_1"
		    SrcPort		    1
		    DstBlock		    "Reint2_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Slice2_2"
		    SrcPort		    1
		    DstBlock		    "Reint2_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Slice3_1"
		    SrcPort		    1
		    DstBlock		    "Reint3_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint3_1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice3_2"
		    SrcPort		    1
		    DstBlock		    "Reint3_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint3_2"
		    SrcPort		    1
		    DstBlock		    "adder_tree2"
		    DstPort		    5
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [235, 149, 275, 191]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [510, 168, 540, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_add_tree"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "pfb_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [10, 0; 0, 45]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in4_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 202, 400, 233]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      FontSize		      10
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in4_tap3"
	      Ports		      [4, 4]
	      Position		      [450, 202, 550, 233]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      FontSize		      10
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [750, 52, 780, 68]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out1"
	      Position		      [750, 102, 780, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out2"
	      Position		      [750, 152, 780, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out3"
	      Position		      [750, 202, 780, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out4"
	      Position		      [750, 252, 780, 268]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "pol1_in1"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"pol1_in1_first_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pol1_in2_first_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pol1_in3_first_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pol1_in4_first_tap"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in2"
	      SrcPort		      1
	      DstBlock		      "pol1_in2_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in2_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in2_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in2_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in2_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in2_tap2"
	      SrcPort		      1
	      DstBlock		      "pol1_in2_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in2_tap2"
	      SrcPort		      2
	      DstBlock		      "pol1_in2_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in2_tap2"
	      SrcPort		      3
	      DstBlock		      "pol1_in2_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in2_tap2"
	      SrcPort		      4
	      DstBlock		      "pol1_in2_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in2_tap3"
	      SrcPort		      1
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in2_tap3"
	      SrcPort		      2
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in2_tap3"
	      SrcPort		      3
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in2_tap3"
	      SrcPort		      4
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in2_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in3"
	      SrcPort		      1
	      DstBlock		      "pol1_in3_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in3_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in3_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in3_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in3_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in3_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in3_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in3_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in3_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in3_tap2"
	      SrcPort		      1
	      DstBlock		      "pol1_in3_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in3_tap2"
	      SrcPort		      2
	      DstBlock		      "pol1_in3_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in3_tap2"
	      SrcPort		      3
	      DstBlock		      "pol1_in3_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in3_tap2"
	      SrcPort		      4
	      DstBlock		      "pol1_in3_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in3_tap3"
	      SrcPort		      1
	      DstBlock		      "pol1_in3_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in3_tap3"
	      SrcPort		      2
	      DstBlock		      "pol1_in3_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in3_tap3"
	      SrcPort		      3
	      DstBlock		      "pol1_in3_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in3_tap3"
	      SrcPort		      4
	      DstBlock		      "pol1_in3_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in3_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in4"
	      SrcPort		      1
	      DstBlock		      "pol1_in4_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in4_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in4_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in4_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in4_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in4_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in4_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in4_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in4_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in4_tap2"
	      SrcPort		      1
	      DstBlock		      "pol1_in4_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in4_tap2"
	      SrcPort		      2
	      DstBlock		      "pol1_in4_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in4_tap2"
	      SrcPort		      3
	      DstBlock		      "pol1_in4_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in4_tap2"
	      SrcPort		      4
	      DstBlock		      "pol1_in4_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in4_tap3"
	      SrcPort		      1
	      DstBlock		      "pol1_in4_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in4_tap3"
	      SrcPort		      2
	      DstBlock		      "pol1_in4_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in4_tap3"
	      SrcPort		      3
	      DstBlock		      "pol1_in4_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in4_tap3"
	      SrcPort		      4
	      DstBlock		      "pol1_in4_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in4_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out4"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "shift"
	  Ports			  [0, 1]
	  Position		  [205, 87, 305, 123]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "-1"
	  equ			  "P=C"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [600, 153, 630, 167]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pfbout1"
	  Position		  [600, 188, 630, 202]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pfbout2"
	  Position		  [600, 218, 630, 232]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pfbout3"
	  Position		  [600, 248, 630, 262]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pfbout4"
	  Position		  [600, 283, 630, 297]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "pfbin1"
	  SrcPort		  1
	  DstBlock		  "pfb_fir"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pfb_fir"
	  SrcPort		  1
	  Points		  [70, 0]
	  DstBlock		  "fft"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  Points		  [45, 0; 0, 70]
	  DstBlock		  "fft"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fft"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "pfb_fir"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pfb_fir"
	  SrcPort		  2
	  Points		  [55, 0; 0, 15]
	  DstBlock		  "fft"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pfb_fir"
	  SrcPort		  3
	  Points		  [45, 0; 0, 15]
	  DstBlock		  "fft"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pfb_fir"
	  SrcPort		  4
	  Points		  [35, 0; 0, 15]
	  DstBlock		  "fft"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "pfb_fir"
	  SrcPort		  5
	  Points		  [25, 0; 0, 15]
	  DstBlock		  "fft"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "pfbin2"
	  SrcPort		  1
	  DstBlock		  "pfb_fir"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pfbin3"
	  SrcPort		  1
	  Points		  [20, 0; 0, -5]
	  DstBlock		  "pfb_fir"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pfbin4"
	  SrcPort		  1
	  Points		  [20, 0; 0, -10]
	  DstBlock		  "pfb_fir"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fft"
	  SrcPort		  2
	  Points		  [25, 0; 0, 5]
	  DstBlock		  "pfbout1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft"
	  SrcPort		  3
	  Points		  [25, 0; 0, 10]
	  DstBlock		  "pfbout2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft"
	  SrcPort		  4
	  Points		  [25, 0; 0, 15]
	  DstBlock		  "pfbout3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft"
	  SrcPort		  5
	  Points		  [25, 0; 0, 25]
	  DstBlock		  "pfbout4"
	  DstPort		  1
	}
	Annotation {
	  Name			  "With \"Number of Simultaneous Inputs\" = 2^"
"2,\nthe four inputs represent successive time samples\nof the overall timeser"
"ies. They should be thought of in\nblocks, for example as (x0,x1,x2,x3) come "
"in on one clock\nthen (x4,x5,x6,x7) on the next clock. The outputs come out i"
"n\nthe same fashion. Thus if FFTSize=5, with 4 inputs at a time,\nwe get a fu"
"ll spectrum every 32/4 = 8 clocks."
	  Position		  [508, 66]
	}
	Annotation {
	  Name			  "This could be hooked to a set of four\nreal"
"/imag to complex blocks, with\nthe real ports driven by the I ADC inputs\nand"
" the imag ports driven by the Q ADC inputs"
	  Position		  [179, 345]
	}
      }
    }
    Block {
      BlockType		      FromWorkspace
      Name		      "Complex Inputs\nFrom Workspace"
      Position		      [45, 387, 120, 403]
      VariableName	      "cplx_inputs"
      SampleTime	      "1"
      Interpolate	      off
      ZeroCross		      on
      OutputAfterFinalValue   "Setting to zero"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      Position		      [750, 262, 785, 278]
      ShowName		      off
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      Position		      [785, 567, 820, 583]
      ShowName		      off
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      Position		      [1405, 207, 1440, 223]
      ShowName		      off
      Value		      "0"
    }
    Block {
      BlockType		      Demux
      Name		      "Demux"
      Ports		      [1, 6]
      Position		      [160, 196, 175, 519]
      BackgroundColor	      "black"
      ShowName		      off
      Outputs		      "6"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Demux
      Name		      "Demux1"
      Ports		      [1, 2]
      Position		      [170, 714, 185, 816]
      BackgroundColor	      "black"
      ShowName		      off
      Outputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      From
      Name		      "From"
      Position		      [475, 248, 520, 262]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncin"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      Position		      [450, 318, 495, 332]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "cplx1"
    }
    Block {
      BlockType		      From
      Name		      "From10"
      Position		      [1080, 408, 1125, 422]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "cplxd4"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      Position		      [445, 388, 490, 402]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "cplx2"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      Position		      [440, 603, 485, 617]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "real1"
    }
    Block {
      BlockType		      From
      Name		      "From4"
      Position		      [440, 658, 485, 672]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "real2"
    }
    Block {
      BlockType		      From
      Name		      "From5"
      Position		      [445, 548, 490, 562]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncin"
    }
    Block {
      BlockType		      From
      Name		      "From6"
      Position		      [1075, 233, 1120, 247]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncin"
    }
    Block {
      BlockType		      From
      Name		      "From7"
      Position		      [1075, 278, 1120, 292]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "cplxd1"
    }
    Block {
      BlockType		      From
      Name		      "From8"
      Position		      [1080, 323, 1125, 337]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "cplxd2"
    }
    Block {
      BlockType		      From
      Name		      "From9"
      Position		      [1075, 363, 1120, 377]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "cplxd3"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In"
      Ports		      [1, 1]
      Position		      [185, 119, 240, 141]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Boolean"
      n_bits		      "8"
      bin_pt		      "6"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In5"
      Ports		      [1, 1]
      Position		      [230, 729, 285, 751]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "7"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In6"
      Ports		      [1, 1]
      Position		      [230, 779, 285, 801]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "18"
      bin_pt		      "17"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out1"
      Ports		      [1, 1]
      Position		      [755, 547, 810, 563]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out2"
      Ports		      [1, 1]
      Position		      [1375, 187, 1430, 203]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out4"
      Ports		      [1, 1]
      Position		      [720, 242, 775, 258]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      Position		      [275, 123, 325, 137]
      ShowName		      off
      GotoTag		      "syncin"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      Position		      [340, 218, 390, 232]
      ShowName		      off
      GotoTag		      "cplx1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto2"
      Position		      [340, 268, 390, 282]
      ShowName		      off
      GotoTag		      "cplx2"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto3"
      Position		      [350, 733, 400, 747]
      ShowName		      off
      GotoTag		      "real1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto4"
      Position		      [350, 783, 400, 797]
      ShowName		      off
      GotoTag		      "real2"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto5"
      Position		      [345, 328, 395, 342]
      ShowName		      off
      GotoTag		      "cplxd1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto6"
      Position		      [340, 378, 390, 392]
      ShowName		      off
      GotoTag		      "cplxd2"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto7"
      Position		      [340, 438, 390, 452]
      ShowName		      off
      GotoTag		      "cplxd3"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto8"
      Position		      [335, 493, 385, 507]
      ShowName		      off
      GotoTag		      "cplxd4"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux"
      Ports		      [3, 1]
      Position		      [905, 228, 915, 412]
      ShowName		      off
      Inputs		      "3"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux1"
      Ports		      [4, 1]
      Position		      [940, 533, 950, 777]
      ShowName		      off
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux2"
      Ports		      [5, 1]
      Position		      [1560, 174, 1570, 466]
      ShowName		      off
      Inputs		      "5"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Real FFT and Real PFB"
      Ports		      [4, 4]
      Position		      [555, 529, 680, 746]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Real FFT and Real PFB"
	Location		[265, 270, 1015, 754]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [115, 123, 145, 137]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pfbin"
	  Position		  [115, 203, 145, 217]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "fftin1"
	  Position		  [265, 28, 295, 42]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "fftin2"
	  Position		  [265, 58, 295, 72]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_biplex_real_4x"
	  Ports			  [6, 6]
	  Position		  [395, 108, 520, 207]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "FFTSize=4, BitWidth=18"
	  AncestorBlock		  "casper_library/FFTs/fft_biplex_real_4x"
	  UserDataPersistent	  on
	  UserData		  "DataTag125"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_biplex_real_4x"
	  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: (Max Effi"
"ciency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mult L"
"atency|BRAM Latency"
	  MaskStyleString	  "edit,edit,popup(Truncate|Round  (unbiased: "
"+/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edit"
",edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization=&3;over"
"flow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	  MaskInitialization	  "fft_biplex_real_4x_init(gcb,...\n    'FFTSi"
"ze', FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantizat"
"ion,...\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n  "
"  'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);\n\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|18|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "fft_biplex_real_4x"
	    Location		    [1434, 356, 2276, 660]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "pol1"
	      Position		      [15, 33, 45, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol2"
	      Position		      [15, 63, 45, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol3"
	      Position		      [15, 93, 45, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol4"
	      Position		      [15, 123, 45, 137]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 153, 45, 167]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [15, 178, 45, 192]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bi_real_unscr_4x"
	      Ports		      [3, 5]
	      Position		      [350, 102, 435, 188]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Size of FFT (2^?):|BRAM Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "FFTSize=@1;bram_latency=@2;"
	      MaskInitialization      "blk = gcb;\n\nset_param([blk,'/reorder'"
"],'map', mat2str(bit_reverse(0:2^(FFTSize-1)-1, FFTSize-1)));\nset_param([blk"
",'/reorder'],'bram_latency', num2str(bram_latency));\nset_param([blk,'/reorde"
"r1'],'map', mat2str(bit_reverse(2^(FFTSize-1)-1:-1:0, FFTSize-1)));\nset_para"
"m([blk,'/reorder1'],'bram_latency', num2str(bram_latency));\nset_param([blk,'"
"/reorder2'],'map', mat2str(2^(FFTSize-1)-1:-1:0));\nset_param([blk,'/reorder2"
"'],'bram_latency', num2str(bram_latency));"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|2"
	      MaskTabNameString	      ","
	      System {
		Name			"bi_real_unscr_4x"
		Location		[1473, 251, 2485, 901]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "even"
		  Position		  [35, 133, 65, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "odd"
		  Position		  [50, 218, 80, 232]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 93, 65, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [25, 195, 65, 215]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [225, 51, 260, 69]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^(FFTSize-1)"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [225, 176, 260, 194]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [535, 325, 575, 345]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [225, 82, 260, 118]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [265, 209, 295, 241]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [365, 192, 390, 258]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [365, 107, 390, 173]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [365, 402, 390, 468]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  Ports			  [3, 1]
		  Position		  [365, 317, 390, 383]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [285, 153, 330, 197]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [285, 68, 330, 112]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "complex_addsub"
		  Ports			  [2, 2]
		  Position		  [410, 200, 495, 235]
		  SourceBlock		  "casper_library/Misc/complex_addsub"
		  SourceType		  ""
		  ShowPortLabels	  on
		  BitWidth		  "BitWidth"
		  add_latency		  "add_latency"
		}
		Block {
		  BlockType		  Reference
		  Name			  "complex_addsub1"
		  Ports			  [2, 2]
		  Position		  [410, 410, 495, 445]
		  SourceBlock		  "casper_library/Misc/complex_addsub"
		  SourceType		  ""
		  ShowPortLabels	  on
		  BitWidth		  "BitWidth"
		  add_latency		  "add_latency"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay0"
		  Ports			  [1, 1]
		  Position		  [525, 195, 570, 225]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		  }
		  BlockChoice		  "delay_slr"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay0"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay1"
		  Ports			  [1, 1]
		  Position		  [525, 250, 570, 280]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		  }
		  BlockChoice		  "delay_slr"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay1"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "mirror_spectrum"
		  Ports			  [9, 5]
		  Position		  [755, 32, 845, 248]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "mirror_spectrum"
		    Location		    [1352, 139, 2356, 789]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [80, 93, 110, 107]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [85, 173, 115, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in0"
		    Position		    [150, 248, 180, 262]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [85, 318, 115, 332]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in1"
		    Position		    [150, 393, 180, 407]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [85, 478, 115, 492]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in2"
		    Position		    [150, 553, 180, 567]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [85, 623, 115, 637]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in3"
		    Position		    [150, 698, 180, 712]
		    Port		    "9"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [240, 136, 280, 154]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize - 1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [245, 83, 280, 117]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [135, 77, 180, 123]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 2 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay2"
		    Ports		    [1, 1]
		    Position		    [390, 27, 435, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [135, 157, 180, 203]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay4"
		    Ports		    [1, 1]
		    Position		    [135, 302, 180, 348]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay5"
		    Ports		    [1, 1]
		    Position		    [135, 462, 180, 508]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay6"
		    Ports		    [1, 1]
		    Position		    [135, 607, 180, 653]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 155, 430, 205]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [415, 300, 430, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [415, 460, 430, 510]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [415, 605, 430, 655]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate"
		    Ports		    [1, 1]
		    Position		    [265, 244, 300, 286]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate1"
		    Ports		    [1, 1]
		    Position		    [265, 389, 300, 431]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate2"
		    Ports		    [1, 1]
		    Position		    [265, 549, 300, 591]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate3"
		    Ports		    [1, 1]
		    Position		    [265, 694, 300, 736]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [305, 113, 350, 157]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a>b"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [205, 234, 245, 276]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag126"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [205, 379, 245, 421]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag127"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [205, 539, 245, 581]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag128"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri3"
		    Ports		    [1, 2]
		    Position		    [205, 684, 245, 726]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag129"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [320, 234, 360, 276]
		    UserDataPersistent	    on
		    UserData		    "DataTag130"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [320, 379, 360, 421]
		    UserDataPersistent	    on
		    UserData		    "DataTag131"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c2"
		    Ports		    [2, 1]
		    Position		    [320, 539, 360, 581]
		    UserDataPersistent	    on
		    UserData		    "DataTag132"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c3"
		    Ports		    [2, 1]
		    Position		    [320, 684, 360, 726]
		    UserDataPersistent	    on
		    UserData		    "DataTag133"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [455, 43, 485, 57]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [455, 173, 485, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [455, 318, 485, 332]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [455, 478, 485, 492]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [455, 623, 485, 637]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Negate"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    DstBlock		    "Negate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in0"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay2"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [40, 0; 0, 30]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 145]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 160]
		    Branch {
		    Points		    [0, 145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    DstBlock		    "Negate1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in1"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay4"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "Delay4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    DstBlock		    "Negate2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c2"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in2"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "Delay5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    2
		    DstBlock		    "Negate3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c3"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in3"
		    SrcPort		    1
		    DstBlock		    "c_to_ri3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay6"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "Delay6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder"
		  Ports			  [3, 3]
		  Position		  [125, 87, 190, 153]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag134"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 4 2 6 1 5 3 7]|1|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0 4 2 6 1 5 3 7]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder1"
		  Ports			  [3, 3]
		  Position		  [130, 172, 195, 238]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag135"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[7 3 5 1 6 2 4 0]|1|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder1"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[7 3 5 1 6 2 4 0]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder2"
		  Ports			  [6, 6]
		  Position		  [630, 290, 710, 455]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag136"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[7 6 5 4 3 2 1 0]|4|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder2"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [495, 163, 525, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [495, 243, 525, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [495, 323, 525, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram1"
		    Ports		    [3, 1]
		    Position		    [615, 143, 680, 197]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram2"
		    Ports		    [3, 1]
		    Position		    [615, 223, 680, 277]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram3"
		    Ports		    [3, 1]
		    Position		    [615, 303, 680, 357]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din1"
		    Ports		    [1, 1]
		    Position		    [550, 160, 590, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din2"
		    Ports		    [1, 1]
		    Position		    [550, 240, 590, 260]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din3"
		    Ports		    [1, 1]
		    Position		    [550, 320, 590, 340]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[7 6 5 4 3 2 1 0]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [705, 163, 735, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [705, 243, 735, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [705, 323, 735, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "delay_din1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din1"
		    SrcPort		    1
		    DstBlock		    "bram1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram1"
		    SrcPort		    1
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "delay_din2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din2"
		    SrcPort		    1
		    DstBlock		    "bram2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram2"
		    SrcPort		    1
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "delay_din3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din3"
		    SrcPort		    1
		    DstBlock		    "bram3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram3"
		    SrcPort		    1
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [440, 19, 480, 61]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(FFTSize-1) + 2*add_latency+1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [865, 88, 895, 102]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [865, 133, 895, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol3_out"
		  Position		  [865, 178, 895, 192]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol4_out"
		  Position		  [865, 223, 895, 237]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [865, 43, 895, 57]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  6
		  Points		  [25, 0]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  9
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  5
		  Points		  [20, 0; 0, -220]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  3
		  Points		  [0, -270]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  4
		  Points		  [15, 0; 0, -245]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  2
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  Points		  [90, 0]
		  Branch {
		    Points		    [0, 270]
		    DstBlock		    "reorder2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "mirror_spectrum"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "reorder2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "delay0"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "reorder2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -145]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "delay1"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "reorder2"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [0, -150]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "complex_addsub1"
		  SrcPort		  1
		  Points		  [95, 0; 0, -10]
		  Branch {
		    DstBlock		    "reorder2"
		    DstPort		    5
		  }
		  Branch {
		    Points		    [0, -245]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    6
		  }
		}
		Line {
		  SrcBlock		  "complex_addsub1"
		  SrcPort		  2
		  Points		  [100, 0]
		  Branch {
		    DstBlock		    "reorder2"
		    DstPort		    6
		  }
		  Branch {
		    Points		    [0, -220]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    8
		  }
		}
		Line {
		  SrcBlock		  "complex_addsub"
		  SrcPort		  2
		  Points		  [10, 0]
		  DstBlock		  "delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "complex_addsub"
		  SrcPort		  1
		  DstBlock		  "delay0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  DstBlock		  "complex_addsub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  DstBlock		  "complex_addsub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [15, 0; 0, 30]
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [0, 20]
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Relational1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Relational"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "complex_addsub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "reorder1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "reorder"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "reorder1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "reorder"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "reorder1"
		  SrcPort		  3
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  3
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 210; 125, 0]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		  }
		  Branch {
		    Points		    [125, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "sync_delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, 145; 0, 0]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "complex_addsub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [10, 0; 0, 30]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "even"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "odd"
		  SrcPort		  1
		  DstBlock		  "reorder1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  3
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  4
		  DstBlock		  "pol3_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  5
		  DstBlock		  "pol4_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_core"
	      Ports		      [4, 4]
	      Position		      [145, 100, 265, 195]
	      AttributesFormatString  "FFTSize=4"
	      AncestorBlock	      "casper_library/FFTs/biplex_core"
	      UserDataPersistent      on
	      UserData		      "DataTag137"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "biplex_core"
	      MaskPromptString	      "Size of FFT: (2^? pnts)|Bitwidth: (Max "
"Efficiency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,"
"edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;quantization=&3;"
"overflow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	      MaskInitialization      "biplex_core_init(gcb,...\n    'FFTSize'"
", FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantization"
",...\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n    '"
"mult_latency', mult_latency,...\n    'bram_latency', bram_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|18|Truncate|Wrap|2|3|2"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"biplex_core"
		Location		[1724, 311, 2566, 614]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pol1"
		  Position		  [15, 33, 45, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol2"
		  Position		  [15, 53, 45, 67]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 73, 45, 87]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [15, 143, 45, 157]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "fft_stage_1"
		  Ports			  [4, 4]
		  Position		  [75, 27, 170, 113]
		  AttributesFormatString  "FFTSize=4, FFTStage=1, BitWidth=18"
		  UserDataPersistent	  on
		  UserData		  "DataTag138"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "fft_stage_n"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FF"
"T:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Max"
"imum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Lat"
"ency|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;"
"use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_laten"
"cy=@9;mult_latency=@10;bram_latency=@11;"
		  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,..."
"\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeff"
"Num', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', "
"overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_la"
"tency,...\n    'bram_latency', bram_latency);\n    "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|1|18|0|0|11|Truncate|Wrap|2|3|2"
		  MaskTabNameString	  ",,,,,,,,,,"
		  System {
		    Name		    "fft_stage_1"
		    Location		    [1571, 218, 2442, 888]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 138, 110, 152]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "butterfly"
		    Location		    [1663, 237, 2659, 871]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [110, 143, 140, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [110, 198, 140, 212]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [180, 348, 210, 362]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 698, 795, 732]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 799, 890, 841]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 93, 825, 137]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 813, 805, 857]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [2, 1]
		    Position		    [685, 863, 730, 907]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [2, 1]
		    Position		    [685, 803, 730, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [915, 788, 960, 832]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [705, 143, 750, 187]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [705, 83, 750, 127]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 333, 820, 377]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [700, 383, 745, 427]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [700, 323, 745, 367]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 573, 810, 617]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [2, 1]
		    Position		    [690, 623, 735, 667]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [2, 1]
		    Position		    [690, 563, 735, 607]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [165, 129, 205, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [165, 184, 205, 226]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [980, 803, 1010, 817]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [5, 0; 0, -15]
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [5, 0; 0, 10]
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [5, 0; 0, 15]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 210]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [100, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 125, 175, 165]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [595, 93, 625, 107]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [595, 123, 625, 137]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    3
		    Points		    [45, 0]
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    4
		    Points		    [10, 0; 0, 25]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "fft_stage_2"
		  Ports			  [5, 4]
		  Position		  [220, 27, 315, 113]
		  AttributesFormatString  "FFTSize=4, FFTStage=2, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/fft_stage_n"
		  UserDataPersistent	  on
		  UserData		  "DataTag139"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "fft_stage_n"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FF"
"T:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Max"
"imum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Lat"
"ency|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;"
"use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_laten"
"cy=@9;mult_latency=@10;bram_latency=@11;"
		  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,..."
"\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeff"
"Num', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', "
"overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_la"
"tency,...\n    'bram_latency', bram_latency);\n    "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2|18|0|0|11|Truncate|Wrap|2|3|2"
		  MaskTabNameString	  ",,,,,,,,,,"
		  System {
		    Name		    "fft_stage_2"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=4, Coeffs=[0  1],\n StepP"
"eriod=2, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag140"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|[0 1]|2|18|2|3|2|0|Truncate|Wra"
"p"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag141"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag142"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"       ]"
		    StepPeriod		    "1"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_stage_2"
		    DialogParameters {
		    FFTSize		    "4"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    }
		    BlockChoice		    "twiddle_stage_2"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_stage_2"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_stage_2"
		    SourceType		    ""
		    ShowPortLabels	    on
		    FFTSize		    "4"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "fft_stage_3"
		  Ports			  [5, 4]
		  Position		  [330, 27, 425, 113]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "FFTSize=4, FFTStage=3, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/fft_stage_n"
		  UserDataPersistent	  on
		  UserData		  "DataTag143"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "fft_stage_n"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FF"
"T:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Max"
"imum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Lat"
"ency|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;"
"use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_laten"
"cy=@9;mult_latency=@10;bram_latency=@11;"
		  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,..."
"\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeff"
"Num', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', "
"overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_la"
"tency,...\n    'bram_latency', bram_latency);\n    "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|3|18|0|0|11|Truncate|Wrap|2|3|2"
		  MaskTabNameString	  ",,,,,,,,,,"
		  System {
		    Name		    "fft_stage_3"
		    Location		    [1790, 485, 2571, 806]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=4, Coeffs=[0  1  2  3],\n"
" StepPeriod=1, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag144"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|[0 1 2 3]|1|18|2|3|2|0|Truncate"
"|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [1558, 239, 2554, 893]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag145"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag146"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i    ]"
		    StepPeriod		    "1"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i    ]"
		    StepPeriod		    "1"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "fft_stage_4"
		  Ports			  [5, 4]
		  Position		  [440, 27, 535, 113]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "FFTSize=4, FFTStage=4, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/fft_stage_n"
		  UserDataPersistent	  on
		  UserData		  "DataTag147"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "fft_stage_n"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FF"
"T:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Max"
"imum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Lat"
"ency|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;"
"use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_laten"
"cy=@9;mult_latency=@10;bram_latency=@11;"
		  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,..."
"\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeff"
"Num', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', "
"overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_la"
"tency,...\n    'bram_latency', bram_latency);\n    "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|4|18|0|0|11|Truncate|Wrap|2|3|2"
		  MaskTabNameString	  ",,,,,,,,,,"
		  System {
		    Name		    "fft_stage_4"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=4, Coeffs=[0  1  2  3  4 "
" 5  6  7],\n StepPeriod=0, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag148"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|[0 1 2 3 4 5 6 7]|0|18|2|3|2|0|"
"Truncate|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag149"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag150"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    FontSize		    10
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    FontSize		    10
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  Position		  [550, 33, 580, 47]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  Position		  [550, 53, 580, 67]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [550, 73, 580, 87]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [550, 93, 580, 107]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "fft_stage_1"
		  SrcPort		  1
		  DstBlock		  "fft_stage_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_1"
		  SrcPort		  2
		  DstBlock		  "fft_stage_2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fft_stage_1"
		  SrcPort		  3
		  DstBlock		  "fft_stage_2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fft_stage_1"
		  SrcPort		  4
		  DstBlock		  "fft_stage_2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "fft_stage_2"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "fft_stage_3"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "fft_stage_4"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "fft_stage_1"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "fft_stage_2"
		  SrcPort		  1
		  DstBlock		  "fft_stage_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_2"
		  SrcPort		  2
		  DstBlock		  "fft_stage_3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fft_stage_2"
		  SrcPort		  3
		  DstBlock		  "fft_stage_3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fft_stage_2"
		  SrcPort		  4
		  DstBlock		  "fft_stage_3"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "fft_stage_3"
		  SrcPort		  1
		  DstBlock		  "fft_stage_4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_3"
		  SrcPort		  2
		  DstBlock		  "fft_stage_4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fft_stage_3"
		  SrcPort		  3
		  DstBlock		  "fft_stage_4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fft_stage_3"
		  SrcPort		  4
		  DstBlock		  "fft_stage_4"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "pol1"
		  SrcPort		  1
		  DstBlock		  "fft_stage_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol2"
		  SrcPort		  1
		  DstBlock		  "fft_stage_1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "fft_stage_1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fft_stage_4"
		  SrcPort		  1
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_4"
		  SrcPort		  2
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_4"
		  SrcPort		  3
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_4"
		  SrcPort		  4
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [65, 34, 105, 76]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [65, 94, 105, 136]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c1"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out"
	      Position		      [505, 18, 535, 32]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol2_out"
	      Position		      [505, 48, 535, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol3_out"
	      Position		      [505, 78, 535, 92]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol4_out"
	      Position		      [505, 108, 535, 122]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [285, 153, 315, 167]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [505, 173, 535, 187]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      4
	      Points		      [35, 0; 0, -10]
	      DstBlock		      "bi_real_unscr_4x"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      2
	      Points		      [65, 0]
	      DstBlock		      "bi_real_unscr_4x"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      1
	      Points		      [65, 0]
	      DstBlock		      "bi_real_unscr_4x"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      3
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "biplex_core"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "biplex_core"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      1
	      Points		      [15, 0; 0, -90]
	      DstBlock		      "pol1_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      2
	      Points		      [25, 0; 0, -75]
	      DstBlock		      "pol2_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      3
	      Points		      [35, 0; 0, -60]
	      DstBlock		      "pol3_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      4
	      Points		      [40, 0; 0, -45]
	      DstBlock		      "pol4_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      5
	      Points		      [0, 5]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pfb_fir_real"
	  Ports			  [2, 2]
	  Position		  [195, 96, 285, 249]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "taps=4, add_latency=1"
	  AncestorBlock		  "casper_library/PFBs/pfb_fir_real"
	  UserDataPersistent	  on
	  UserData		  "DataTag151"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "pfb_fir_real"
	  MaskPromptString	  "Size of PFB: (2^? pnts)|Total Number of Tap"
"s:|Windowing Function: |Number of Simultaneous Inputs: (2^?)|Make Biplex|Inpu"
"t Bitwidth:|Output Bitwidth:|Coefficient Bitwidth:|Use Distributed Memory for"
" Coeffs|Add Latency|Mult Latency|BRAM Latency|Quantization Behavior|Bin Width"
" Scaling (normal=1)"
	  MaskStyleString	  "edit,edit,popup(bartlett|barthannwin|blackm"
"an|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|hamming|hann|kaiser|nu"
"ttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edit,edit,edit,edit,edi"
"t,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even "
"Values)),edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,"
	  MaskVariables		  "PFBSize=@1;TotalTaps=@2;WindowType=&3;n_inp"
"uts=@4;MakeBiplex=@5;BitWidthIn=@6;BitWidthOut=@7;CoeffBitWidth=@8;CoeffDistM"
"em=@9;add_latency=@10;mult_latency=@11;bram_latency=@12;quantization=&13;fwid"
"th=@14;"
	  MaskInitialization	  "pfb_fir_real_init(gcb,...\n    'PFBSize', P"
"FBSize,...\n    'TotalTaps', TotalTaps,...\n    'WindowType', WindowType,..."
"\n    'n_inputs', n_inputs,...\n    'MakeBiplex', MakeBiplex,...\n    'BitWid"
"thIn', BitWidthIn,...\n    'BitWidthOut', BitWidthOut,...\n    'CoeffBitWidth"
"', CoeffBitWidth,...\n    'CoeffDistMem', CoeffDistMem,...\n    'add_latency'"
", add_latency,...\n    'mult_latency', mult_latency,...\n    'bram_latency', "
"bram_latency,...\n    'quantization', quantization,...\n    'fwidth', fwidth)"
";"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|4|hamming|0|0|8|18|8|1|1|2|2|Truncate|1"
	  MaskTabNameString	  ",,,,,,,,,,,,,"
	  System {
	    Name		    "pfb_fir_real"
	    Location		    [274, 290, 1005, 734]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 52, 45, 68]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in1"
	      Position		      [15, 102, 45, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in1_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 52, 250, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=0, taps=4"
	      AncestorBlock	      "casper_library/PFBs/first_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag152"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap_real"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM La"
"tency|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(bar"
"tlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswi"
"n|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit"
",edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_la"
"tency=@9;n_inputs=@10;fwidth=@11;"
	      MaskInitialization      "first_tap_real_init(gcb,...\n    'nput'"
", nput,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,.."
".\n    'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'Coe"
"ffDistMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_lat"
"ency', mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs'"
", n_inputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|4|8|4|8|1|hamming|2|2|0|1"
	      MaskTabNameString	      ",,,,,,,,,,"
	      System {
		Name			"pol1_in1_first_tap"
		Location		[351, 272, 885, 853]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [365, 172, 415, 223]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [290, 194, 330, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [440, 184, 480, 216]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [290, 134, 330, 166]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [230, 196, 275, 224]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [235, 246, 280, 274]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [350, 15, 395, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [65, 75, 115, 125]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "PFBSize=4, n_inputs=0, taps=4"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag153"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Windowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This"
" is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidt"
"h=@9;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTap"
"s', TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', "
"WindowType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inp"
"uts, ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|8|4|1|hamming|2|0|0|1"
		  MaskTabNameString	  ",,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [4, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "4"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "16"
		    initVector		    "[-3.1185374660155e-018 -0.0026373"
"5909580334 -0.00578984434733957 -0.0097994723321974 -0.0149350827451364 -0.02"
"1332873381912 -0.0289429297169117 -0.0374871259095755 -0.0464331498505763 -0."
"054988365242619 -0.0621158358774173 -0.0665731978343029 -0.0669732935066947 -"
"0.0618637102387744 -0.0498207328553067 -0.0295518537627434]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "16"
		    initVector		    "[2.14971748489781e-017 0.03955787"
"8919974 0.0894252110701411 0.149419992109658 0.218834505309546 0.296424797376"
"18 0.380432267164858 0.468637627642037 0.558445322336343 0.646994370487006 0."
"731289732081715 0.808346763068111 0.875340286111191 0.929749314368444 0.96948"
"8576724053 0.993018702047571]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM3"
		    Ports		    [1, 1]
		    Position		    [150, 204, 200, 256]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "16"
		    initVector		    "[0.999428183760704 0.988481980811"
"812 0.960633699526478 0.917000599560915 0.859303017901024 0.789772045316812 0"
".711031265694996 0.625959945208598 0.537546129240986 0.448738600765768 0.3623"
"0654625236 0.280715079012005 0.20602354182225 0.139811844485469 0.08313811150"
"43222 0.0365287647378851]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM4"
		    Ports		    [1, 1]
		    Position		    [150, 269, 200, 321]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "16"
		    initVector		    "[1.9710098464648e-017 -0.02689241"
"22607391 -0.0449798239071789 -0.0553900832155681 -0.0594466434903448 -0.05856"
"48122922967 -0.0541523577793221 -0.0475209911960375 -0.0398141063792136 -0.03"
"19546763151778 -0.0246155042127458 -0.0182122364356803 -0.0129178040136007 -0"
".00869539776353592 -0.00534581149262307 -0.00256409509972699]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [220, 214, 260, 246]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret4"
		    Ports		    [1, 1]
		    Position		    [220, 279, 260, 311]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM3"
		    SrcPort		    1
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ROM4"
		    SrcPort		    1
		    DstBlock		    "Reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret4"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [350, 74, 390, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [415, 28, 445, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [415, 88, 445, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [300, 253, 330, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [505, 193, 535, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [0, -50; 125, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [145, 0; 0, -5]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [90, 0; 0, 95]
		  Branch {
		    Points		    [0, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in1_last_tap"
	      Ports		      [4, 2]
	      Position		      [600, 52, 700, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4"
	      AncestorBlock	      "casper_library/PFBs/last_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag154"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap_real"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_real_init(gcb,...\n    'TotalT"
"aps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', Bit"
"WidthOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'quantization', quanti"
"zation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in1_last_tap"
		Location		[517, 336, 1195, 850]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 133, 60, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [275, 243, 305, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 188, 80, 202]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [250, 188, 280, 202]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [310, 155, 360, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [320, 227, 365, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [175, 142, 225, 193]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [100, 179, 140, 211]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [100, 124, 140, 156]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [245, 154, 285, 186]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_real_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=4, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag155"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_real_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_real_add_tree_init(gcb, ...\n  "
"  'TotalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWid"
"thOut', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_l"
"atency', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_real_add_tree"
		    Location		    [594, 266, 1132, 846]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0"
		    Ports		    [1, 1]
		    Position		    [130, 114, 160, 126]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2"
		    Ports		    [1, 1]
		    Position		    [130, 214, 160, 226]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint3"
		    Ports		    [1, 1]
		    Position		    [130, 264, 160, 276]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0"
		    Ports		    [1, 1]
		    Position		    [70, 114, 115, 126]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-0*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-1*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [70, 214, 115, 226]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-2*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [70, 264, 115, 276]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-3*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [5, 2]
		    Position		    [200, 115, 350, 315]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag156"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "4|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 213, 530, 227]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidthOut"
		    bin_pt		    "BitWidthOut-1"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 150, 430, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 213, 430, 227]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 202, 630, 218]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice0"
		    SrcPort		    1
		    DstBlock		    "Reint0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reint1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    DstBlock		    "Reint2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    DstBlock		    "Reint3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint3"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    5
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [505, 168, 535, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 52, 400, 83]
	      BackgroundColor	      "gray"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      FontSize		      10
	      SourceBlock	      "casper_library/PFBs/tap_real"
	      SourceType	      "pfb_tap_real"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_tap3"
	      Ports		      [4, 4]
	      Position		      [450, 52, 550, 83]
	      BackgroundColor	      "gray"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      FontSize		      10
	      SourceBlock	      "casper_library/PFBs/tap_real"
	      SourceType	      "pfb_tap_real"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [750, 52, 780, 68]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out1"
	      Position		      [750, 102, 780, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pol1_in1"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_first_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "shift"
	  Ports			  [0, 1]
	  Position		  [295, 273, 350, 297]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "-1"
	  equ			  "P=C"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [600, 203, 630, 217]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pfbout"
	  Position		  [600, 108, 630, 122]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "fftout1"
	  Position		  [595, 133, 625, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "fftout2"
	  Position		  [595, 163, 625, 177]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "pfbin"
	  SrcPort		  1
	  DstBlock		  "pfb_fir_real"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "pfb_fir_real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fftin2"
	  SrcPort		  1
	  Points		  [50, 0; 0, 85; 20, 0]
	  Branch {
	    DstBlock		    "fft_biplex_real_4x"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "fft_biplex_real_4x"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  Points		  [0, -90]
	  DstBlock		  "fft_biplex_real_4x"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x"
	  SrcPort		  6
	  Points		  [30, 0; 0, 15]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x"
	  SrcPort		  1
	  Points		  [30, 0; 0, -5]
	  DstBlock		  "pfbout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x"
	  SrcPort		  2
	  Points		  [25, 0; 0, 5]
	  DstBlock		  "fftout1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x"
	  SrcPort		  3
	  Points		  [25, 0; 0, 20]
	  DstBlock		  "fftout2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pfb_fir_real"
	  SrcPort		  2
	  Points		  [40, 0; 0, -90]
	  DstBlock		  "fft_biplex_real_4x"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fftin1"
	  SrcPort		  1
	  Points		  [75, 0; 0, 100]
	  DstBlock		  "fft_biplex_real_4x"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pfb_fir_real"
	  SrcPort		  1
	  Points		  [0, 45]
	  DstBlock		  "fft_biplex_real_4x"
	  DstPort		  5
	}
	Annotation {
	  Name			  "Each input represents an independant data s"
"tream\nEach segment of the input time series\n of length 2^FFTSize is transfo"
"rmed and\noutput as 2^FFTSize frequency points.\nNegative frequencies include"
"d."
	  Position		  [543, 61]
	}
      }
    }
    Block {
      BlockType		      FromWorkspace
      Name		      "Real Inputs\nFrom Workspace"
      Position		      [55, 757, 130, 773]
      VariableName	      "real_inputs"
      SampleTime	      "1"
      Interpolate	      off
      ZeroCross		      on
      OutputAfterFinalValue   "Setting to zero"
    }
    Block {
      BlockType		      RealImagToComplex
      Name		      "Real-Imag to\nComplex"
      Ports		      [2, 1]
      Position		      [850, 243, 880, 272]
    }
    Block {
      BlockType		      RealImagToComplex
      Name		      "Real-Imag to\nComplex1"
      Ports		      [2, 1]
      Position		      [885, 548, 915, 577]
    }
    Block {
      BlockType		      RealImagToComplex
      Name		      "Real-Imag to\nComplex2"
      Ports		      [2, 1]
      Position		      [1505, 188, 1535, 217]
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      Ports		      [4]
      Position		      [915, 24, 945, 121]
      Location		      [5, 49, 1277, 941]
      Open		      off
      NumInputPorts	      "4"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
      }
      YMin		      "-1~-0.5~-0.5~-1"
      YMax		      "1~0.5~0.5~1"
      DataFormat	      "StructureWithTime"
    }
    Block {
      BlockType		      FromWorkspace
      Name		      "Sync In\nFrom Workspace"
      Position		      [60, 123, 115, 137]
      VariableName	      "sync_input"
      SampleTime	      "1"
      Interpolate	      off
      ZeroCross		      on
      OutputAfterFinalValue   "Setting to zero"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace"
      Position		      [955, 305, 1015, 335]
      VariableName	      "simout"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Structure"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace1"
      Position		      [1005, 640, 1065, 670]
      VariableName	      "realpfbout"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Structure"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace2"
      Position		      [1610, 305, 1670, 335]
      VariableName	      "cplxpfbwide"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Structure"
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [120, 14, 166, 57]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      on
      hw_sys		      "iBOB"
      ibob_linux	      off
      clk_src		      "sys_clk"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "100"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc405"
    }
    Block {
      BlockType		      Reference
      Name		      "const"
      Ports		      [0, 1]
      Position		      [440, 708, 495, 732]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      ".1"
      equ		      "P=C"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "18"
      bin_pt		      "17"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "fpga_cplx_to_sim_cplx"
      Ports		      [1, 3]
      Position		      [735, 300, 785, 340]
      AttributesFormatString  "18_17 bit"
      SourceBlock	      "testbench_lib/fpga_cplx_to_sim_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "18"
    }
    Block {
      BlockType		      Reference
      Name		      "fpga_cplx_to_sim_cplx1"
      Ports		      [1, 3]
      Position		      [735, 370, 785, 410]
      AttributesFormatString  "18_17 bit"
      SourceBlock	      "testbench_lib/fpga_cplx_to_sim_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "18"
    }
    Block {
      BlockType		      Reference
      Name		      "fpga_cplx_to_sim_cplx2"
      Ports		      [1, 3]
      Position		      [770, 605, 820, 645]
      AttributesFormatString  "18_17 bit"
      SourceBlock	      "testbench_lib/fpga_cplx_to_sim_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "18"
    }
    Block {
      BlockType		      Reference
      Name		      "fpga_cplx_to_sim_cplx3"
      Ports		      [1, 3]
      Position		      [770, 675, 820, 715]
      AttributesFormatString  "18_17 bit"
      SourceBlock	      "testbench_lib/fpga_cplx_to_sim_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "18"
    }
    Block {
      BlockType		      Reference
      Name		      "fpga_cplx_to_sim_cplx4"
      Ports		      [1, 3]
      Position		      [770, 750, 820, 790]
      AttributesFormatString  "18_17 bit"
      SourceBlock	      "testbench_lib/fpga_cplx_to_sim_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "18"
    }
    Block {
      BlockType		      Reference
      Name		      "fpga_cplx_to_sim_cplx5"
      Ports		      [1, 3]
      Position		      [1390, 245, 1440, 285]
      AttributesFormatString  "18_17 bit"
      SourceBlock	      "testbench_lib/fpga_cplx_to_sim_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "18"
    }
    Block {
      BlockType		      Reference
      Name		      "fpga_cplx_to_sim_cplx6"
      Ports		      [1, 3]
      Position		      [1390, 315, 1440, 355]
      AttributesFormatString  "18_17 bit"
      SourceBlock	      "testbench_lib/fpga_cplx_to_sim_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "18"
    }
    Block {
      BlockType		      Reference
      Name		      "fpga_cplx_to_sim_cplx7"
      Ports		      [1, 3]
      Position		      [1390, 390, 1440, 430]
      AttributesFormatString  "18_17 bit"
      SourceBlock	      "testbench_lib/fpga_cplx_to_sim_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "18"
    }
    Block {
      BlockType		      Reference
      Name		      "fpga_cplx_to_sim_cplx8"
      Ports		      [1, 3]
      Position		      [1390, 465, 1440, 505]
      AttributesFormatString  "18_17 bit"
      SourceBlock	      "testbench_lib/fpga_cplx_to_sim_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "18"
    }
    Block {
      BlockType		      Reference
      Name		      "sim_cplx_to_fpga_cplx"
      Ports		      [1, 1]
      Position		      [225, 216, 295, 234]
      AttributesFormatString  "8_7 bit"
      SourceBlock	      "testbench_lib/sim_cplx_to_fpga_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "8"
    }
    Block {
      BlockType		      Reference
      Name		      "sim_cplx_to_fpga_cplx1"
      Ports		      [1, 1]
      Position		      [225, 266, 295, 284]
      AttributesFormatString  "18_17 bit"
      SourceBlock	      "testbench_lib/sim_cplx_to_fpga_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "18"
    }
    Block {
      BlockType		      Reference
      Name		      "sim_cplx_to_fpga_cplx2"
      Ports		      [1, 1]
      Position		      [230, 326, 300, 344]
      AttributesFormatString  "8_7 bit"
      SourceBlock	      "testbench_lib/sim_cplx_to_fpga_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "8"
    }
    Block {
      BlockType		      Reference
      Name		      "sim_cplx_to_fpga_cplx3"
      Ports		      [1, 1]
      Position		      [225, 376, 295, 394]
      AttributesFormatString  "8_7 bit"
      SourceBlock	      "testbench_lib/sim_cplx_to_fpga_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "8"
    }
    Block {
      BlockType		      Reference
      Name		      "sim_cplx_to_fpga_cplx4"
      Ports		      [1, 1]
      Position		      [225, 436, 295, 454]
      AttributesFormatString  "8_7 bit"
      SourceBlock	      "testbench_lib/sim_cplx_to_fpga_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "8"
    }
    Block {
      BlockType		      Reference
      Name		      "sim_cplx_to_fpga_cplx5"
      Ports		      [1, 1]
      Position		      [220, 491, 290, 509]
      AttributesFormatString  "8_7 bit"
      SourceBlock	      "testbench_lib/sim_cplx_to_fpga_cplx"
      SourceType	      ""
      ShowPortLabels	      on
      width		      "8"
    }
    Line {
      SrcBlock		      "Sync In\nFrom Workspace"
      SrcPort		      1
      DstBlock		      "Gateway In"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex Inputs\nFrom Workspace"
      SrcPort		      1
      Points		      [20, 0]
      DstBlock		      "Demux"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      1
      Points		      [0, 5]
      DstBlock		      "sim_cplx_to_fpga_cplx"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      2
      DstBlock		      "sim_cplx_to_fpga_cplx1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Real Inputs\nFrom Workspace"
      SrcPort		      1
      Points		      [20, 0]
      DstBlock		      "Demux1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Demux1"
      SrcPort		      1
      DstBlock		      "Gateway In5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Demux1"
      SrcPort		      2
      Points		      [0, 0]
      DstBlock		      "Gateway In6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway In"
      SrcPort		      1
      DstBlock		      "Goto"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_cplx_to_fpga_cplx"
      SrcPort		      1
      DstBlock		      "Goto1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_cplx_to_fpga_cplx1"
      SrcPort		      1
      DstBlock		      "Goto2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway In5"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Goto3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway In6"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Goto4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From"
      SrcPort		      1
      DstBlock		      "Complex FFT and PFB"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      DstBlock		      "Complex FFT and PFB"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Complex FFT and PFB"
      SrcPort		      1
      Points		      [0, -5]
      DstBlock		      "Gateway Out4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex FFT and PFB"
      SrcPort		      2
      Points		      [0, -5]
      DstBlock		      "fpga_cplx_to_sim_cplx"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex FFT and PFB"
      SrcPort		      3
      Points		      [0, -5]
      DstBlock		      "fpga_cplx_to_sim_cplx1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out4"
      SrcPort		      1
      DstBlock		      "Real-Imag to\nComplex"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      Points		      [5, 0; 0, -5]
      DstBlock		      "Real-Imag to\nComplex"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Real-Imag to\nComplex"
      SrcPort		      1
      DstBlock		      "Mux"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fpga_cplx_to_sim_cplx"
      SrcPort		      1
      Points		      [90, 0; 0, 15]
      DstBlock		      "Mux"
      DstPort		      2
    }
    Line {
      SrcBlock		      "fpga_cplx_to_sim_cplx1"
      SrcPort		      1
      Points		      [100, 0]
      DstBlock		      "Mux"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Mux"
      SrcPort		      1
      DstBlock		      "To Workspace"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From2"
      SrcPort		      1
      DstBlock		      "Complex FFT and PFB"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From5"
      SrcPort		      1
      DstBlock		      "Real FFT and Real PFB"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      DstBlock		      "Real FFT and Real PFB"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From4"
      SrcPort		      1
      DstBlock		      "Real FFT and Real PFB"
      DstPort		      3
    }
    Line {
      SrcBlock		      "const"
      SrcPort		      1
      DstBlock		      "Real FFT and Real PFB"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Real-Imag to\nComplex1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      Points		      [5, 0; 0, -5]
      DstBlock		      "Real-Imag to\nComplex1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Real-Imag to\nComplex1"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fpga_cplx_to_sim_cplx2"
      SrcPort		      1
      Points		      [90, 0; 0, 15]
      DstBlock		      "Mux1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "fpga_cplx_to_sim_cplx3"
      SrcPort		      1
      Points		      [100, 0]
      DstBlock		      "Mux1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Mux1"
      SrcPort		      1
      DstBlock		      "To Workspace1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Real FFT and Real PFB"
      SrcPort		      1
      DstBlock		      "Gateway Out1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Real FFT and Real PFB"
      SrcPort		      2
      Points		      [35, 0; 0, 15]
      DstBlock		      "fpga_cplx_to_sim_cplx2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Real FFT and Real PFB"
      SrcPort		      3
      Points		      [35, 0; 0, 30]
      DstBlock		      "fpga_cplx_to_sim_cplx3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Real FFT and Real PFB"
      SrcPort		      4
      Points		      [35, 0; 0, 50]
      DstBlock		      "fpga_cplx_to_sim_cplx4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fpga_cplx_to_sim_cplx4"
      SrcPort		      1
      Points		      [50, 0; 0, -10]
      DstBlock		      "Mux1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      3
      Points		      [15, 0; 0, 5]
      DstBlock		      "sim_cplx_to_fpga_cplx2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      4
      DstBlock		      "sim_cplx_to_fpga_cplx3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      5
      Points		      [15, 0; 0, 5]
      DstBlock		      "sim_cplx_to_fpga_cplx4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      6
      Points		      [10, 0; 0, 5]
      DstBlock		      "sim_cplx_to_fpga_cplx5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_cplx_to_fpga_cplx2"
      SrcPort		      1
      DstBlock		      "Goto5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_cplx_to_fpga_cplx3"
      SrcPort		      1
      DstBlock		      "Goto6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_cplx_to_fpga_cplx4"
      SrcPort		      1
      DstBlock		      "Goto7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_cplx_to_fpga_cplx5"
      SrcPort		      1
      DstBlock		      "Goto8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From6"
      SrcPort		      1
      Points		      [45, 0]
      DstBlock		      "Complex FFT and PFB\nwith multiple simultaneous"
"\ninputs"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From7"
      SrcPort		      1
      Points		      [45, 0]
      DstBlock		      "Complex FFT and PFB\nwith multiple simultaneous"
"\ninputs"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From8"
      SrcPort		      1
      Points		      [40, 0]
      DstBlock		      "Complex FFT and PFB\nwith multiple simultaneous"
"\ninputs"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From9"
      SrcPort		      1
      Points		      [30, 0; 0, 5]
      DstBlock		      "Complex FFT and PFB\nwith multiple simultaneous"
"\ninputs"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From10"
      SrcPort		      1
      Points		      [15, 0; 0, 5]
      DstBlock		      "Complex FFT and PFB\nwith multiple simultaneous"
"\ninputs"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Gateway Out2"
      SrcPort		      1
      DstBlock		      "Real-Imag to\nComplex2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      Points		      [5, 0; 0, -5]
      DstBlock		      "Real-Imag to\nComplex2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Real-Imag to\nComplex2"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fpga_cplx_to_sim_cplx5"
      SrcPort		      1
      Points		      [90, 0; 0, 10]
      DstBlock		      "Mux2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "fpga_cplx_to_sim_cplx6"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Mux2"
      SrcPort		      1
      DstBlock		      "To Workspace2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fpga_cplx_to_sim_cplx7"
      SrcPort		      1
      Points		      [50, 0; 0, -15]
      DstBlock		      "Mux2"
      DstPort		      4
    }
    Line {
      SrcBlock		      "fpga_cplx_to_sim_cplx8"
      SrcPort		      1
      Points		      [50, 0; 0, -30]
      DstBlock		      "Mux2"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Complex FFT and PFB\nwith multiple simultaneous"
"\ninputs"
      SrcPort		      1
      Points		      [20, 0; 0, -45]
      DstBlock		      "Gateway Out2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex FFT and PFB\nwith multiple simultaneous"
"\ninputs"
      SrcPort		      2
      Points		      [30, 0; 0, -20]
      DstBlock		      "fpga_cplx_to_sim_cplx5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex FFT and PFB\nwith multiple simultaneous"
"\ninputs"
      SrcPort		      3
      Points		      [30, 0; 0, 5]
      DstBlock		      "fpga_cplx_to_sim_cplx6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex FFT and PFB\nwith multiple simultaneous"
"\ninputs"
      SrcPort		      4
      Points		      [30, 0; 0, 35]
      DstBlock		      "fpga_cplx_to_sim_cplx7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex FFT and PFB\nwith multiple simultaneous"
"\ninputs"
      SrcPort		      5
      Points		      [30, 0; 0, 65]
      DstBlock		      "fpga_cplx_to_sim_cplx8"
      DstPort		      1
    }
    Annotation {
      Name		      "Output is concatenation of two BitWidth_(BitWid"
"th-1)\nrepresenting real and imag"
      Position		      [327, 191]
    }
    Annotation {
      Name		      "Change these labels to \nsomething meaningful"
      Position		      [404, 250]
    }
    Annotation {
      Name		      "Simulink won't allow muxing\ncomplex and real d"
"ata"
      Position		      [827, 212]
    }
    Annotation {
      Name		      "Scope is not usually as useful as post processi"
"ng the data\nBut it's sometimes nice to take a quick look at what's going on"
      Position		      [921, 157]
    }
    Annotation {
      Name		      "A real PFB and fft_wideband_real example would"
"\nlook almost identical to the complex with multiple simultaneous\ninputs cas"
"e. Note that fft_wideband_real does a 2^FFTSize\ntransform, but only outputs "
"2^(FFTSize-1) values.\nThe PFB block preceding it should still be of size 2^F"
"FTSize.\n"
      Position		      [1165, 589]
    }
  }
}
MatData {
  NumRecords		  157
  DataRecord {
    Tag			    DataTag156
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag155
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ! S;!0"
  }
  DataRecord {
    Tag			    DataTag154
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 37U? P"
  }
  DataRecord {
    Tag			    DataTag153
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 EN;!  "
  }
  DataRecord {
    Tag			    DataTag152
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 U?AO!P"
  }
  DataRecord {
    Tag			    DataTag151
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 7\"I:!P"
  }
  DataRecord {
    Tag			    DataTag150
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag149
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag148
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 QBQ3! "
  }
  DataRecord {
    Tag			    DataTag147
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 &5&7 0"
  }
  DataRecord {
    Tag			    DataTag146
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag145
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag144
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 >R,=! "
  }
  DataRecord {
    Tag			    DataTag143
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 &#\\>!@"
  }
  DataRecord {
    Tag			    DataTag142
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag141
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag140
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 GV4'! "
  }
  DataRecord {
    Tag			    DataTag139
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 %RVE @"
  }
  DataRecord {
    Tag			    DataTag138
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 %ALL!P"
  }
  DataRecord {
    Tag			    DataTag137
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^V05 @"
  }
  DataRecord {
    Tag			    DataTag136
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 SR#-!P"
  }
  DataRecord {
    Tag			    DataTag135
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LH$=! "
  }
  DataRecord {
    Tag			    DataTag134
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LK58  "
  }
  DataRecord {
    Tag			    DataTag133
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag132
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag131
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag130
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag129
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag128
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag127
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag126
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag125
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^V05 @"
  }
  DataRecord {
    Tag			    DataTag124
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag123
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag122
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag121
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ! S;!0"
  }
  DataRecord {
    Tag			    DataTag120
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag119
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 37U? P"
  }
  DataRecord {
    Tag			    DataTag118
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 -C]S!@"
  }
  DataRecord {
    Tag			    DataTag117
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag116
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 #ZNF!@"
  }
  DataRecord {
    Tag			    DataTag115
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag114
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag113
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag112
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ! S;!0"
  }
  DataRecord {
    Tag			    DataTag111
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag110
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 37U? P"
  }
  DataRecord {
    Tag			    DataTag109
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 5Q*2!@"
  }
  DataRecord {
    Tag			    DataTag108
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag107
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 L(B0  "
  }
  DataRecord {
    Tag			    DataTag106
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag105
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag104
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag103
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ! S;!0"
  }
  DataRecord {
    Tag			    DataTag102
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag101
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 37U? P"
  }
  DataRecord {
    Tag			    DataTag100
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 >.6P!@"
  }
  DataRecord {
    Tag			    DataTag99
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag98
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 469Z @"
  }
  DataRecord {
    Tag			    DataTag97
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag96
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag95
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag94
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ! S;!0"
  }
  DataRecord {
    Tag			    DataTag93
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag92
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 37U? P"
  }
  DataRecord {
    Tag			    DataTag91
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 F;C/!@"
  }
  DataRecord {
    Tag			    DataTag90
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag89
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\D-D! "
  }
  DataRecord {
    Tag			    DataTag88
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 >8H9 0"
  }
  DataRecord {
    Tag			    DataTag87
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ]'=_!@"
  }
  DataRecord {
    Tag			    DataTag86
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ]'=_!@"
  }
  DataRecord {
    Tag			    DataTag85
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 D>'N!P"
  }
  DataRecord {
    Tag			    DataTag84
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0  V$J!P"
  }
  DataRecord {
    Tag			    DataTag83
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag82
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag81
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 Q7KA 0"
  }
  DataRecord {
    Tag			    DataTag80
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag79
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag78
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 8P!5!P"
  }
  DataRecord {
    Tag			    DataTag77
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag76
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag75
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 IL@$!P"
  }
  DataRecord {
    Tag			    DataTag74
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag73
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag72
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 IL@$!P"
  }
  DataRecord {
    Tag			    DataTag71
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 (P(< @"
  }
  DataRecord {
    Tag			    DataTag70
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LH%Q!P"
  }
  DataRecord {
    Tag			    DataTag69
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LG& ! "
  }
  DataRecord {
    Tag			    DataTag68
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag67
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag66
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag65
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag64
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 _246!@"
  }
  DataRecord {
    Tag			    DataTag63
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^9\\Y P"
  }
  DataRecord {
    Tag			    DataTag62
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag61
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag60
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 H6 *!@"
  }
  DataRecord {
    Tag			    DataTag59
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^(W !P"
  }
  DataRecord {
    Tag			    DataTag58
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ]WM'! "
  }
  DataRecord {
    Tag			    DataTag57
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^@Z< 0"
  }
  DataRecord {
    Tag			    DataTag56
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^@Z< 0"
  }
  DataRecord {
    Tag			    DataTag55
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LH%Q!P"
  }
  DataRecord {
    Tag			    DataTag54
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LG& ! "
  }
  DataRecord {
    Tag			    DataTag53
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag52
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag51
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag50
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag49
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 _246!@"
  }
  DataRecord {
    Tag			    DataTag48
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^9\\Y P"
  }
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 H6 *!@"
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^(W !P"
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ]WM'! "
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^@Z< 0"
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^@Z< 0"
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 #(3^ P"
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ! S;!0"
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 37U? P"
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 EN;!  "
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 U?AO!P"
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ! S;!0"
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 37U? P"
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 EN;!  "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 U?AO!P"
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 W5,(! "
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 DC.E!0"
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 DA!\" 0"
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 QBQ3! "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 &5&7 0"
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 >R,=! "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 &#\\>!@"
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 GV4'! "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 %RVE @"
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 %ALL!P"
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^V05 @"
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^V05 @"
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 :T*V!0"
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    ^ P   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    &    <V%V960    .    L P   8    ("
"     @         %    \"     $    !     0         %  0 #     $    8    <VAA<F5D"
"        8V]M<&EL871I;VX #@    @$   &    \"     (         !0    @    !     0  "
"  $         !0 $ !,    !    A0   &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L="
"70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S      "
"      9&)L7V]V<F0              &1E<')E8V%T961?8V]N=')O;      .    .     8    "
"(    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   +@"
"!   &    \"     (         !0    @    !     0    $         !0 $  <    !    #@ "
"  &ME>7,   !V86QU97,    .    N     8    (     0         %    \"     $    \"  "
"   0         .    0     8    (    !          %    \"     $    +     0        "
" 0    \"P   $A$3\"!.971L:7-T       .    0     8    (    !          %    \"   "
"  $    +     0         0    \"P   $Y'0R!.971L:7-T       .    J     8    (    "
" 0         %    \"     $    \"     0         .    .     8    (    !          "
"%    \"     $    '     0         0    !P   '1A<F=E=#$ #@   #@    &    \"     "
"0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@ "
"   @    $          4    (     0    $    !         !   0 Q    #@   #     &    "
"\"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    ("
"    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@"
"4W5B4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         "
"!     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !"
"0    @    !     P    $         $  # &]F9@ .    2 @   8    (     @         %  "
"  \"     $    !     0         %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X  "
" #@ P  !@    @    \"          4    (     0    $    !          4 !  0     0   "
",    !X:6QI;GAF86UI;'D     <&%R=                '-P965D              !P86-K86"
"=E            <WEN=&AE<VES7W1O;VP  &1I<F5C=&]R>0        !T97-T8F5N8V@        "
" <WES8VQK7W!E<FEO9    &-O<F5?9V5N97)A=&EO;@!R=6Y?8V]R96=E;@      979A;%]F:65L"
"9        &-L;V-K7VQO8P         .    .     8    (    !          %    \"     $ "
"   (     0         0    \"    %9I<G1E>#)0#@   #@    &    \"     0         !0 "
"   @    !    !P    $         $     <   !X8S)V<#4P  X    P    !@    @    $    "
"      4    (     0    (    !         !   @ M-P  #@   #@    &    \"     0     "
"    !0    @    !    !@    $         $     8   !F9C$Q-3(   X    P    !@    @  "
"  $          4    (     0    ,    !         !   P!84U0 #@   $@    &    \"    "
" 0         !0    @    !    $@    $         $    !(    N+W1E<W1B;&]C:R]S>7-G96"
"X        .    ,     8    (    !          %    \"     $    #     0         0  "
", ;V9F  X    P    !@    @    $          4    (     0    (    !         !   @ "
"Q,   #@   $@    &    \"     0         !0    @    !    &     $         $    !@"
"   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \" "
"    $    #     0         0  , ;V9F  X    P    !@    @    $          4    (   "
"  0    $    !         !   0 P    #@   #     &    \"     0         !0    @    "
"           $         $          .    $ 0   8    (     @         %    \"     $"
"    !     0         %  0 $P    $   \"^    ;F=C7V-O;F9I9P           '-Y;G1H97-"
"I<U]L86YG=6%G90!S>6YT:&5S:7-?=&]O;       >&EL:6YX9F%M:6QY         '!A<G0     "
"              !S<&5E9                   =&5S=&)E;F-H             '!A8VMA9V4  "
"             !D:7)E8W1O<GD             <WES8VQK7W!E<FEO9           #@   .@   "
" &    \"     (         !0    @    !     0    $         !0 $ !4    !    *@   &"
"EN8VQU9&5?8VQO8VMW<F%P<&5R &EN8VQU9&5?8V8                       X    X    !@ "
"   @    &          4    (     0    $    !          D    (            \\#\\.  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"       #@   #     &    \"     0         !0    @    !    !     $         $  $ "
"%9(1$P.    ,     8    (    !          %    \"     $    #     0         0  , 6"
"%-4  X    X    !@    @    $          4    (     0    @    !         !     (  "
"  5FER=&5X,E .    .     8    (    !          %    \"     $    '     0        "
" 0    !P   'AC,G9P-3  #@   #     &    \"     0         !0    @    !     @    "
"$         $  \" \"TW   .    ,     8    (    !          %    \"     $    #    "
" 0         0  , ;V9F  X    X    !@    @    $          4    (     0    8    ! "
"        !     &    9F8Q,34R   .    2     8    (    !          %    \"     $  "
"  3     0         0    $P   \"XO8V%S<&5R9&5M;R]S>7-G96X       X    P    !@   "
" @    $          4    (     0    (    !         !   @ Q,   "
  }
}
