
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16864
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'PushButtons' [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/PushButtons.v:3]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'checlk' [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/checlk.v:3]
INFO: [Synth 8-6155] done synthesizing module 'checlk' (1#1) [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/checlk.v:3]
INFO: [Synth 8-6157] synthesizing module 'D_FF' [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/D_FF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'D_FF' (2#1) [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/D_FF.v:3]
WARNING: [Synth 8-7071] port 'Qbar' of module 'D_FF' is unconnected for instance 'D1' [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/debounce.v:14]
WARNING: [Synth 8-7023] instance 'D1' of module 'D_FF' has 4 connections declared, but only 3 given [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/debounce.v:14]
WARNING: [Synth 8-7071] port 'Qbar' of module 'D_FF' is unconnected for instance 'D2' [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/debounce.v:15]
WARNING: [Synth 8-7023] instance 'D2' of module 'D_FF' has 4 connections declared, but only 3 given [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/debounce.v:15]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (3#1) [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PushButtons' (4#1) [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/PushButtons.v:3]
INFO: [Synth 8-6157] synthesizing module 'answer' [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/answer.v:3]
INFO: [Synth 8-6157] synthesizing module 'random' [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/random.v:3]
INFO: [Synth 8-6155] done synthesizing module 'random' (5#1) [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/random.v:3]
INFO: [Synth 8-6155] done synthesizing module 'answer' (6#1) [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/answer.v:3]
INFO: [Synth 8-6157] synthesizing module 'BSCounter' [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/BSCounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BSCounter' (7#1) [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/BSCounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/display.v:3]
	Parameter zero bound to: 7'b0000001 
	Parameter one bound to: 7'b1001111 
	Parameter two bound to: 7'b0010010 
	Parameter three bound to: 7'b0000110 
	Parameter four bound to: 7'b1001100 
	Parameter five bound to: 7'b0100100 
	Parameter six bound to: 7'b0100000 
	Parameter seven bound to: 7'b0001111 
	Parameter eight bound to: 7'b0000000 
	Parameter nine bound to: 7'b0000100 
	Parameter ba bound to: 7'b0000000 
	Parameter l bound to: 7'b1110001 
	Parameter lo bound to: 7'b0000001 
	Parameter s bound to: 7'b0100100 
	Parameter e bound to: 7'b0110000 
	Parameter g bound to: 7'b0100000 
	Parameter d bound to: 7'b1000010 
	Parameter null bound to: 7'b1111110 
	Parameter o bound to: 7'b1100010 
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main' (9#1) [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/main.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.574 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1025.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Xilinx/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1063.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1063.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1063.105 ; gain = 37.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1063.105 ; gain = 37.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1063.105 ; gain = 37.531
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'seg4_reg' [C:/Users/Jisu Chung/Desktop/numbase/numbase.srcs/sources_1/new/display.v:114]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1063.105 ; gain = 37.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 8     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	  12 Input   28 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 2     
	   9 Input    7 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.105 ; gain = 37.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1063.105 ; gain = 37.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1082.930 ; gain = 57.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1090.313 ; gain = 64.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 1096.105 ; gain = 70.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 1096.105 ; gain = 70.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 1096.105 ; gain = 70.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 1096.105 ; gain = 70.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 1096.105 ; gain = 70.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 1096.105 ; gain = 70.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |     2|
|4     |LUT2   |    17|
|5     |LUT3   |    25|
|6     |LUT4   |    37|
|7     |LUT5   |    61|
|8     |LUT6   |    68|
|9     |FDCE   |    60|
|10    |FDPE   |    18|
|11    |FDRE   |    62|
|12    |IBUF   |    16|
|13    |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 1096.105 ; gain = 70.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1096.105 ; gain = 33.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 1096.105 ; gain = 70.531
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1108.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1108.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1108.168 ; gain = 82.594
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jisu Chung/Desktop/numbase/numbase.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  6 21:56:25 2020...
