Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Oct 26 18:24:53 2023
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  150         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (150)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (883)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (150)
--------------------------
 There are 150 register/latch pins with no clock driven by root clock pin: clk_board (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (883)
--------------------------------------------------
 There are 883 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  898          inf        0.000                      0                  898           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           898 Endpoints
Min Delay           898 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read_address_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/read_data_reg_0_5/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.890ns  (logic 0.518ns (6.565%)  route 7.372ns (93.435%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE                         0.000     0.000 r  read_address_reg[12]/C
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  read_address_reg[12]/Q
                         net (fo=26, routed)          7.372     7.890    ram/read_address_reg[12]
    RAMB36_X0Y2          RAMB36E1                                     r  ram/read_data_reg_0_5/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/read_data_reg_1_5/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.552ns  (logic 0.518ns (6.859%)  route 7.034ns (93.141%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE                         0.000     0.000 r  read_address_reg[12]/C
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  read_address_reg[12]/Q
                         net (fo=26, routed)          7.034     7.552    ram/read_address_reg[12]
    RAMB36_X0Y3          RAMB36E1                                     r  ram/read_data_reg_1_5/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.373ns  (logic 3.951ns (53.589%)  route 3.422ns (46.411%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE                         0.000     0.000 r  vga_blue_o_reg[0]/C
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_blue_o_reg[0]/Q
                         net (fo=1, routed)           3.422     3.878    vga_blue_o_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     7.373 r  vga_blue_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.373    vga_blue_o[0]
    N18                                                               r  vga_blue_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.248ns  (logic 3.980ns (54.908%)  route 3.268ns (45.092%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE                         0.000     0.000 r  vga_red_o_reg[2]/C
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_red_o_reg[2]/Q
                         net (fo=1, routed)           3.268     3.724    vga_red_o_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     7.248 r  vga_red_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.248    vga_red_o[2]
    J19                                                               r  vga_red_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/read_data_reg_0_3/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 0.518ns (7.180%)  route 6.696ns (92.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE                         0.000     0.000 r  read_address_reg[12]/C
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  read_address_reg[12]/Q
                         net (fo=26, routed)          6.696     7.214    ram/read_address_reg[12]
    RAMB36_X0Y4          RAMB36E1                                     r  ram/read_data_reg_0_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 3.958ns (55.150%)  route 3.219ns (44.850%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE                         0.000     0.000 r  vga_red_o_reg[3]/C
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_red_o_reg[3]/Q
                         net (fo=1, routed)           3.219     3.675    vga_red_o_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     7.178 r  vga_red_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.178    vga_red_o[3]
    N19                                                               r  vga_red_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.176ns  (logic 3.975ns (55.397%)  route 3.201ns (44.603%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE                         0.000     0.000 r  vga_red_o_reg[1]/C
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_red_o_reg[1]/Q
                         net (fo=1, routed)           3.201     3.657    vga_red_o_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     7.176 r  vga_red_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.176    vga_red_o[1]
    H19                                                               r  vga_red_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 3.980ns (55.944%)  route 3.134ns (44.056%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE                         0.000     0.000 r  vga_red_o_reg[0]/C
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_red_o_reg[0]/Q
                         net (fo=1, routed)           3.134     3.590    vga_red_o_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     7.114 r  vga_red_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.114    vga_red_o[0]
    G19                                                               r  vga_red_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.044ns  (logic 3.986ns (56.590%)  route 3.058ns (43.410%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE                         0.000     0.000 r  vga_green_o_reg[3]/C
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_green_o_reg[3]/Q
                         net (fo=1, routed)           3.058     3.514    vga_green_o_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     7.044 r  vga_green_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.044    vga_green_o[3]
    D17                                                               r  vga_green_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/read_data_reg_1_3/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.876ns  (logic 0.518ns (7.533%)  route 6.358ns (92.467%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE                         0.000     0.000 r  read_address_reg[12]/C
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  read_address_reg[12]/Q
                         net (fo=26, routed)          6.358     6.876    ram/read_address_reg[12]
    RAMB36_X0Y5          RAMB36E1                                     r  ram/read_data_reg_1_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_board
                            (input port)
  Destination:            clk_gen/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -1.538ns  (logic -5.738ns (373.095%)  route 4.200ns (-273.095%))
  Logic Levels:           3  (BUFG=1 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_gen/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_gen/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_gen/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_gen/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc/horizontal_position_counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[20]/C
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc/horizontal_position_counter_reg[20]/Q
                         net (fo=2, routed)           0.117     0.258    hc/horizontal_position[20]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  hc/horizontal_position_counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.366    hc/p_1_in[20]
    SLICE_X33Y36         FDRE                                         r  hc/horizontal_position_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc/horizontal_position_counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[24]/C
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc/horizontal_position_counter_reg[24]/Q
                         net (fo=2, routed)           0.118     0.259    hc/horizontal_position[24]
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  hc/horizontal_position_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.367    hc/p_1_in[24]
    SLICE_X33Y37         FDRE                                         r  hc/horizontal_position_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc/horizontal_position_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[16]/C
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc/horizontal_position_counter_reg[16]/Q
                         net (fo=2, routed)           0.119     0.260    hc/horizontal_position[16]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  hc/horizontal_position_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.368    hc/p_1_in[16]
    SLICE_X33Y35         FDRE                                         r  hc/horizontal_position_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc/horizontal_position_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[12]/C
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc/horizontal_position_counter_reg[12]/Q
                         net (fo=2, routed)           0.120     0.261    hc/horizontal_position[12]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  hc/horizontal_position_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.369    hc/p_1_in[12]
    SLICE_X33Y34         FDRE                                         r  hc/horizontal_position_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc/horizontal_position_counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[28]/C
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc/horizontal_position_counter_reg[28]/Q
                         net (fo=3, routed)           0.120     0.261    hc/horizontal_position[28]
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  hc/horizontal_position_counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     0.369    hc/p_1_in[28]
    SLICE_X33Y38         FDRE                                         r  hc/horizontal_position_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc/horizontal_position_counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[13]/C
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc/horizontal_position_counter_reg[13]/Q
                         net (fo=2, routed)           0.116     0.257    hc/horizontal_position[13]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  hc/horizontal_position_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.372    hc/p_1_in[13]
    SLICE_X33Y35         FDRE                                         r  hc/horizontal_position_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc/horizontal_position_counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[17]/C
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc/horizontal_position_counter_reg[17]/Q
                         net (fo=2, routed)           0.116     0.257    hc/horizontal_position[17]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  hc/horizontal_position_counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.372    hc/p_1_in[17]
    SLICE_X33Y36         FDRE                                         r  hc/horizontal_position_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc/horizontal_position_counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[25]/C
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc/horizontal_position_counter_reg[25]/Q
                         net (fo=2, routed)           0.116     0.257    hc/horizontal_position[25]
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  hc/horizontal_position_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     0.372    hc/p_1_in[25]
    SLICE_X33Y38         FDRE                                         r  hc/horizontal_position_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc/horizontal_position_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[15]/C
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc/horizontal_position_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     0.261    hc/horizontal_position[15]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  hc/horizontal_position_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.372    hc/p_1_in[15]
    SLICE_X33Y35         FDRE                                         r  hc/horizontal_position_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------





