Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Mon Mar 30 19:33:57 2015
| Host         : COM1598 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file topv4_control_sets_placed.rpt
| Design       : topv4
| Device       : xc7a100t
-----------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   135 |
| Minimum Number of register sites lost to control set restrictions |   408 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             599 |          184 |
| No           | No                    | Yes                    |             123 |           52 |
| No           | Yes                   | No                     |             380 |          102 |
| Yes          | No                    | No                     |            1509 |          450 |
| Yes          | No                    | Yes                    |             174 |           41 |
| Yes          | Yes                   | No                     |             447 |          119 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                                                    Enable Signal                                                                                   |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/bscan_inst/UPDATE |                                                                                                                                                                                    | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                       |                1 |              1 |
|  xlnx_opt__17                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  xlnx_opt__17                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                            |                1 |              1 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                          |                1 |              1 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  xlnx_opt__17                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                |                                                                                                                                                                                     |                1 |              1 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | fft/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                 |                1 |              1 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                       |                                                                                                                                                                                     |                1 |              2 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                1 |              2 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                       |                                                                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                2 |              3 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                1 |              3 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                       |                                                                                                                                                                                     |                1 |              3 |
|  xlnx_opt__17                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                     |                                                                                                                                                                                     |                1 |              3 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                    |                3 |              4 |
|  xlnx_opt__17                   | uart_transmit/n_0_bit_index[3]_i_2                                                                                                                                                 | uart_transmit/n_0_bit_index[3]_i_1                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/I10[0]                                                                                                                                                    |                1 |              4 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/O4[0]                                                                                                                                                   | fft/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                 |                1 |              4 |
|  xlnx_opt__17                   | uart_receive/n_0_index[3]_i_1                                                                                                                                                      | uart_receive/n_0_clk_counts[9]_i_1                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                       |                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                               |                1 |              4 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/D[0]                                                                                                                              |                                                                                                                                                                                     |                2 |              4 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_cnt[3]_i_1__1                                                                                                        |                1 |              4 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_cnt[3]_i_1__0                                                                                                        |                1 |              4 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_cnt[3]_i_1__2                                                                                                        |                1 |              4 |
|  xlnx_opt__17                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                     |                                                                                                                                                                                     |                1 |              4 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                        |                2 |              4 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                             |                1 |              4 |
|  xlnx_opt__17                   | fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/no_cyclic_prefix.n_counter/r_count_en_w_sclr                                                         |                                                                                                                                                                                     |                1 |              4 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/O3[0]                                                                                                                              | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                2 |              5 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                                |                2 |              5 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                        |                                                                                                                                                                                     |                1 |              6 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                               |                1 |              6 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              6 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                               |                1 |              6 |
|  xlnx_opt__17                   | fsm/fft_config0                                                                                                                                                                    |                                                                                                                                                                                     |                2 |              6 |
|  xlnx_opt__17                   | fsm/s_axis_config_tdata0                                                                                                                                                           |                                                                                                                                                                                     |                2 |              6 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                             |                3 |              7 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                               |                2 |              7 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                    |                2 |              8 |
|  xlnx_opt__17                   | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2[0]                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              8 |
|  xlnx_opt__17                   | uart_receive/n_0_rxbyte_out[7]_i_1                                                                                                                                                 | uart_receive/n_0_clk_counts[9]_i_1                                                                                                                                                  |                3 |              9 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                    | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                2 |              9 |
|  xlnx_opt__17                   | uart_receive/n_0_clk_counts[9]_i_2                                                                                                                                                 | uart_receive/n_0_clk_counts[9]_i_1                                                                                                                                                  |                2 |             10 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                      | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                       |                2 |             10 |
|  xlnx_opt__17                   | uart_transmit/n_0_clock_counts[9]_i_2                                                                                                                                              | uart_transmit/n_0_clock_counts[9]_i_1                                                                                                                                               |                2 |             10 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    |                                                                                                                                                                                     |                6 |             11 |
|  xlnx_opt__17                   | fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/no_cyclic_prefix.n_counter/r_count_en36_out                                                          |                                                                                                                                                                                     |                2 |             11 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                3 |             12 |
|  xlnx_opt__17                   | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                3 |             12 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/n_0_symbols_out_remaining[0]_i_1                                                                                                                        | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                3 |             12 |
|  xlnx_opt__17                   | fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/no_cyclic_prefix.n_counter/count_en                                                                  | fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/state_machine/O1                                                                                               |                3 |             12 |
|  xlnx_opt__17                   | fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/state_machine/in_load_state_i                                                                                 |                                                                                                                                                                                     |                2 |             12 |
|  xlnx_opt__17                   | fsm/n_0_clk_counter[12]_i_1                                                                                                                                                        | command_dec/O3                                                                                                                                                                      |                4 |             13 |
|  xlnx_opt__17                   | fsm/p_1_in                                                                                                                                                                         |                                                                                                                                                                                     |                5 |             13 |
|  xlnx_opt__17                   | fsm/ram2_max_addr0                                                                                                                                                                 |                                                                                                                                                                                     |                4 |             13 |
|  xlnx_opt__17                   | fsm/n_0_ram2_addra_s[12]_i_1                                                                                                                                                       | command_dec/O3                                                                                                                                                                      |                5 |             13 |
|  xlnx_opt__17                   | fsm/n_0_ram1_addra_s[12]_i_1                                                                                                                                                       | command_dec/O3                                                                                                                                                                      |                3 |             13 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | command_dec/O3                                                                                                                                                                      |               11 |             13 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[13]_i_1                                                                                                             |                                                                                                                                                                                     |                4 |             14 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                   |                                                                                                                                                                                     |                4 |             14 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/sel                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O1                                                                                             |                4 |             14 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                    |                4 |             14 |
|  xlnx_opt__17                   | uart_receive/O1                                                                                                                                                                    |                                                                                                                                                                                     |                6 |             15 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                            |                                                                                                                                                                                     |                8 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                            |                                                                                                                                                                                     |               11 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                            |                                                                                                                                                                                     |                9 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                            |                                                                                                                                                                                     |                9 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                            |                                                                                                                                                                                     |               14 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                            |                                                                                                                                                                                     |                6 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/I1[0]                                                                                                                             |                                                                                                                                                                                     |                8 |             16 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__14                                                                                           |                                                                                                                                                                                     |               10 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                            |                                                                                                                                                                                     |                6 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                            |                                                                                                                                                                                     |                9 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                            |                                                                                                                                                                                     |                9 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                       |                                                                                                                                                                                     |                5 |             16 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                 |                                                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              |                                                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                     | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__17                   | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O1                                                                                                                                   |                                                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                           |                                                                                                                                                                                     |                6 |             16 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/O3                                                                                                                                |                4 |             16 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                4 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                               |                                                                                                                                                                                     |                8 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                   |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                             |                                                                                                                                                                                     |                5 |             16 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                3 |             17 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/O14                                                                                                                 |                4 |             17 |
|  xlnx_opt__17                   | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             17 |
|  xlnx_opt__17                   | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             17 |
|  xlnx_opt__17                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                3 |             18 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                3 |             18 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                  | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                8 |             18 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                6 |             18 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/O3[0]                                                                                                                                                   | fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/state_machine/O1                                                                                               |                5 |             22 |
|  xlnx_opt__17                   | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 |                                                                                                                                                                                     |                3 |             24 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                     |                3 |             24 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                5 |             25 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                7 |             25 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                         |                                                                                                                                                                                     |               17 |             26 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |               17 |             27 |
|  xlnx_opt__17                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                7 |             28 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                4 |             28 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/O10[0]                                                                                                                                                  |                                                                                                                                                                                     |                8 |             32 |
|  xlnx_opt__17                   | uart_transmit/n_0_txbyte[3][7]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                6 |             32 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/O7[0]                                                                                                                                                   |                                                                                                                                                                                     |                9 |             32 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |               16 |             32 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                       |                                                                                                                                                                                     |                4 |             32 |
|  xlnx_opt__17                   | fsm/uart_data0                                                                                                                                                                     |                                                                                                                                                                                     |                9 |             32 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/O1[0]                                                                                           | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                9 |             32 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]                                                                                            | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                8 |             32 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                    |                                                                                                                                                                                     |                5 |             33 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                                                 |                                                                                                                                                                                     |                5 |             33 |
|  xlnx_opt__17                   |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                    |                9 |             34 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/O5                                                                                                                                                      |                                                                                                                                                                                     |               15 |             40 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |               10 |             49 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/twiddle_ce                                                                                                                                              |                                                                                                                                                                                     |               12 |             65 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                       |               14 |             70 |
|  xlnx_opt__17                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                             |                                                                                                                                                                                     |               20 |            103 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                     |               30 |            135 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                  | fft/U0/i_synth/axi_wrapper/sclr_i                                                                                                                                                   |               38 |            153 |
|  xlnx_opt__17                   |                                                                                                                                                                                    |                                                                                                                                                                                     |              184 |            623 |
|  xlnx_opt__17                   | fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                  |                                                                                                                                                                                     |              188 |            806 |
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


