\doxysection{TIM\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structTIM__TypeDef}{}\label{structTIM__TypeDef}\index{TIM\_TypeDef@{TIM\_TypeDef}}


TIM.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6}{EGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a091452256c9a16c33d891f4d32b395bf}{CCMR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a6095a27d764d06750fc0d642e08f8b2a}{CNT}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a85fdb75569bd7ea26fa48544786535be}{CCR4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_af6225cb8f4938f98204d11afaffd41c9}{DCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a9b85c0208edae4594cbdfcf215573182}{OR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_aeae3f2752306d96164bb0b895aec60da}{CCMR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a34474d97b298c0bf671b72203ae43713}{CCR5}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a522126f56497797646c95acb049bfa9c}{CCR6}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_aaa8b893e1390434a07a70d17ea058223}{AF1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a3d712f76141c5f21d16d3c55ec7d89a0}{AF2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIM. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00847}{847}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structTIM__TypeDef_aaa8b893e1390434a07a70d17ea058223}\label{structTIM__TypeDef_aaa8b893e1390434a07a70d17ea058223} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!AF1@{AF1}}
\index{AF1@{AF1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AF1}{AF1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AF1}

TIM Alternate function option register 1, Address offset\+: 0x60 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00873}{873}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_a3d712f76141c5f21d16d3c55ec7d89a0}\label{structTIM__TypeDef_a3d712f76141c5f21d16d3c55ec7d89a0} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!AF2@{AF2}}
\index{AF2@{AF2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AF2}{AF2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AF2}

TIM Alternate function option register 2, Address offset\+: 0x64 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00874}{874}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_af17f19bb4aeea3cc14fa73dfa7772cb8}\label{structTIM__TypeDef_af17f19bb4aeea3cc14fa73dfa7772cb8} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!ARR@{ARR}}
\index{ARR@{ARR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ARR}{ARR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ARR}

TIM auto-\/reload register, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00860}{860}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}\label{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!BDTR@{BDTR}}
\index{BDTR@{BDTR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDTR}{BDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BDTR}

TIM break and dead-\/time register, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00866}{866}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}\label{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCER@{CCER}}
\index{CCER@{CCER}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCER}{CCER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCER}

TIM capture/compare enable register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00857}{857}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}\label{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCMR1@{CCMR1}}
\index{CCMR1@{CCMR1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCMR1}{CCMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCMR1}

TIM capture/compare mode register 1, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00855}{855}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_a091452256c9a16c33d891f4d32b395bf}\label{structTIM__TypeDef_a091452256c9a16c33d891f4d32b395bf} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCMR2@{CCMR2}}
\index{CCMR2@{CCMR2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCMR2}{CCMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCMR2}

TIM capture/compare mode register 2, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00856}{856}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_aeae3f2752306d96164bb0b895aec60da}\label{structTIM__TypeDef_aeae3f2752306d96164bb0b895aec60da} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCMR3@{CCMR3}}
\index{CCMR3@{CCMR3}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCMR3}{CCMR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCMR3}

TIM capture/compare mode register 3, Address offset\+: 0x54 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00870}{870}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_adab1e24ef769bbcb3e3769feae192ffb}\label{structTIM__TypeDef_adab1e24ef769bbcb3e3769feae192ffb} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR1@{CCR1}}
\index{CCR1@{CCR1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR1}{CCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR1}

TIM capture/compare register 1, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00862}{862}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_ab90aa584f07eeeac364a67f5e05faa93}\label{structTIM__TypeDef_ab90aa584f07eeeac364a67f5e05faa93} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR2@{CCR2}}
\index{CCR2@{CCR2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR2}{CCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR2}

TIM capture/compare register 2, Address offset\+: 0x38 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00863}{863}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_a27a478cc47a3dff478555ccb985b06a2}\label{structTIM__TypeDef_a27a478cc47a3dff478555ccb985b06a2} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR3@{CCR3}}
\index{CCR3@{CCR3}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR3}{CCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR3}

TIM capture/compare register 3, Address offset\+: 0x3C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00864}{864}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_a85fdb75569bd7ea26fa48544786535be}\label{structTIM__TypeDef_a85fdb75569bd7ea26fa48544786535be} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR4@{CCR4}}
\index{CCR4@{CCR4}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR4}{CCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR4}

TIM capture/compare register 4, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00865}{865}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_a34474d97b298c0bf671b72203ae43713}\label{structTIM__TypeDef_a34474d97b298c0bf671b72203ae43713} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR5@{CCR5}}
\index{CCR5@{CCR5}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR5}{CCR5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR5}

TIM capture/compare register5, Address offset\+: 0x58 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00871}{871}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_a522126f56497797646c95acb049bfa9c}\label{structTIM__TypeDef_a522126f56497797646c95acb049bfa9c} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR6@{CCR6}}
\index{CCR6@{CCR6}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR6}{CCR6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR6}

TIM capture/compare register6, Address offset\+: 0x5C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00872}{872}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_a6095a27d764d06750fc0d642e08f8b2a}\label{structTIM__TypeDef_a6095a27d764d06750fc0d642e08f8b2a} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CNT@{CNT}}
\index{CNT@{CNT}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNT}{CNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CNT}

TIM counter register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00858}{858}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}\label{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

TIM control register 1, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00849}{849}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}\label{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

TIM control register 2, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00850}{850}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_af6225cb8f4938f98204d11afaffd41c9}\label{structTIM__TypeDef_af6225cb8f4938f98204d11afaffd41c9} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!DCR@{DCR}}
\index{DCR@{DCR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCR}{DCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DCR}

TIM DMA control register, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00867}{867}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}\label{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!DIER@{DIER}}
\index{DIER@{DIER}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DIER}{DIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DIER}

TIM DMA/interrupt enable register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00852}{852}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_ab9087f2f31dd5edf59de6a59ae4e67ae}\label{structTIM__TypeDef_ab9087f2f31dd5edf59de6a59ae4e67ae} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!DMAR@{DMAR}}
\index{DMAR@{DMAR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DMAR}{DMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMAR}

TIM DMA address for full transfer, Address offset\+: 0x4C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00868}{868}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6}\label{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!EGR@{EGR}}
\index{EGR@{EGR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EGR}{EGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EGR}

TIM event generation register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00854}{854}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_a9b85c0208edae4594cbdfcf215573182}\label{structTIM__TypeDef_a9b85c0208edae4594cbdfcf215573182} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!OR1@{OR1}}
\index{OR1@{OR1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OR1}{OR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OR1}

TIM option register Address offset\+: 0x50 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00869}{869}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_a9d4c753f09cbffdbe5c55008f0e8b180}\label{structTIM__TypeDef_a9d4c753f09cbffdbe5c55008f0e8b180} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!PSC@{PSC}}
\index{PSC@{PSC}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PSC}{PSC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PSC}

TIM prescaler register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00859}{859}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_aa1b1b7107fcf35abe39d20f5dfc230ee}\label{structTIM__TypeDef_aa1b1b7107fcf35abe39d20f5dfc230ee} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RCR@{RCR}}
\index{RCR@{RCR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RCR}{RCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCR}

TIM repetition counter register, Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00861}{861}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}\label{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!SMCR@{SMCR}}
\index{SMCR@{SMCR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SMCR}{SMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SMCR}

TIM slave mode control register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00851}{851}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}\label{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!SR@{SR}}
\index{SR@{SR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

TIM status register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00853}{853}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
