[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  10536       tick       2693202       1234832       1187281       2693202 
      2  10536       tick       4329620       2111684       2090480       4329620 
      3  10536       tick       4321394       2106877       2090599       4321394 
      4  10536       tick       4319972       2106766       2090755       4319972 
      5  10536       tick       4327244       2109067       2090846       4327244 
      6  10536       tick       4319974       2107942       2089240       4319974 
      7  10536       tick       4326670       2109957       2090186       4326670 
      8  10536       tick       4323367       2107979       2091198       4323367 
      9  10536       tick       4319637       2106535       2091755       4319637 
     10  10536       tick       4320316       2106637       2088594       4320316 
     11  10536       tick       4312856       2103809       2082691       4312856 
     12  10536       tick       4323271       2109214       2088374       4323271 
     13  10536       tick       4318767       2106783       2091091       4318767 
     14  10536       tick       4315546       2105552       2088150       4315546 
     15  10536       tick       4316577       2104767       2089665       4316577 
     16  10536       tick       4323893       2107807       2091240       4323893 
     17  10536       tick       4323681       2108834       2088933       4323681 
     18  10536       tick       4317497       2105647       2089271       4317497 
     19  10536       tick       4317978       2106023       2090819       4317978 
     20  10536       tick       4317985       2106265       2091140       4317985 
     21  10536       tick       4324209       2109269       2086111       4324209 
     22  10536       exit       1129108        550628        544920       1129108 
