[Library]
others = $MODEL_TECH/../modelsim.ini
proasic3 = F:/Actel/Libero_v9.1/Designer/lib/modelsim/precompiled/vhdl/proasic3



presynth = presynth
COREUART_LIB = COREUART_LIB











syncad_vhdl_lib = F:\Actel\Libero_v9.1\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
