git clone --depth 1 --no-tags https://github.com/AaronC81/stack-processor.git f:/verilog_sva_gh_scraper/data/full_repos/637217221
git clone --depth 1 --no-tags https://github.com/GabCarvaS/MI-Circuitos-Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/637100892
git clone --depth 1 --no-tags https://github.com/jungihong10/verilog_logic_design.git f:/verilog_sva_gh_scraper/data/full_repos/639781676
git clone --depth 1 --no-tags https://github.com/dduuukk/EECE3324_Summer_2023.git f:/verilog_sva_gh_scraper/data/full_repos/639538298
git clone --depth 1 --no-tags https://github.com/SamiraHajizadeh/DigitalSystems.git f:/verilog_sva_gh_scraper/data/full_repos/639598776
git clone --depth 1 --no-tags https://github.com/tobiassc95/RISC-CPU-Implemented-On-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/638726797
git clone --depth 1 --no-tags https://github.com/daksith/fyp-PRF.git f:/verilog_sva_gh_scraper/data/full_repos/637934651
git clone --depth 1 --no-tags https://github.com/MohammadFarrahi/CA-projects.git f:/verilog_sva_gh_scraper/data/full_repos/637766256
git clone --depth 1 --no-tags https://github.com/zeddo258/ALU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/636591708
git clone --depth 1 --no-tags https://github.com/commandblock2/mips-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/640204831
git clone --depth 1 --no-tags https://github.com/nefgaroufali/Digital_Systems_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/639854404
git clone --depth 1 --no-tags https://github.com/xdotli/mips-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/635668263
git clone --depth 1 --no-tags https://github.com/csc-fw/dcfeb3a_vttx.git f:/verilog_sva_gh_scraper/data/full_repos/641064568
git clone --depth 1 --no-tags https://github.com/dolomuk/timer0.git f:/verilog_sva_gh_scraper/data/full_repos/638776809
git clone --depth 1 --no-tags https://github.com/Lucian-MihaiStan/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/639186440
git clone --depth 1 --no-tags https://github.com/sseshadri26/CSM152A_lab_3.git f:/verilog_sva_gh_scraper/data/full_repos/639057453
git clone --depth 1 --no-tags https://github.com/AndresMiramag/Road-Fighter_G4.git f:/verilog_sva_gh_scraper/data/full_repos/637461145
git clone --depth 1 --no-tags https://github.com/jszprada/BIN_BCD.git f:/verilog_sva_gh_scraper/data/full_repos/636772335
git clone --depth 1 --no-tags https://github.com/suvins/Wokwi.git f:/verilog_sva_gh_scraper/data/full_repos/637429753
git clone --depth 1 --no-tags https://github.com/DogOleg/sdvig_reg.git f:/verilog_sva_gh_scraper/data/full_repos/636869781
git clone --depth 1 --no-tags https://github.com/AkatsukiChiri/hardwares.git f:/verilog_sva_gh_scraper/data/full_repos/639803942
git clone --depth 1 --no-tags https://github.com/Kshemal/trial.git f:/verilog_sva_gh_scraper/data/full_repos/638013060
git clone --depth 1 --no-tags https://github.com/ujjawal0503/vl901--A-Universal-Method-of-Linear-Approximation-With-Controllable-Error.git f:/verilog_sva_gh_scraper/data/full_repos/637664881
git clone --depth 1 --no-tags https://github.com/hk08394habib/i2c-simpler.git f:/verilog_sva_gh_scraper/data/full_repos/637838607
git clone --depth 1 --no-tags https://github.com/EmilioCanton/Cache2vias.git f:/verilog_sva_gh_scraper/data/full_repos/639546915
git clone --depth 1 --no-tags https://github.com/qviettt/rvmain105.git f:/verilog_sva_gh_scraper/data/full_repos/639017548
git clone --depth 1 --no-tags https://github.com/AndreMorenoGoveia/RISC-VProcessador.git f:/verilog_sva_gh_scraper/data/full_repos/635856716
git clone --depth 1 --no-tags https://github.com/IObundle/iob-vga.git f:/verilog_sva_gh_scraper/data/full_repos/635858458
git clone --depth 1 --no-tags https://github.com/amo890806/Digital_Signal_Processing_Integrated_Circuits_Design.git f:/verilog_sva_gh_scraper/data/full_repos/636291426
git clone --depth 1 --no-tags https://github.com/DmitryMustk/CircuitDesign.git f:/verilog_sva_gh_scraper/data/full_repos/641524089
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Gray-to-Binary-Day-038-.git f:/verilog_sva_gh_scraper/data/full_repos/641994614
git clone --depth 1 --no-tags https://github.com/mageshsudhakar/8_Bit_Microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/640580849
git clone --depth 1 --no-tags https://github.com/efablessmarmik/caravel_cloud.git f:/verilog_sva_gh_scraper/data/full_repos/641531627
git clone --depth 1 --no-tags https://github.com/paiyuanwu/CS225-FPGA-Verilog.Final.git f:/verilog_sva_gh_scraper/data/full_repos/641455198
git clone --depth 1 --no-tags https://github.com/MrEast1203/ca-final.git f:/verilog_sva_gh_scraper/data/full_repos/641337884
git clone --depth 1 --no-tags https://github.com/Ashok123R/3-Bit-Carry-Look-Ahead-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/641737303
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Vending-Machine-1-Day-034-.git f:/verilog_sva_gh_scraper/data/full_repos/640316486
git clone --depth 1 --no-tags https://github.com/dirkt68/pl1-robotics.git f:/verilog_sva_gh_scraper/data/full_repos/640763220
git clone --depth 1 --no-tags https://github.com/mohammadalashkar23/Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/640824583
git clone --depth 1 --no-tags https://github.com/3liana/buaa_co_verilog_2022.git f:/verilog_sva_gh_scraper/data/full_repos/640828627
git clone --depth 1 --no-tags https://github.com/mnasser431998/nasser_chip.git f:/verilog_sva_gh_scraper/data/full_repos/641585062
git clone --depth 1 --no-tags https://github.com/sh4de-c4t/MIPS_RISK.git f:/verilog_sva_gh_scraper/data/full_repos/636222334
git clone --depth 1 --no-tags https://github.com/FoolgryGamer/URAM.git f:/verilog_sva_gh_scraper/data/full_repos/635581468
git clone --depth 1 --no-tags https://github.com/HoussemHammamii/Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/636197853
git clone --depth 1 --no-tags https://github.com/vaishnavinaidu/100daysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/637296462
git clone --depth 1 --no-tags https://github.com/kareems394/Signed_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/637241922
git clone --depth 1 --no-tags https://github.com/ykykzq/mul_32bit.git f:/verilog_sva_gh_scraper/data/full_repos/635770640
git clone --depth 1 --no-tags https://github.com/aarijimam/SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/636381468
git clone --depth 1 --no-tags https://github.com/sarthax-makesar/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/637649162
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/641495369
git clone --depth 1 --no-tags https://github.com/onlyforqiong/fpga_soc_lab.git f:/verilog_sva_gh_scraper/data/full_repos/641272183
git clone --depth 1 --no-tags https://github.com/MG18/Lab8.git f:/verilog_sva_gh_scraper/data/full_repos/641501123
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/AES-encryption.git f:/verilog_sva_gh_scraper/data/full_repos/640879029
git clone --depth 1 --no-tags https://github.com/emincilm/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/641054740
git clone --depth 1 --no-tags https://github.com/rohanraaj2/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/639551482
git clone --depth 1 --no-tags https://github.com/RHyeJin/verilogHDL_HBE_COMBO2.git f:/verilog_sva_gh_scraper/data/full_repos/638785790
git clone --depth 1 --no-tags https://github.com/Aishwaryaodela/hello_world.v.git f:/verilog_sva_gh_scraper/data/full_repos/638891575
git clone --depth 1 --no-tags https://github.com/manav4code/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/638897897
git clone --depth 1 --no-tags https://github.com/ValeriyAndreevichPushkarev/Selector_8bit.git f:/verilog_sva_gh_scraper/data/full_repos/639233320
git clone --depth 1 --no-tags https://github.com/wooki0110/3_2_embedded_com.git f:/verilog_sva_gh_scraper/data/full_repos/639284122
git clone --depth 1 --no-tags https://github.com/De0Faustrum/HITSZ-Diglogic-Exp.git f:/verilog_sva_gh_scraper/data/full_repos/639465934
git clone --depth 1 --no-tags https://github.com/garvin-stack/Lab04-RippleCarryAdder.git f:/verilog_sva_gh_scraper/data/full_repos/636897544
git clone --depth 1 --no-tags https://github.com/yoonhyunchan/Digital_System.git f:/verilog_sva_gh_scraper/data/full_repos/635217535
git clone --depth 1 --no-tags https://github.com/sladek/ice40-PONG.git f:/verilog_sva_gh_scraper/data/full_repos/640549811
git clone --depth 1 --no-tags https://github.com/Stan1slavssKy/CounterFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/640545080
git clone --depth 1 --no-tags https://github.com/MadhuriPotta/ALU_CadenceDigital.git f:/verilog_sva_gh_scraper/data/full_repos/639735863
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/Greatest-Common-Divisor.git f:/verilog_sva_gh_scraper/data/full_repos/637951685
git clone --depth 1 --no-tags https://github.com/Max-Y-Ma/ECE-385-FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/638061044
git clone --depth 1 --no-tags https://github.com/FarahAwad03/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/638006419
git clone --depth 1 --no-tags https://github.com/gajendra17/9may.git f:/verilog_sva_gh_scraper/data/full_repos/638144856
git clone --depth 1 --no-tags https://github.com/lailakhashabaa/RISC-V-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/639014417
git clone --depth 1 --no-tags https://github.com/yeoni1234/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/639085341
git clone --depth 1 --no-tags https://github.com/TszTungChau-Jo/ECE243.git f:/verilog_sva_gh_scraper/data/full_repos/638665696
git clone --depth 1 --no-tags https://github.com/merajhasan88/drip-irrigation.git f:/verilog_sva_gh_scraper/data/full_repos/640487482
git clone --depth 1 --no-tags https://github.com/ermannomillo/Phylog_OS_2_DHX.git f:/verilog_sva_gh_scraper/data/full_repos/641337892
git clone --depth 1 --no-tags https://github.com/adinavale/ttt_ee277.git f:/verilog_sva_gh_scraper/data/full_repos/640008083
git clone --depth 1 --no-tags https://github.com/een212020/RNS_v_2.git f:/verilog_sva_gh_scraper/data/full_repos/637753406
git clone --depth 1 --no-tags https://github.com/pedrohfmacedo/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/639103853
git clone --depth 1 --no-tags https://github.com/marnovandermaas/efabless_playground.git f:/verilog_sva_gh_scraper/data/full_repos/639031866
git clone --depth 1 --no-tags https://github.com/rbrinson2/ECE274DigitalLogic.git f:/verilog_sva_gh_scraper/data/full_repos/639013890
git clone --depth 1 --no-tags https://github.com/Ashely111/LoogsonCPU-Basic.git f:/verilog_sva_gh_scraper/data/full_repos/636126696
git clone --depth 1 --no-tags https://github.com/crqrobdla/alu.git f:/verilog_sva_gh_scraper/data/full_repos/636617250
git clone --depth 1 --no-tags https://github.com/Mahmoud-geberty/HOG_DE1_SOC.git f:/verilog_sva_gh_scraper/data/full_repos/636655508
git clone --depth 1 --no-tags https://github.com/SaadiaJameel/8-bit-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/636330261
git clone --depth 1 --no-tags https://github.com/nihadishi/DE10-Standart_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/637153336
git clone --depth 1 --no-tags https://github.com/rohitupari4321/01fe20bec222_adld.git f:/verilog_sva_gh_scraper/data/full_repos/641929658
git clone --depth 1 --no-tags https://github.com/umutgokdg/CORG-HW2.git f:/verilog_sva_gh_scraper/data/full_repos/642010099
git clone --depth 1 --no-tags https://github.com/exeather/RISCVCORE.git f:/verilog_sva_gh_scraper/data/full_repos/641123491
git clone --depth 1 --no-tags https://github.com/rshetty26/singlecycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/641258790
git clone --depth 1 --no-tags https://github.com/dnjayasinghe/SASEBOGIII-DEMO.git f:/verilog_sva_gh_scraper/data/full_repos/641231920
git clone --depth 1 --no-tags https://github.com/nastasya73/vhdl_project.git f:/verilog_sva_gh_scraper/data/full_repos/641791760
git clone --depth 1 --no-tags https://github.com/yufanh/ICLAB-NYCU-2022-FALL.git f:/verilog_sva_gh_scraper/data/full_repos/640887379
git clone --depth 1 --no-tags https://github.com/Muyiiiii/TJCS_YJ_CPU31.git f:/verilog_sva_gh_scraper/data/full_repos/639727940
git clone --depth 1 --no-tags https://github.com/maarikazuki/pulse.git f:/verilog_sva_gh_scraper/data/full_repos/641761591
git clone --depth 1 --no-tags https://github.com/MohamedKhaledMohamedAli/Pattern-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/641861350
git clone --depth 1 --no-tags https://github.com/nadabadawi/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/642010824
git clone --depth 1 --no-tags https://github.com/Svorpal/FPGA_website.git f:/verilog_sva_gh_scraper/data/full_repos/642079604
git clone --depth 1 --no-tags https://github.com/benaxline/digital_logic_project_simple_processor.git f:/verilog_sva_gh_scraper/data/full_repos/641755588
git clone --depth 1 --no-tags https://github.com/zahrahojati19/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/636142714
git clone --depth 1 --no-tags https://github.com/J-Bhavana/Jyothsna_Research_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/636245358
