<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='847' type='llvm::SDValue llvm::SelectionDAG::getCommutedVectorShuffle(const llvm::ShuffleVectorSDNode &amp; SV)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='843'>/// Returns an ISD::VECTOR_SHUFFLE node semantically equivalent to
  /// the shuffle node in input but with swapped operands.
  ///
  /// Example: shuffle A, B, &lt;0,5,2,7&gt; -&gt; shuffle B, A, &lt;4,1,6,3&gt;</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='20600' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner19visitVECTOR_SHUFFLEEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='20826' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner19visitVECTOR_SHUFFLEEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='20835' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner19visitVECTOR_SHUFFLEEPN4llvm6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1900' ll='1908' type='llvm::SDValue llvm::SelectionDAG::getCommutedVectorShuffle(const llvm::ShuffleVectorSDNode &amp; SV)'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9162' u='c' c='_ZNK4llvm17PPCTargetLowering18lowerToXXSPLTI32DXEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13962' u='c' c='_ZNK4llvm17PPCTargetLowering20combineVectorShuffleEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='18321' u='c' c='_ZL19lowerVECTOR_SHUFFLEN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
