# Logic_Gates_Verilog_Vivado
This project demonstrates the design and simulation of basic digital logic gates using Verilog HDL in Xilinx Vivado. The objective is to understand Verilog syntax, module creation, and simulation of fundamental combinational logic circuits.
