# verilog-assignment-tests
Tests and documentation of synthesis results from various assignments constructs in Verilog
