INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_ADD
INFO: [VRFC 10-311] analyzing module IR_Register
INFO: [VRFC 10-311] analyzing module Code_Translation
INFO: [VRFC 10-311] analyzing module immU
INFO: [VRFC 10-311] analyzing module Div
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module Code_Translation_test
INFO: [VRFC 10-311] analyzing module Code_Translation_pack
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadoproject/Code_Translation.srcs/sim_1/new/Code_Translation_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Code_Translation_sim
