{
  "module_name": "rtw8821c.h",
  "hash_id": "56949f5206a82c8143c69c192d96dfdbf392ab763503f4c5aab116207d0395d8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtw88/rtw8821c.h",
  "human_readable_source": " \n \n\n#ifndef __RTW8821C_H__\n#define __RTW8821C_H__\n\n#include <asm/byteorder.h>\n\n#define RCR_VHT_ACK\t\tBIT(26)\n\nstruct rtw8821cu_efuse {\n\tu8 res4[4];\t\t\t \n\tu8 usb_optional_function;\n\tu8 res5[0x1e];\n\tu8 res6[2];\n\tu8 serial[0x0b];\t\t \n\tu8 vid;\t\t\t\t \n\tu8 res7;\n\tu8 pid;\n\tu8 res8[4];\n\tu8 mac_addr[ETH_ALEN];\t\t \n\tu8 res9[2];\n\tu8 vendor_name[0x07];\n\tu8 res10[2];\n\tu8 device_name[0x14];\n\tu8 res11[0xcf];\n\tu8 package_type;\t\t \n\tu8 res12[0x4];\n};\n\nstruct rtw8821ce_efuse {\n\tu8 mac_addr[ETH_ALEN];\t\t \n\tu8 vender_id[2];\n\tu8 device_id[2];\n\tu8 sub_vender_id[2];\n\tu8 sub_device_id[2];\n\tu8 pmc[2];\n\tu8 exp_device_cap[2];\n\tu8 msi_cap;\n\tu8 ltr_cap;\t\t\t \n\tu8 exp_link_control[2];\n\tu8 link_cap[4];\n\tu8 link_control[2];\n\tu8 serial_number[8];\n\tu8 res0:2;\t\t\t \n\tu8 ltr_en:1;\n\tu8 res1:2;\n\tu8 obff:2;\n\tu8 res2:3;\n\tu8 obff_cap:2;\n\tu8 res3:4;\n\tu8 res4[3];\n\tu8 class_code[3];\n\tu8 pci_pm_L1_2_supp:1;\n\tu8 pci_pm_L1_1_supp:1;\n\tu8 aspm_pm_L1_2_supp:1;\n\tu8 aspm_pm_L1_1_supp:1;\n\tu8 L1_pm_substates_supp:1;\n\tu8 res5:3;\n\tu8 port_common_mode_restore_time;\n\tu8 port_t_power_on_scale:2;\n\tu8 res6:1;\n\tu8 port_t_power_on_value:5;\n\tu8 res7;\n};\n\nstruct rtw8821cs_efuse {\n\tu8 res4[0x4a];\t\t\t \n\tu8 mac_addr[ETH_ALEN];\t\t \n} __packed;\n\nstruct rtw8821c_efuse {\n\t__le16 rtl_id;\n\tu8 res0[0x0e];\n\n\t \n\tstruct rtw_txpwr_idx txpwr_idx_table[4];\n\n\tu8 channel_plan;\t\t \n\tu8 xtal_k;\n\tu8 thermal_meter;\n\tu8 iqk_lck;\n\tu8 pa_type;\t\t\t \n\tu8 lna_type_2g[2];\t\t \n\tu8 lna_type_5g[2];\n\tu8 rf_board_option;\n\tu8 rf_feature_option;\n\tu8 rf_bt_setting;\n\tu8 eeprom_version;\n\tu8 eeprom_customer_id;\n\tu8 tx_bb_swing_setting_2g;\n\tu8 tx_bb_swing_setting_5g;\n\tu8 tx_pwr_calibrate_rate;\n\tu8 rf_antenna_option;\t\t \n\tu8 rfe_option;\n\tu8 country_code[2];\n\tu8 res[3];\n\tunion {\n\t\tstruct rtw8821ce_efuse e;\n\t\tstruct rtw8821cu_efuse u;\n\t\tstruct rtw8821cs_efuse s;\n\t};\n};\n\nstatic inline void\n_rtw_write32s_mask(struct rtw_dev *rtwdev, u32 addr, u32 mask, u32 data)\n{\n\t \n\trtw_write32_mask(rtwdev, addr, mask, data);\n\trtw_write32_mask(rtwdev, addr + 0x200, mask, data);\n}\n\nextern const struct rtw_chip_info rtw8821c_hw_spec;\n\n#define rtw_write32s_mask(rtwdev, addr, mask, data)\t\t\t       \\\n\tdo {\t\t\t\t\t\t\t\t       \\\n\t\tBUILD_BUG_ON((addr) < 0xC00 || (addr) >= 0xD00);\t       \\\n\t\t\t\t\t\t\t\t\t       \\\n\t\t_rtw_write32s_mask(rtwdev, addr, mask, data);\t\t       \\\n\t} while (0)\n\n#define BIT_FEN_PCIEA BIT(6)\n#define WLAN_SLOT_TIME\t\t0x09\n#define WLAN_PIFS_TIME\t\t0x19\n#define WLAN_SIFS_CCK_CONT_TX\t0xA\n#define WLAN_SIFS_OFDM_CONT_TX\t0xE\n#define WLAN_SIFS_CCK_TRX\t0x10\n#define WLAN_SIFS_OFDM_TRX\t0x10\n#define WLAN_VO_TXOP_LIMIT\t0x186\n#define WLAN_VI_TXOP_LIMIT\t0x3BC\n#define WLAN_RDG_NAV\t\t0x05\n#define WLAN_TXOP_NAV\t\t0x1B\n#define WLAN_CCK_RX_TSF\t\t0x30\n#define WLAN_OFDM_RX_TSF\t0x30\n#define WLAN_TBTT_PROHIBIT\t0x04\n#define WLAN_TBTT_HOLD_TIME\t0x064\n#define WLAN_DRV_EARLY_INT\t0x04\n#define WLAN_BCN_DMA_TIME\t0x02\n\n#define WLAN_RX_FILTER0\t\t0x0FFFFFFF\n#define WLAN_RX_FILTER2\t\t0xFFFF\n#define WLAN_RCR_CFG\t\t0xE400220E\n#define WLAN_RXPKT_MAX_SZ\t12288\n#define WLAN_RXPKT_MAX_SZ_512\t(WLAN_RXPKT_MAX_SZ >> 9)\n\n#define WLAN_AMPDU_MAX_TIME\t\t0x70\n#define WLAN_RTS_LEN_TH\t\t\t0xFF\n#define WLAN_RTS_TX_TIME_TH\t\t0x08\n#define WLAN_MAX_AGG_PKT_LIMIT\t\t0x20\n#define WLAN_RTS_MAX_AGG_PKT_LIMIT\t0x20\n#define FAST_EDCA_VO_TH\t\t0x06\n#define FAST_EDCA_VI_TH\t\t0x06\n#define FAST_EDCA_BE_TH\t\t0x06\n#define FAST_EDCA_BK_TH\t\t0x06\n#define WLAN_BAR_RETRY_LIMIT\t\t0x01\n#define WLAN_RA_TRY_RATE_AGG_LIMIT\t0x08\n\n#define WLAN_TX_FUNC_CFG1\t\t0x30\n#define WLAN_TX_FUNC_CFG2\t\t0x30\n#define WLAN_MAC_OPT_NORM_FUNC1\t\t0x98\n#define WLAN_MAC_OPT_LB_FUNC1\t\t0x80\n#define WLAN_MAC_OPT_FUNC2\t\t0xb0810041\n\n#define WLAN_SIFS_CFG\t(WLAN_SIFS_CCK_CONT_TX | \\\n\t\t\t(WLAN_SIFS_OFDM_CONT_TX << BIT_SHIFT_SIFS_OFDM_CTX) | \\\n\t\t\t(WLAN_SIFS_CCK_TRX << BIT_SHIFT_SIFS_CCK_TRX) | \\\n\t\t\t(WLAN_SIFS_OFDM_TRX << BIT_SHIFT_SIFS_OFDM_TRX))\n\n#define WLAN_TBTT_TIME\t(WLAN_TBTT_PROHIBIT |\\\n\t\t\t(WLAN_TBTT_HOLD_TIME << BIT_SHIFT_TBTT_HOLD_TIME_AP))\n\n#define WLAN_NAV_CFG\t\t(WLAN_RDG_NAV | (WLAN_TXOP_NAV << 16))\n#define WLAN_RX_TSF_CFG\t\t(WLAN_CCK_RX_TSF | (WLAN_OFDM_RX_TSF) << 8)\n#define WLAN_PRE_TXCNT_TIME_TH\t\t0x1E4\n\n \n#define GET_PHY_STAT_P0_PWDB(phy_stat)                                         \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x00), GENMASK(15, 8))\n#define GET_PHY_STAT_P0_VGA(phy_stat)                                          \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x03), GENMASK(12, 8))\n#define GET_PHY_STAT_P0_LNA_L(phy_stat)                                        \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x03), GENMASK(15, 13))\n#define GET_PHY_STAT_P0_LNA_H(phy_stat)                                        \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x03), BIT(23))\n#define BIT_LNA_H_MASK BIT(3)\n#define BIT_LNA_L_MASK GENMASK(2, 0)\n\n \n#define GET_PHY_STAT_P1_PWDB_A(phy_stat)                                       \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x00), GENMASK(15, 8))\n#define GET_PHY_STAT_P1_PWDB_B(phy_stat)                                       \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x00), GENMASK(23, 16))\n#define GET_PHY_STAT_P1_RF_MODE(phy_stat)                                      \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x03), GENMASK(29, 28))\n#define GET_PHY_STAT_P1_L_RXSC(phy_stat)                                       \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x01), GENMASK(11, 8))\n#define GET_PHY_STAT_P1_HT_RXSC(phy_stat)                                      \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x01), GENMASK(15, 12))\n#define GET_PHY_STAT_P1_RXEVM_A(phy_stat)                                      \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x04), GENMASK(7, 0))\n#define GET_PHY_STAT_P1_RXEVM_B(phy_stat)                                      \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x04), GENMASK(15, 8))\n#define GET_PHY_STAT_P1_CFO_TAIL_A(phy_stat)                                 \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x05), GENMASK(7, 0))\n#define GET_PHY_STAT_P1_CFO_TAIL_B(phy_stat)                                 \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x05), GENMASK(15, 8))\n#define GET_PHY_STAT_P1_RXSNR_A(phy_stat)                                      \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x06), GENMASK(7, 0))\n#define GET_PHY_STAT_P1_RXSNR_B(phy_stat)                                      \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x06), GENMASK(15, 8))\n\n#define REG_SYS_CTRL\t0x000\n#define BIT_FEN_EN\tBIT(26)\n#define REG_INIRTS_RATE_SEL 0x0480\n#define REG_HTSTFWT\t0x800\n#define REG_RXPSEL\t0x808\n#define BIT_RX_PSEL_RST\t\t(BIT(28) | BIT(29))\n#define REG_TXPSEL\t0x80c\n#define REG_RXCCAMSK\t0x814\n#define REG_CCASEL\t0x82c\n#define REG_PDMFTH\t0x830\n#define REG_CCA2ND\t0x838\n#define REG_L1WT\t0x83c\n#define REG_L1PKWT\t0x840\n#define REG_MRC\t\t0x850\n#define REG_CLKTRK\t0x860\n#define REG_ADCCLK\t0x8ac\n#define REG_ADC160\t0x8c4\n#define REG_ADC40\t0x8c8\n#define REG_CHFIR\t0x8f0\n#define REG_CDDTXP\t0x93c\n#define REG_TXPSEL1\t0x940\n#define REG_ACBB0\t0x948\n#define REG_ACBBRXFIR\t0x94c\n#define REG_ACGG2TBL\t0x958\n#define REG_FAS\t\t0x9a4\n#define REG_RXSB\t0xa00\n#define REG_ADCINI\t0xa04\n#define REG_PWRTH\t0xa08\n#define REG_TXSF2\t0xa24\n#define REG_TXSF6\t0xa28\n#define REG_FA_CCK\t0xa5c\n#define REG_RXDESC\t0xa2c\n#define REG_ENTXCCK\t0xa80\n#define BTG_LNA\t\t0xfc84\n#define WLG_LNA\t\t0x7532\n#define REG_ENRXCCA\t0xa84\n#define BTG_CCA\t\t0x0e\n#define WLG_CCA\t\t0x12\n#define REG_PWRTH2\t0xaa8\n#define REG_CSRATIO\t0xaaa\n#define REG_TXFILTER\t0xaac\n#define REG_CNTRST\t0xb58\n#define REG_AGCTR_A\t0xc08\n#define REG_TXSCALE_A\t0xc1c\n#define REG_TXDFIR\t0xc20\n#define REG_RXIGI_A\t0xc50\n#define REG_TXAGCIDX\t0xc94\n#define REG_TRSW\t0xca0\n#define REG_RFESEL0\t0xcb0\n#define REG_RFESEL8\t0xcb4\n#define REG_RFECTL\t0xcb8\n#define B_BTG_SWITCH\tBIT(16)\n#define B_CTRL_SWITCH\tBIT(18)\n#define B_WL_SWITCH\t(BIT(20) | BIT(22))\n#define B_WLG_SWITCH\tBIT(21)\n#define B_WLA_SWITCH\tBIT(23)\n#define REG_RFEINV\t0xcbc\n#define REG_AGCTR_B\t0xe08\n#define REG_RXIGI_B\t0xe50\n#define REG_CRC_CCK\t0xf04\n#define REG_CRC_OFDM\t0xf14\n#define REG_CRC_HT\t0xf10\n#define REG_CRC_VHT\t0xf0c\n#define REG_CCA_OFDM\t0xf08\n#define REG_FA_OFDM\t0xf48\n#define REG_CCA_CCK\t0xfcc\n#define REG_DMEM_CTRL\t0x1080\n#define BIT_WL_RST\tBIT(16)\n#define REG_ANTWT\t0x1904\n#define REG_IQKFAILMSK\t0x1bf0\n#define BIT_MASK_R_RFE_SEL_15\tGENMASK(31, 28)\n#define BIT_SDIO_INT BIT(18)\n#define BT_CNT_ENABLE\t0x1\n#define BIT_BCN_QUEUE\tBIT(3)\n#define BCN_PRI_EN\t0x1\n#define PTA_CTRL_PIN\t0x66\n#define DPDT_CTRL_PIN\t0x77\n#define ANTDIC_CTRL_PIN\t0x88\n#define REG_CTRL_TYPE\t0x67\n#define BIT_CTRL_TYPE1\tBIT(5)\n#define BIT_CTRL_TYPE2\tBIT(4)\n#define CTRL_TYPE_MASK\tGENMASK(15, 8)\n\n#define RF18_BAND_MASK\t\t(BIT(16) | BIT(9) | BIT(8))\n#define RF18_BAND_2G\t\t(0)\n#define RF18_BAND_5G\t\t(BIT(16) | BIT(8))\n#define RF18_CHANNEL_MASK\t(MASKBYTE0)\n#define RF18_RFSI_MASK\t\t(BIT(18) | BIT(17))\n#define RF18_RFSI_GE\t\t(BIT(17))\n#define RF18_RFSI_GT\t\t(BIT(18))\n#define RF18_BW_MASK\t\t(BIT(11) | BIT(10))\n#define RF18_BW_20M\t\t(BIT(11) | BIT(10))\n#define RF18_BW_40M\t\t(BIT(11))\n#define RF18_BW_80M\t\t(BIT(10))\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}