Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 30 09:52:19 2024
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           25 |
| No           | No                    | Yes                    |             177 |           58 |
| No           | Yes                   | No                     |              40 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             154 |           46 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                          |                      Enable Signal                      |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|  main_state_switcher_1/scan_seg_1/clkout_reg_n_0               |                                                         | main_state_switcher_1/scan_seg_1/P15                        |                1 |              3 |         3.00 |
|  main_state_switcher_1/state_in_edit_state_next_reg[2]_i_2_n_0 |                                                         |                                                             |                1 |              3 |         3.00 |
|  P17_IBUF_BUFG                                                 |                                                         | main_state_switcher_1/content_3[2]_i_1_n_0                  |                3 |              5 |         1.67 |
|  P17_IBUF_BUFG                                                 |                                                         | main_state_switcher_1/content_3[1]_i_1_n_0                  |                7 |             10 |         1.43 |
|  main_state_switcher_1/next_state__0                           |                                                         |                                                             |                5 |             11 |         2.20 |
|  P17_IBUF_BUFG                                                 |                                                         |                                                             |               11 |             15 |         1.36 |
|  P17_IBUF_BUFG                                                 | debounce_1/debounce_counter[0]_i_1_n_0                  | main_state_switcher_1/scan_seg_1/P15                        |                5 |             20 |         4.00 |
|  P17_IBUF_BUFG                                                 | debounce_2/debounce_counter[0]_i_1__0_n_0               | main_state_switcher_1/scan_seg_1/P15                        |                5 |             20 |         4.00 |
|  P17_IBUF_BUFG                                                 | debounce_5/debounce_counter[0]_i_1__3_n_0               | main_state_switcher_1/scan_seg_1/P15                        |                5 |             20 |         4.00 |
|  P17_IBUF_BUFG                                                 | debounce_4/debounce_counter[0]_i_1__2_n_0               | main_state_switcher_1/scan_seg_1/P15                        |                5 |             20 |         4.00 |
|  P17_IBUF_BUFG                                                 | debounce_3/debounce_counter[0]_i_1__1_n_0               | main_state_switcher_1/scan_seg_1/P15                        |                5 |             20 |         4.00 |
|  P17_IBUF_BUFG                                                 |                                                         | standard_clock_generator_60_1/nolabel_line31/standard_clock |                7 |             25 |         3.57 |
|  P17_IBUF_BUFG                                                 | button_touch_length_checker_1/total_duration[0]_i_1_n_0 | main_state_switcher_1/scan_seg_1/P15                        |                7 |             26 |         3.71 |
|  standard_clock_1_BUFG                                         | main_state_switcher_1/p_0_in                            | main_state_switcher_1/scan_seg_1/P15                        |               14 |             28 |         2.00 |
|  main_state_switcher_1/current_time_next_reg[27]_i_2_n_2       |                                                         |                                                             |                8 |             28 |         3.50 |
|  P17_IBUF_BUFG                                                 |                                                         | main_state_switcher_1/scan_seg_1/P15                        |               22 |             45 |         2.05 |
|  standard_clock_1_BUFG                                         |                                                         | main_state_switcher_1/scan_seg_1/P15                        |               35 |            129 |         3.69 |
+----------------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+


