Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/Desings/DCSE/Pruebas/PasosLCD/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to D:/Desings/DCSE/Pruebas/PasosLCD/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: Pasos.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Pasos.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Pasos"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : Pasos
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : Pasos.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Desings/DCSE/Pruebas/PasosLCD/clock.vhd" in Library work.
Architecture behavioral of Entity clock is up to date.
Compiling vhdl file "D:/Desings/DCSE/Pruebas/PasosLCD/UControl.vhd" in Library work.
Architecture behavioral of Entity ucontrol is up to date.
Compiling vhdl file "D:/Desings/DCSE/Pruebas/PasosLCD/Interfaz.vhd" in Library work.
Architecture behavioral of Entity interfaz is up to date.
Compiling vhdl file "D:/Desings/DCSE/Pruebas/PasosLCD/Led_status.vhd" in Library work.
Architecture behavioral of Entity led_status is up to date.
Compiling vhdl file "D:/Desings/DCSE/Pruebas/PasosLCD/Pasos.vhd" in Library work.
Architecture behavioral of Entity pasos is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Pasos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Interfaz> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Led_status> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Pasos> in library <work> (Architecture <behavioral>).
Entity <Pasos> analyzed. Unit <Pasos> generated.

Analyzing Entity <clock> in library <work> (Architecture <behavioral>).
    Set user-defined property "CLKDV_DIVIDE =  10.0000000000000000" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  TRUE" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "CLKIN_PERIOD =  40.0000000000000000" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST1> in unit <clock>.
    Set user-defined property "CLKDV_DIVIDE =  16.0000000000000000" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "CLKIN_PERIOD =  200.0000000000000000" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST2> in unit <clock>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <U1_CLKIN_IBUFG_INST> in unit <clock>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <U1_CLKIN_IBUFG_INST> in unit <clock>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <U1_CLKIN_IBUFG_INST> in unit <clock>.
    Set user-defined property "INIT =  1" for instance <U2_FDS_INST> in unit <clock>.
    Set user-defined property "INIT =  0" for instance <U2_FD1_INST> in unit <clock>.
    Set user-defined property "INIT =  0" for instance <U2_FD2_INST> in unit <clock>.
    Set user-defined property "INIT =  0" for instance <U2_FD3_INST> in unit <clock>.
Entity <clock> analyzed. Unit <clock> generated.

Analyzing Entity <UControl> in library <work> (Architecture <behavioral>).
Entity <UControl> analyzed. Unit <UControl> generated.

Analyzing Entity <Interfaz> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/Desings/DCSE/Pruebas/PasosLCD/Interfaz.vhd" line 211: Mux is complete : default of case is discarded
Entity <Interfaz> analyzed. Unit <Interfaz> generated.

Analyzing Entity <Led_status> in library <work> (Architecture <behavioral>).
Entity <Led_status> analyzed. Unit <Led_status> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <lcd_rw_out> in unit <Pasos> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <UControl>.
    Related source file is "D:/Desings/DCSE/Pruebas/PasosLCD/UControl.vhd".
WARNING:Xst:653 - Signal <fila1> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 30                                             |
    | Inputs             | 1                                              |
    | Outputs            | 15                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <LCD_E>.
    Found 1-bit register for signal <LCD_RS>.
    Found 8-bit register for signal <status>.
    Found 8-bit register for signal <LCD_DB>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  18 D-type flip-flop(s).
Unit <UControl> synthesized.


Synthesizing Unit <Interfaz>.
    Related source file is "D:/Desings/DCSE/Pruebas/PasosLCD/Interfaz.vhd".
WARNING:Xst:646 - Signal <rotatory_press> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <event_rotatory_press> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <clk10ms> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_n>.
    Found 1-bit register for signal <rot_press_out>.
    Found 4-bit register for signal <pb_out>.
    Found 1-bit register for signal <delay_rotary_q1>.
    Found 1-bit register for signal <modo>.
    Found 1-bit register for signal <pb0>.
    Found 1-bit register for signal <pb1>.
    Found 1-bit register for signal <pb2>.
    Found 1-bit register for signal <pb3>.
    Found 1-bit register for signal <rotary_a_in>.
    Found 1-bit register for signal <rotary_b_in>.
    Found 1-bit register for signal <rotary_event>.
    Found 2-bit register for signal <rotary_in>.
    Found 1-bit register for signal <rotary_left>.
    Found 1-bit register for signal <rotary_q1>.
    Found 1-bit 4-to-1 multiplexer for signal <rotary_q1$mux0000> created at line 199.
    Found 1-bit register for signal <rotary_q2>.
    Found 1-bit 4-to-1 multiplexer for signal <rotary_q2$mux0000> created at line 199.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Interfaz> synthesized.


Synthesizing Unit <Led_status>.
    Related source file is "D:/Desings/DCSE/Pruebas/PasosLCD/Led_status.vhd".
WARNING:Xst:647 - Input <status<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <leds>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Led_status> synthesized.


Synthesizing Unit <clock>.
    Related source file is "D:/Desings/DCSE/Pruebas/PasosLCD/clock.vhd".
Unit <clock> synthesized.


Synthesizing Unit <Pasos>.
    Related source file is "D:/Desings/DCSE/Pruebas/PasosLCD/Pasos.vhd".
WARNING:Xst:1780 - Signal <timer> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tiempo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rotatory_press> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rotatory_left> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rotatory_event> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pb<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pb<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <modo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lcd_e_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clr_timer> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <U2_LOCKED_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <U2_CLK0_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <U1_CLKIN_IBUFG_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <U1_CLKDV_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <U1_CLK0_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <lcd_e_out>.
    Found 8-bit register for signal <leds_out>.
    Found 1-bit register for signal <modo_int>.
    Found 4-bit register for signal <pb_int>.
    Found 2-bit register for signal <rot>.
    Found 1-bit register for signal <rot_press>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <Pasos> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 37
 1-bit register                                        : 31
 2-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 3
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_UControl/state/FSM> on signal <state[1:5]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00000
 s1    | 00001
 s2    | 00010
 s3    | 00011
 s4    | 00100
 s5    | 00101
 s6    | 00110
 s7    | 00111
 s8    | 01000
 s9    | 01001
 s10   | 01010
 s11   | 01011
 s12   | 01100
 s13   | 01101
 s14   | 01110
 s15   | 01111
 s16   | 10000
 s17   | 10001
 s18   | 10010
 s19   | 10011
 s20   | 10100
-------------------
Loading device for application Rf_Device from file '3s700a.nph' in environment C:\Xilinx\10.1\ISE.
INFO:Xst:2261 - The FF/Latch <LCD_DB_6> in Unit <UControl> is equivalent to the following FF/Latch, which will be removed : <LCD_DB_7> 
WARNING:Xst:1710 - FF/Latch <rot_press_out> (without init value) has a constant value of 0 in block <Interfaz>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LCD_DB_6> (without init value) has a constant value of 0 in block <Inst_UControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <modo_int> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <pb_int_3> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <rot_press> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <status_7> of sequential type is unconnected in block <Inst_UControl>.
WARNING:Xst:2677 - Node <rotary_event> of sequential type is unconnected in block <Inst_Interfaz>.
WARNING:Xst:2677 - Node <modo> of sequential type is unconnected in block <Inst_Interfaz>.
WARNING:Xst:2677 - Node <pb3> of sequential type is unconnected in block <Inst_Interfaz>.
WARNING:Xst:2677 - Node <pb_out_0> of sequential type is unconnected in block <Inst_Interfaz>.
WARNING:Xst:2677 - Node <pb_out_1> of sequential type is unconnected in block <Inst_Interfaz>.
WARNING:Xst:2677 - Node <pb_out_3> of sequential type is unconnected in block <Inst_Interfaz>.
WARNING:Xst:2677 - Node <rotary_left> of sequential type is unconnected in block <Inst_Interfaz>.
WARNING:Xst:2677 - Node <delay_rotary_q1> of sequential type is unconnected in block <Inst_Interfaz>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <LCD_DB_6> (without init value) has a constant value of 0 in block <UControl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <LCD_DB_4> in Unit <UControl> is equivalent to the following FF/Latch, which will be removed : <LCD_DB_5> 
INFO:Xst:2261 - The FF/Latch <status_5> in Unit <UControl> is equivalent to the following 2 FFs/Latches, which will be removed : <status_6> <status_7> 

Optimizing unit <Pasos> ...

Optimizing unit <UControl> ...

Optimizing unit <Interfaz> ...
WARNING:Xst:2677 - Node <modo_int> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <pb_int_3> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <rot_0> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <rot_1> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <rot_press> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <Inst_Interfaz/delay_rotary_q1> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <Inst_Interfaz/rotary_left> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <Inst_Interfaz/rotary_q2> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <Inst_Interfaz/rotary_q1> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <Inst_Interfaz/rotary_in_1> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <Inst_Interfaz/rotary_in_0> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <Inst_Interfaz/pb_out_3> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <Inst_Interfaz/pb_out_1> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <Inst_Interfaz/pb_out_0> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <Inst_Interfaz/rotary_a_in> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <Inst_Interfaz/rotary_b_in> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <Inst_Interfaz/pb3> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <Inst_Interfaz/modo> of sequential type is unconnected in block <Pasos>.
WARNING:Xst:2677 - Node <Inst_Interfaz/rotary_event> of sequential type is unconnected in block <Pasos>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Inst_Led_status/leds_6> in Unit <Pasos> is equivalent to the following FF/Latch, which will be removed : <Inst_Led_status/leds_5> 
INFO:Xst:2261 - The FF/Latch <leds_out_5> in Unit <Pasos> is equivalent to the following FF/Latch, which will be removed : <leds_out_6> 
Found area constraint ratio of 100 (+ 5) on block Pasos, actual ratio is 0.

Final Macro Processing ...

Processing Unit <Pasos> :
	Found 2-bit shift register for signal <leds_out_0>.
	Found 2-bit shift register for signal <leds_out_1>.
	Found 2-bit shift register for signal <leds_out_2>.
	Found 2-bit shift register for signal <leds_out_3>.
	Found 2-bit shift register for signal <leds_out_4>.
	Found 2-bit shift register for signal <leds_out_5>.
	Found 2-bit shift register for signal <leds_out_7>.
	Found 2-bit shift register for signal <Inst_Interfaz/pb_out_2>.
Unit <Pasos> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29
# Shift Registers                                      : 8
 2-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Pasos.ngr
Top Level Output File Name         : Pasos
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 27
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 2
#      LUT2_L                      : 2
#      LUT3                        : 3
#      LUT3_L                      : 1
#      LUT4                        : 10
#      LUT4_L                      : 1
#      MUXF5                       : 2
#      OR2                         : 1
#      OR3                         : 1
#      VCC                         : 1
# FlipFlops/Latches                : 37
#      FD                          : 17
#      FDC                         : 12
#      FDP                         : 6
#      FDR                         : 1
#      FDS                         : 1
# Shift Registers                  : 8
#      SRL16                       : 8
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 23
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 19
# DCMs                             : 2
#      DCM_SP                      : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                       24  out of   5888     0%  
 Number of Slice Flip Flops:             37  out of  11776     0%  
 Number of 4 input LUTs:                 29  out of  11776     0%  
    Number used as logic:                21
    Number used as Shift registers:       8
 Number of IOs:                          28
 Number of bonded IOBs:                  23  out of    372     6%  
 Number of GCLKs:                         4  out of     24    16%  
 Number of DCMs:                          2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Inst_clock/U2_CLKDV_BUF            | BUFG                   | 41    |
Inst_clock/U1_CLKDV_BUF            | BUFG                   | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------+-----------------------------------+-------+
Control Signal                                           | Buffer(FF name)                   | Load  |
---------------------------------------------------------+-----------------------------------+-------+
Inst_UControl/rst_n_inv(Inst_UControl/rst_n_inv1_INV_0:O)| NONE(Inst_UControl/state_FSM_FFd5)| 18    |
---------------------------------------------------------+-----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.781ns (Maximum Frequency: 264.480MHz)
   Minimum input arrival time before clock: 1.521ns
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: 2.136ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clock/U2_CLKDV_BUF'
  Clock period: 3.781ns (frequency: 264.480MHz)
  Total number of paths / destination ports: 86 / 37
-------------------------------------------------------------------------
Delay:               3.781ns (Levels of Logic = 0)
  Source:            Mshreg_leds_out_0 (FF)
  Destination:       leds_out_0 (FF)
  Source Clock:      Inst_clock/U2_CLKDV_BUF rising
  Destination Clock: Inst_clock/U2_CLKDV_BUF rising

  Data Path: Mshreg_leds_out_0 to leds_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          1   3.529   0.000  Mshreg_leds_out_0 (Mshreg_leds_out_0)
     FD:D                      0.252          leds_out_0
    ----------------------------------------
    Total                      3.781ns (3.781ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clock/U1_CLKDV_BUF'
  Clock period: 1.290ns (frequency: 775.194MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.290ns (Levels of Logic = 0)
  Source:            Inst_clock/U2_FD2_INST (FF)
  Destination:       Inst_clock/U2_FD3_INST (FF)
  Source Clock:      Inst_clock/U1_CLKDV_BUF rising
  Destination Clock: Inst_clock/U1_CLKDV_BUF rising

  Data Path: Inst_clock/U2_FD2_INST to Inst_clock/U2_FD3_INST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  Inst_clock/U2_FD2_INST (Inst_clock/U2_FD2_Q_OUT)
     FD:D                      0.252          Inst_clock/U2_FD3_INST
    ----------------------------------------
    Total                      1.290ns (0.843ns logic, 0.447ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_clock/U2_CLKDV_BUF'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.521ns (Levels of Logic = 1)
  Source:            pb_in<0> (PAD)
  Destination:       pb_int_0 (FF)
  Destination Clock: Inst_clock/U2_CLKDV_BUF rising

  Data Path: pb_in<0> to pb_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.420  pb_in_0_IBUF (pb_in_0_IBUF)
     FD:D                      0.252          pb_int_0
    ----------------------------------------
    Total                      1.521ns (1.101ns logic, 0.420ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_clock/U2_CLKDV_BUF'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            Inst_UControl/LCD_DB_4 (FF)
  Destination:       lcd_data_out<5> (PAD)
  Source Clock:      Inst_clock/U2_CLKDV_BUF rising

  Data Path: Inst_UControl/LCD_DB_4 to lcd_data_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  Inst_UControl/LCD_DB_4 (Inst_UControl/LCD_DB_4)
     OBUF:I->O                 4.520          lcd_data_out_5_OBUF (lcd_data_out<5>)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_clock/U1_CLKDV_BUF'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              2.754ns (Levels of Logic = 2)
  Source:            Inst_clock/U2_FD2_INST (FF)
  Destination:       Inst_clock/DCM_SP_INST2:RST (PAD)
  Source Clock:      Inst_clock/U1_CLKDV_BUF rising

  Data Path: Inst_clock/U2_FD2_INST to Inst_clock/DCM_SP_INST2:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  Inst_clock/U2_FD2_INST (Inst_clock/U2_FD2_Q_OUT)
     OR3:I1->O             1   0.648   0.420  Inst_clock/U2_OR3_INST (Inst_clock/U2_OR3_O_OUT)
     OR2:I1->O             0   0.648   0.000  Inst_clock/U2_OR2_INST (Inst_clock/U2_RST_IN)
    DCM_SP:RST                 0.000          Inst_clock/DCM_SP_INST2
    ----------------------------------------
    Total                      2.754ns (1.887ns logic, 0.867ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               2.136ns (Levels of Logic = 2)
  Source:            Inst_clock/DCM_SP_INST1:LOCKED (PAD)
  Destination:       Inst_clock/DCM_SP_INST2:RST (PAD)

  Data Path: Inst_clock/DCM_SP_INST1:LOCKED to Inst_clock/DCM_SP_INST2:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_SP:LOCKED          1   0.000   0.420  Inst_clock/DCM_SP_INST1 (Inst_clock/U1_LOCKED_INV_IN)
     INV:I->O              1   0.648   0.420  Inst_clock/U1_INV_INST (Inst_clock/U2_LOCKED_INV_RST)
     OR2:I0->O             0   0.648   0.000  Inst_clock/U2_OR2_INST (Inst_clock/U2_RST_IN)
    DCM_SP:RST                 0.000          Inst_clock/DCM_SP_INST2
    ----------------------------------------
    Total                      2.136ns (1.296ns logic, 0.840ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.23 secs
 
--> 

Total memory usage is 188980 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   55 (   0 filtered)
Number of infos    :    7 (   0 filtered)

