<stg><name>main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3</name>


<trans_list>

<trans id="582" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten44 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten44"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten59"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %weight_buf3x3_2_2_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_2_2_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_2_2_2_load_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %weight_buf3x3_2_2_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_2_1_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_2_2_1_load_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %weight_buf3x3_2_2_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_2_0_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_2_2_0_load_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %weight_buf3x3_2_1_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_1_2_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_2_1_2_load_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %weight_buf3x3_2_1_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_1_1_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_2_1_1_load_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %weight_buf3x3_2_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_1_0_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_2_1_0_load_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %weight_buf3x3_2_0_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_0_2_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_2_0_2_load_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %weight_buf3x3_2_0_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_0_1_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_2_0_1_load_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %weight_buf3x3_2_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_0_0_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_2_0_0_load_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %weight_buf3x3_1_2_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_2_2_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_1_2_2_load_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %weight_buf3x3_1_2_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_2_1_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_1_2_1_load_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %weight_buf3x3_1_2_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_2_0_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_1_2_0_load_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %weight_buf3x3_1_1_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_1_2_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_1_1_2_load_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %weight_buf3x3_1_1_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_1_1_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_1_1_1_load_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %weight_buf3x3_1_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_1_0_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_1_1_0_load_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %weight_buf3x3_1_0_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_0_2_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_1_0_2_load_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %weight_buf3x3_1_0_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_0_1_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_1_0_1_load_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %weight_buf3x3_1_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_0_0_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_1_0_0_load_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %weight_buf3x3_0_2_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_2_2_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_0_2_2_load_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %weight_buf3x3_0_2_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_2_1_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_0_2_1_load_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %weight_buf3x3_0_2_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_2_0_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_0_2_0_load_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %weight_buf3x3_0_1_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_1_2_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_0_1_2_load_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %weight_buf3x3_0_1_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_1_1_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_0_1_1_load_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:28 %weight_buf3x3_0_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_1_0_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_0_1_0_load_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %weight_buf3x3_0_0_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_0_2_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_0_0_2_load_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:30 %weight_buf3x3_0_0_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_0_1_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_0_0_1_load_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %weight_buf3x3_0_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_0_0_load

]]></Node>
<StgValue><ssdm name="weight_buf3x3_0_0_0_load_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %bias_buf3x3_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_buf3x3_2_load

]]></Node>
<StgValue><ssdm name="bias_buf3x3_2_load_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %bias_buf3x3_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_buf3x3_1_load

]]></Node>
<StgValue><ssdm name="bias_buf3x3_1_load_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %bias_buf3x3_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_buf3x3_0_load

]]></Node>
<StgValue><ssdm name="bias_buf3x3_0_load_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i14 0, i14 %indvar_flatten59

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:36 %store_ln30 = store i2 0, i2 %c

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i13 0, i13 %indvar_flatten44

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:38 %store_ln31 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:39 %store_ln32 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:40 %br_ln0 = br void %VITIS_LOOP_34_4.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_4.i:0 %indvar_flatten44_load = load i13 %indvar_flatten44

]]></Node>
<StgValue><ssdm name="indvar_flatten44_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_4.i:1 %indvar_flatten59_load = load i14 %indvar_flatten59

]]></Node>
<StgValue><ssdm name="indvar_flatten59_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_34_4.i:2 %icmp_ln30 = icmp_eq  i14 %indvar_flatten59_load, i14 9600

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_34_4.i:3 %add_ln30_1 = add i14 %indvar_flatten59_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_4.i:4 %br_ln30 = br i1 %icmp_ln30, void %for.inc51.i, void %for.body8.i21.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc51.i:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc51.i:6 %icmp_ln31 = icmp_eq  i13 %indvar_flatten44_load, i13 3200

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc51.i:10 %xor_ln30 = xor i1 %icmp_ln31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln30"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:11 %icmp_ln32 = icmp_eq  i7 %j_load, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc51.i:12 %and_ln30 = and i1 %icmp_ln32, i1 %xor_ln30

]]></Node>
<StgValue><ssdm name="and_ln30"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc51.i:15 %or_ln31 = or i1 %and_ln30, i1 %icmp_ln31

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc51.i:16 %select_ln31 = select i1 %or_ln31, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:62 %add_ln32_1 = add i7 %select_ln31, i7 1

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="11" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:89 %urem_ln32 = urem i7 %select_ln31, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayidx14211.i.exit:0 %add_ln31_4 = add i13 %indvar_flatten44_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln31_4"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
arrayidx14211.i.exit:1 %select_ln31_3 = select i1 %icmp_ln31, i13 1, i13 %add_ln31_4

]]></Node>
<StgValue><ssdm name="select_ln31_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx14211.i.exit:2 %store_ln30 = store i14 %add_ln30_1, i14 %indvar_flatten59

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx14211.i.exit:4 %store_ln31 = store i13 %select_ln31_3, i13 %indvar_flatten44

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx14211.i.exit:6 %store_ln32 = store i7 %add_ln32_1, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc51.i:1 %i_load = load i6 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc51.i:7 %select_ln30 = select i1 %icmp_ln31, i6 0, i6 %i_load

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:8 %add_ln31_1 = add i6 %i_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc51.i:9 %select_ln30_1 = select i1 %icmp_ln31, i6 1, i6 %add_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln30_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:14 %add_ln31_2 = add i6 %select_ln30, i6 1

]]></Node>
<StgValue><ssdm name="add_ln31_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:17 %add_ln31_3 = add i6 %select_ln30, i6 2

]]></Node>
<StgValue><ssdm name="add_ln31_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc51.i:18 %select_ln31_1 = select i1 %and_ln30, i6 %add_ln31_3, i6 %select_ln30_1

]]></Node>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc51.i:19 %select_ln31_2 = select i1 %and_ln30, i6 %add_ln31_2, i6 %select_ln30

]]></Node>
<StgValue><ssdm name="select_ln31_2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="10" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:42 %urem_ln31 = urem i6 %select_ln31_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln31"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="10" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:89 %urem_ln32 = urem i7 %select_ln31, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="13" op_0_bw="6">
<![CDATA[
for.inc51.i:202 %zext_ln36_15 = zext i6 %select_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln36_15"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc51.i:203 %mul_ln36_11 = mul i13 %zext_ln36_15, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln36_11"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:204 %tmp_60 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln36_11, i32 8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx14211.i.exit:5 %store_ln31 = store i6 %select_ln31_2, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="9" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:42 %urem_ln31 = urem i6 %select_ln31_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln31"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="9" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:89 %urem_ln32 = urem i7 %select_ln31, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="103" st_id="5" stage="8" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:42 %urem_ln31 = urem i6 %select_ln31_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln31"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="8" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:89 %urem_ln32 = urem i7 %select_ln31, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="7" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:42 %urem_ln31 = urem i6 %select_ln31_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln31"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="7" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:89 %urem_ln32 = urem i7 %select_ln31, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="6" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:42 %urem_ln31 = urem i6 %select_ln31_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln31"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="6" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:89 %urem_ln32 = urem i7 %select_ln31, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="109" st_id="8" stage="5" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:42 %urem_ln31 = urem i6 %select_ln31_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln31"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="5" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:89 %urem_ln32 = urem i7 %select_ln31, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="111" st_id="9" stage="4" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:42 %urem_ln31 = urem i6 %select_ln31_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln31"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="4" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:89 %urem_ln32 = urem i7 %select_ln31, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="113" st_id="10" stage="3" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:42 %urem_ln31 = urem i6 %select_ln31_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln31"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="3" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:89 %urem_ln32 = urem i7 %select_ln31, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="115" st_id="11" stage="2" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:42 %urem_ln31 = urem i6 %select_ln31_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln31"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="2" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:89 %urem_ln32 = urem i7 %select_ln31, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="1" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:42 %urem_ln31 = urem i6 %select_ln31_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln31"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2">
<![CDATA[
for.inc51.i:43 %trunc_ln31 = trunc i2 %urem_ln31

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:89 %urem_ln32 = urem i7 %select_ln31, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2">
<![CDATA[
for.inc51.i:90 %trunc_ln32 = trunc i2 %urem_ln32

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc51.i:2 %c_load = load i2 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc51.i:3 %add_ln30 = add i2 %c_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc51.i:13 %select_ln30_2 = select i1 %icmp_ln31, i2 %add_ln30, i2 %c_load

]]></Node>
<StgValue><ssdm name="select_ln30_2"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
for.inc51.i:20 %tmp_35 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln30_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="6">
<![CDATA[
for.inc51.i:21 %zext_ln36 = zext i6 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
for.inc51.i:22 %tmp_36 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln30_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="3">
<![CDATA[
for.inc51.i:23 %zext_ln36_1 = zext i3 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:24 %sub_ln36 = sub i7 %zext_ln36, i7 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="sub_ln36"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="7">
<![CDATA[
for.inc51.i:25 %sub_ln36_cast = sext i7 %sub_ln36

]]></Node>
<StgValue><ssdm name="sub_ln36_cast"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc51.i:27 %tmp_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln31_2, i6 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
for.inc51.i:28 %tmp_39 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln31_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="10">
<![CDATA[
for.inc51.i:29 %zext_ln33 = zext i10 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc51.i:30 %add_ln33 = add i12 %tmp_38, i12 %zext_ln33

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.i:31 %add_ln31 = add i6 %select_ln31_2, i6 2

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="6">
<![CDATA[
for.inc51.i:32 %zext_ln31 = zext i6 %select_ln31_2

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc51.i:33 %mul_ln31 = mul i13 %zext_ln31, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:34 %tmp_40 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln31, i32 8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="5">
<![CDATA[
for.inc51.i:35 %zext_ln36_2 = zext i5 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln36_2"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc51.i:36 %add_ln36_9 = add i8 %sub_ln36_cast, i8 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="add_ln36_9"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="8">
<![CDATA[
for.inc51.i:37 %trunc_ln36 = trunc i8 %add_ln36_9

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc51.i:38 %tmp_50 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln36, i5 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc51.i:39 %tmp_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln36_9, i2 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="10">
<![CDATA[
for.inc51.i:40 %sext_ln36_18 = sext i10 %tmp_51

]]></Node>
<StgValue><ssdm name="sext_ln36_18"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc51.i:41 %sub_ln36_1 = sub i11 %tmp_50, i11 %sext_ln36_18

]]></Node>
<StgValue><ssdm name="sub_ln36_1"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="6">
<![CDATA[
for.inc51.i:44 %zext_ln32 = zext i6 %add_ln31

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc51.i:45 %mul_ln32 = mul i13 %zext_ln32, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:46 %tmp_52 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln32, i32 8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="5">
<![CDATA[
for.inc51.i:47 %zext_ln36_3 = zext i5 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln36_3"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc51.i:48 %add_ln36_10 = add i8 %sub_ln36_cast, i8 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="add_ln36_10"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="8">
<![CDATA[
for.inc51.i:49 %trunc_ln36_1 = trunc i8 %add_ln36_10

]]></Node>
<StgValue><ssdm name="trunc_ln36_1"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc51.i:50 %tmp_53 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln36_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc51.i:51 %tmp_54 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln36_10, i2 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="10">
<![CDATA[
for.inc51.i:52 %sext_ln36_19 = sext i10 %tmp_54

]]></Node>
<StgValue><ssdm name="sext_ln36_19"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc51.i:53 %sub_ln36_2 = sub i11 %tmp_53, i11 %sext_ln36_19

]]></Node>
<StgValue><ssdm name="sub_ln36_2"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="7">
<![CDATA[
for.inc51.i:54 %zext_ln33_1 = zext i7 %select_ln31

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc51.i:55 %add_ln33_1 = add i12 %add_ln33, i12 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.i:61 %add_ln32 = add i7 %select_ln31, i7 2

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="15" op_0_bw="7">
<![CDATA[
for.inc51.i:63 %zext_ln32_1 = zext i7 %select_ln31

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc51.i:64 %mul_ln32_1 = mul i15 %zext_ln32_1, i15 171

]]></Node>
<StgValue><ssdm name="mul_ln32_1"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:65 %tmp_55 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln32_1, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="6">
<![CDATA[
for.inc51.i:66 %zext_ln36_4 = zext i6 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln36_4"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc51.i:67 %add_ln36_11 = add i11 %sub_ln36_1, i11 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="add_ln36_11"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="11">
<![CDATA[
for.inc51.i:68 %zext_ln36_5 = zext i11 %add_ln36_11

]]></Node>
<StgValue><ssdm name="zext_ln36_5"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:69 %inBuffer3x3_0_0_addr = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_addr"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc51.i:70 %add_ln36_12 = add i11 %sub_ln36_2, i11 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="add_ln36_12"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="11">
<![CDATA[
for.inc51.i:71 %zext_ln36_6 = zext i11 %add_ln36_12

]]></Node>
<StgValue><ssdm name="zext_ln36_6"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:72 %inBuffer3x3_0_0_addr_1 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:73 %inBuffer3x3_0_1_addr = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_addr"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:74 %inBuffer3x3_0_1_addr_1 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_addr_1"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:75 %inBuffer3x3_0_2_addr = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_addr"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:76 %inBuffer3x3_0_2_addr_1 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_addr_1"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:77 %inBuffer3x3_1_0_addr = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_addr"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:78 %inBuffer3x3_1_0_addr_1 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:79 %inBuffer3x3_1_1_addr = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_addr"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:80 %inBuffer3x3_1_1_addr_1 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:81 %inBuffer3x3_1_2_addr = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_addr"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:82 %inBuffer3x3_1_2_addr_1 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:83 %inBuffer3x3_2_0_addr = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_addr"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:84 %inBuffer3x3_2_0_addr_1 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:85 %inBuffer3x3_2_1_addr = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_addr"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:86 %inBuffer3x3_2_1_addr_1 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:87 %inBuffer3x3_2_2_addr = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_addr"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:88 %inBuffer3x3_2_2_addr_1 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_addr_1"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:91 %inBuffer3x3_0_0_load = load i11 %inBuffer3x3_0_0_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:92 %inBuffer3x3_0_1_load = load i11 %inBuffer3x3_0_1_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:93 %inBuffer3x3_0_2_load = load i11 %inBuffer3x3_0_2_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:95 %inBuffer3x3_1_0_load = load i11 %inBuffer3x3_1_0_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:96 %inBuffer3x3_1_1_load = load i11 %inBuffer3x3_1_1_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:97 %inBuffer3x3_1_2_load = load i11 %inBuffer3x3_1_2_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:99 %inBuffer3x3_2_0_load = load i11 %inBuffer3x3_2_0_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:100 %inBuffer3x3_2_1_load = load i11 %inBuffer3x3_2_1_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:101 %inBuffer3x3_2_2_load = load i11 %inBuffer3x3_2_2_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="7">
<![CDATA[
for.inc51.i:110 %zext_ln36_7 = zext i7 %add_ln32_1

]]></Node>
<StgValue><ssdm name="zext_ln36_7"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc51.i:111 %mul_ln36_9 = mul i15 %zext_ln36_7, i15 171

]]></Node>
<StgValue><ssdm name="mul_ln36_9"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:112 %tmp_56 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln36_9, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="6">
<![CDATA[
for.inc51.i:113 %zext_ln36_8 = zext i6 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln36_8"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc51.i:114 %add_ln36_13 = add i11 %sub_ln36_1, i11 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="add_ln36_13"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="11">
<![CDATA[
for.inc51.i:115 %zext_ln36_9 = zext i11 %add_ln36_13

]]></Node>
<StgValue><ssdm name="zext_ln36_9"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:116 %inBuffer3x3_0_0_addr_2 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_addr_2"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc51.i:117 %add_ln36_14 = add i11 %sub_ln36_2, i11 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="add_ln36_14"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="11">
<![CDATA[
for.inc51.i:118 %zext_ln36_10 = zext i11 %add_ln36_14

]]></Node>
<StgValue><ssdm name="zext_ln36_10"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:119 %inBuffer3x3_0_0_addr_7 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_addr_7"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:120 %inBuffer3x3_0_1_addr_2 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_addr_2"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:121 %inBuffer3x3_0_1_addr_7 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_addr_7"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:122 %inBuffer3x3_0_2_addr_2 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_addr_2"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:123 %inBuffer3x3_0_2_addr_7 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_addr_7"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:124 %inBuffer3x3_1_0_addr_2 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_addr_2"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:125 %inBuffer3x3_1_0_addr_7 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_addr_7"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:126 %inBuffer3x3_1_1_addr_2 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_addr_2"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:127 %inBuffer3x3_1_1_addr_7 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_addr_7"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:128 %inBuffer3x3_1_2_addr_2 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_addr_2"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:129 %inBuffer3x3_1_2_addr_7 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_addr_7"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:130 %inBuffer3x3_2_0_addr_2 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_addr_2"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:131 %inBuffer3x3_2_0_addr_7 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_addr_7"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:132 %inBuffer3x3_2_1_addr_2 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_addr_2"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:133 %inBuffer3x3_2_1_addr_7 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_addr_7"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:134 %inBuffer3x3_2_2_addr_2 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_addr_2"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:135 %inBuffer3x3_2_2_addr_7 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_addr_7"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:136 %inBuffer3x3_0_0_load_1 = load i11 %inBuffer3x3_0_0_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_1"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:137 %inBuffer3x3_0_1_load_1 = load i11 %inBuffer3x3_0_1_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_1"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:138 %inBuffer3x3_0_2_load_1 = load i11 %inBuffer3x3_0_2_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_1"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:140 %inBuffer3x3_1_0_load_1 = load i11 %inBuffer3x3_1_0_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_1"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:141 %inBuffer3x3_1_1_load_1 = load i11 %inBuffer3x3_1_1_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_1"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:142 %inBuffer3x3_1_2_load_1 = load i11 %inBuffer3x3_1_2_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_1"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:144 %inBuffer3x3_2_0_load_1 = load i11 %inBuffer3x3_2_0_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_1"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:145 %inBuffer3x3_2_1_load_1 = load i11 %inBuffer3x3_2_1_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_1"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:146 %inBuffer3x3_2_2_load_1 = load i11 %inBuffer3x3_2_2_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_1"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="7">
<![CDATA[
for.inc51.i:156 %zext_ln36_11 = zext i7 %add_ln32

]]></Node>
<StgValue><ssdm name="zext_ln36_11"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc51.i:157 %mul_ln36_10 = mul i15 %zext_ln36_11, i15 171

]]></Node>
<StgValue><ssdm name="mul_ln36_10"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:158 %tmp_58 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln36_10, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="6">
<![CDATA[
for.inc51.i:159 %zext_ln36_12 = zext i6 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln36_12"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc51.i:160 %add_ln36_15 = add i11 %sub_ln36_1, i11 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="add_ln36_15"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="11">
<![CDATA[
for.inc51.i:161 %zext_ln36_13 = zext i11 %add_ln36_15

]]></Node>
<StgValue><ssdm name="zext_ln36_13"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:162 %inBuffer3x3_0_0_addr_3 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_addr_3"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc51.i:163 %add_ln36_16 = add i11 %sub_ln36_2, i11 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="add_ln36_16"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="11">
<![CDATA[
for.inc51.i:164 %zext_ln36_14 = zext i11 %add_ln36_16

]]></Node>
<StgValue><ssdm name="zext_ln36_14"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:165 %inBuffer3x3_0_0_addr_8 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_addr_8"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:166 %inBuffer3x3_0_1_addr_3 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_addr_3"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:167 %inBuffer3x3_0_1_addr_8 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_addr_8"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:168 %inBuffer3x3_0_2_addr_3 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_addr_3"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:169 %inBuffer3x3_0_2_addr_8 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_addr_8"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:170 %inBuffer3x3_1_0_addr_3 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_addr_3"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:171 %inBuffer3x3_1_0_addr_8 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_addr_8"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:172 %inBuffer3x3_1_1_addr_3 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_addr_3"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:173 %inBuffer3x3_1_1_addr_8 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_addr_8"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:174 %inBuffer3x3_1_2_addr_3 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_addr_3"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:175 %inBuffer3x3_1_2_addr_8 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_addr_8"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:176 %inBuffer3x3_2_0_addr_3 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_addr_3"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:177 %inBuffer3x3_2_0_addr_8 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_addr_8"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:178 %inBuffer3x3_2_1_addr_3 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_addr_3"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:179 %inBuffer3x3_2_1_addr_8 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_addr_8"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:180 %inBuffer3x3_2_2_addr_3 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_addr_3"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:181 %inBuffer3x3_2_2_addr_8 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_addr_8"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:182 %inBuffer3x3_0_0_load_2 = load i11 %inBuffer3x3_0_0_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_2"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:183 %inBuffer3x3_0_1_load_2 = load i11 %inBuffer3x3_0_1_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_2"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:184 %inBuffer3x3_0_2_load_2 = load i11 %inBuffer3x3_0_2_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_2"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:186 %inBuffer3x3_1_0_load_2 = load i11 %inBuffer3x3_1_0_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_2"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:187 %inBuffer3x3_1_1_load_2 = load i11 %inBuffer3x3_1_1_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_2"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:188 %inBuffer3x3_1_2_load_2 = load i11 %inBuffer3x3_1_2_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_2"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:190 %inBuffer3x3_2_0_load_2 = load i11 %inBuffer3x3_2_0_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_2"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:191 %inBuffer3x3_2_1_load_2 = load i11 %inBuffer3x3_2_1_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_2"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:192 %inBuffer3x3_2_2_load_2 = load i11 %inBuffer3x3_2_2_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_2"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="5">
<![CDATA[
for.inc51.i:205 %zext_ln36_16 = zext i5 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln36_16"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc51.i:206 %add_ln36_17 = add i8 %sub_ln36_cast, i8 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="add_ln36_17"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="8">
<![CDATA[
for.inc51.i:207 %trunc_ln36_2 = trunc i8 %add_ln36_17

]]></Node>
<StgValue><ssdm name="trunc_ln36_2"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc51.i:208 %tmp_61 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln36_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc51.i:209 %tmp_62 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln36_17, i2 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="10">
<![CDATA[
for.inc51.i:210 %sext_ln36_20 = sext i10 %tmp_62

]]></Node>
<StgValue><ssdm name="sext_ln36_20"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc51.i:211 %sub_ln36_3 = sub i11 %tmp_61, i11 %sext_ln36_20

]]></Node>
<StgValue><ssdm name="sub_ln36_3"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc51.i:212 %add_ln36_18 = add i11 %sub_ln36_3, i11 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="add_ln36_18"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="11">
<![CDATA[
for.inc51.i:213 %zext_ln36_17 = zext i11 %add_ln36_18

]]></Node>
<StgValue><ssdm name="zext_ln36_17"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:214 %inBuffer3x3_0_0_addr_4 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_addr_4"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc51.i:215 %add_ln36_19 = add i11 %sub_ln36_3, i11 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="add_ln36_19"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="11">
<![CDATA[
for.inc51.i:216 %zext_ln36_18 = zext i11 %add_ln36_19

]]></Node>
<StgValue><ssdm name="zext_ln36_18"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:217 %inBuffer3x3_0_0_addr_5 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_addr_5"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc51.i:218 %add_ln36_20 = add i11 %sub_ln36_3, i11 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="add_ln36_20"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="11">
<![CDATA[
for.inc51.i:219 %zext_ln36_19 = zext i11 %add_ln36_20

]]></Node>
<StgValue><ssdm name="zext_ln36_19"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:220 %inBuffer3x3_0_0_addr_6 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_addr_6"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:221 %inBuffer3x3_0_1_addr_4 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_addr_4"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:222 %inBuffer3x3_0_1_addr_5 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_addr_5"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:223 %inBuffer3x3_0_1_addr_6 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_addr_6"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:224 %inBuffer3x3_0_2_addr_4 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_addr_4"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:225 %inBuffer3x3_0_2_addr_5 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_addr_5"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:226 %inBuffer3x3_0_2_addr_6 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_addr_6"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:227 %inBuffer3x3_1_0_addr_4 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_addr_4"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:228 %inBuffer3x3_1_0_addr_5 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_addr_5"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:229 %inBuffer3x3_1_0_addr_6 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_addr_6"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:230 %inBuffer3x3_1_1_addr_4 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_addr_4"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:231 %inBuffer3x3_1_1_addr_5 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_addr_5"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:232 %inBuffer3x3_1_1_addr_6 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_addr_6"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:233 %inBuffer3x3_1_2_addr_4 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_addr_4"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:234 %inBuffer3x3_1_2_addr_5 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_addr_5"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:235 %inBuffer3x3_1_2_addr_6 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_addr_6"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:236 %inBuffer3x3_2_0_addr_4 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_addr_4"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:237 %inBuffer3x3_2_0_addr_5 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_addr_5"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:238 %inBuffer3x3_2_0_addr_6 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_addr_6"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:239 %inBuffer3x3_2_1_addr_4 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_addr_4"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:240 %inBuffer3x3_2_1_addr_5 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_addr_5"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:241 %inBuffer3x3_2_1_addr_6 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_addr_6"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:242 %inBuffer3x3_2_2_addr_4 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_addr_4"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:243 %inBuffer3x3_2_2_addr_5 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_addr_5"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:244 %inBuffer3x3_2_2_addr_6 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_addr_6"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:245 %inBuffer3x3_0_0_load_3 = load i11 %inBuffer3x3_0_0_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_3"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:246 %inBuffer3x3_0_1_load_3 = load i11 %inBuffer3x3_0_1_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_3"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:247 %inBuffer3x3_0_2_load_3 = load i11 %inBuffer3x3_0_2_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_3"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:249 %inBuffer3x3_1_0_load_3 = load i11 %inBuffer3x3_1_0_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_3"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:250 %inBuffer3x3_1_1_load_3 = load i11 %inBuffer3x3_1_1_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_3"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:251 %inBuffer3x3_1_2_load_3 = load i11 %inBuffer3x3_1_2_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_3"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:253 %inBuffer3x3_2_0_load_3 = load i11 %inBuffer3x3_2_0_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_3"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:254 %inBuffer3x3_2_1_load_3 = load i11 %inBuffer3x3_2_1_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_3"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:255 %inBuffer3x3_2_2_load_3 = load i11 %inBuffer3x3_2_2_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_3"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:265 %inBuffer3x3_0_0_load_4 = load i11 %inBuffer3x3_0_0_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_4"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:266 %inBuffer3x3_0_1_load_4 = load i11 %inBuffer3x3_0_1_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_4"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:267 %inBuffer3x3_0_2_load_4 = load i11 %inBuffer3x3_0_2_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_4"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:269 %inBuffer3x3_1_0_load_4 = load i11 %inBuffer3x3_1_0_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_4"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:270 %inBuffer3x3_1_1_load_4 = load i11 %inBuffer3x3_1_1_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_4"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:271 %inBuffer3x3_1_2_load_4 = load i11 %inBuffer3x3_1_2_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_4"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:273 %inBuffer3x3_2_0_load_4 = load i11 %inBuffer3x3_2_0_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_4"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:274 %inBuffer3x3_2_1_load_4 = load i11 %inBuffer3x3_2_1_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_4"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:275 %inBuffer3x3_2_2_load_4 = load i11 %inBuffer3x3_2_2_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_4"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:285 %inBuffer3x3_0_0_load_5 = load i11 %inBuffer3x3_0_0_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_5"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:286 %inBuffer3x3_0_1_load_5 = load i11 %inBuffer3x3_0_1_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_5"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:287 %inBuffer3x3_0_2_load_5 = load i11 %inBuffer3x3_0_2_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_5"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:289 %inBuffer3x3_1_0_load_5 = load i11 %inBuffer3x3_1_0_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_5"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:290 %inBuffer3x3_1_1_load_5 = load i11 %inBuffer3x3_1_1_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_5"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:291 %inBuffer3x3_1_2_load_5 = load i11 %inBuffer3x3_1_2_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_5"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:293 %inBuffer3x3_2_0_load_5 = load i11 %inBuffer3x3_2_0_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_5"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:294 %inBuffer3x3_2_1_load_5 = load i11 %inBuffer3x3_2_1_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_5"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:295 %inBuffer3x3_2_2_load_5 = load i11 %inBuffer3x3_2_2_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_5"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:305 %inBuffer3x3_0_0_load_6 = load i11 %inBuffer3x3_0_0_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_6"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:306 %inBuffer3x3_0_1_load_6 = load i11 %inBuffer3x3_0_1_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_6"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:307 %inBuffer3x3_0_2_load_6 = load i11 %inBuffer3x3_0_2_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_6"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:309 %inBuffer3x3_1_0_load_6 = load i11 %inBuffer3x3_1_0_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_6"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:310 %inBuffer3x3_1_1_load_6 = load i11 %inBuffer3x3_1_1_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_6"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:311 %inBuffer3x3_1_2_load_6 = load i11 %inBuffer3x3_1_2_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_6"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:313 %inBuffer3x3_2_0_load_6 = load i11 %inBuffer3x3_2_0_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_6"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:314 %inBuffer3x3_2_1_load_6 = load i11 %inBuffer3x3_2_1_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_6"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:315 %inBuffer3x3_2_2_load_6 = load i11 %inBuffer3x3_2_2_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_6"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:325 %inBuffer3x3_0_0_load_7 = load i11 %inBuffer3x3_0_0_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_7"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:326 %inBuffer3x3_0_1_load_7 = load i11 %inBuffer3x3_0_1_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_7"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:327 %inBuffer3x3_0_2_load_7 = load i11 %inBuffer3x3_0_2_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_7"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:329 %inBuffer3x3_1_0_load_7 = load i11 %inBuffer3x3_1_0_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_7"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:330 %inBuffer3x3_1_1_load_7 = load i11 %inBuffer3x3_1_1_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_7"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:331 %inBuffer3x3_1_2_load_7 = load i11 %inBuffer3x3_1_2_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_7"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:333 %inBuffer3x3_2_0_load_7 = load i11 %inBuffer3x3_2_0_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_7"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:334 %inBuffer3x3_2_1_load_7 = load i11 %inBuffer3x3_2_1_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_7"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:335 %inBuffer3x3_2_2_load_7 = load i11 %inBuffer3x3_2_2_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_7"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:345 %inBuffer3x3_0_0_load_8 = load i11 %inBuffer3x3_0_0_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_8"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:346 %inBuffer3x3_0_1_load_8 = load i11 %inBuffer3x3_0_1_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_8"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:347 %inBuffer3x3_0_2_load_8 = load i11 %inBuffer3x3_0_2_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_8"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:349 %inBuffer3x3_1_0_load_8 = load i11 %inBuffer3x3_1_0_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_8"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:350 %inBuffer3x3_1_1_load_8 = load i11 %inBuffer3x3_1_1_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_8"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:351 %inBuffer3x3_1_2_load_8 = load i11 %inBuffer3x3_1_2_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_8"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:353 %inBuffer3x3_2_0_load_8 = load i11 %inBuffer3x3_2_0_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_8"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:354 %inBuffer3x3_2_1_load_8 = load i11 %inBuffer3x3_2_1_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_8"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:355 %inBuffer3x3_2_2_load_8 = load i11 %inBuffer3x3_2_2_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_8"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc51.i:366 %switch_ln36 = switch i2 %select_ln30_2, void %arrayidx14211.i.case.2, i2 0, void %arrayidx14211.i.case.0, i2 1, void %arrayidx14211.i.case.1

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx14211.i.exit:3 %store_ln30 = store i2 %select_ln30_2, i2 %c

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14211.i.exit:7 %br_ln32 = br void %VITIS_LOOP_34_4.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="360" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:91 %inBuffer3x3_0_0_load = load i11 %inBuffer3x3_0_0_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:92 %inBuffer3x3_0_1_load = load i11 %inBuffer3x3_0_1_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:93 %inBuffer3x3_0_2_load = load i11 %inBuffer3x3_0_2_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:94 %tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_0_0_load, i2 1, i16 %inBuffer3x3_0_1_load, i2 2, i16 %inBuffer3x3_0_2_load, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:95 %inBuffer3x3_1_0_load = load i11 %inBuffer3x3_1_0_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:96 %inBuffer3x3_1_1_load = load i11 %inBuffer3x3_1_1_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:97 %inBuffer3x3_1_2_load = load i11 %inBuffer3x3_1_2_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:98 %tmp_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_1_0_load, i2 1, i16 %inBuffer3x3_1_1_load, i2 2, i16 %inBuffer3x3_1_2_load, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:99 %inBuffer3x3_2_0_load = load i11 %inBuffer3x3_2_0_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:100 %inBuffer3x3_2_1_load = load i11 %inBuffer3x3_2_1_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:101 %inBuffer3x3_2_2_load = load i11 %inBuffer3x3_2_2_addr

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:102 %tmp_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_2_0_load, i2 1, i16 %inBuffer3x3_2_1_load, i2 2, i16 %inBuffer3x3_2_2_load, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:103 %tmp_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp, i2 1, i16 %tmp_1, i2 2, i16 %tmp_2, i16 0, i2 %trunc_ln31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:104 %sext_ln36 = sext i16 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
for.inc51.i:105 %tmp_41 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_0_0_0_load_read, i16 %weight_buf3x3_0_0_1_load_read, i16 %weight_buf3x3_0_0_2_load_read, i2 %select_ln30_2

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:106 %sext_ln36_1 = sext i16 %tmp_41

]]></Node>
<StgValue><ssdm name="sext_ln36_1"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:107 %mul_ln36 = mul i29 %sext_ln36_1, i29 %sext_ln36

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:136 %inBuffer3x3_0_0_load_1 = load i11 %inBuffer3x3_0_0_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_1"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:137 %inBuffer3x3_0_1_load_1 = load i11 %inBuffer3x3_0_1_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_1"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:138 %inBuffer3x3_0_2_load_1 = load i11 %inBuffer3x3_0_2_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_1"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:139 %tmp_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_0_0_load_1, i2 0, i16 %inBuffer3x3_0_1_load_1, i2 1, i16 %inBuffer3x3_0_2_load_1, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:140 %inBuffer3x3_1_0_load_1 = load i11 %inBuffer3x3_1_0_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_1"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:141 %inBuffer3x3_1_1_load_1 = load i11 %inBuffer3x3_1_1_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_1"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:142 %inBuffer3x3_1_2_load_1 = load i11 %inBuffer3x3_1_2_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_1"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:143 %tmp_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_1_0_load_1, i2 0, i16 %inBuffer3x3_1_1_load_1, i2 1, i16 %inBuffer3x3_1_2_load_1, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:144 %inBuffer3x3_2_0_load_1 = load i11 %inBuffer3x3_2_0_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_1"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:145 %inBuffer3x3_2_1_load_1 = load i11 %inBuffer3x3_2_1_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_1"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:146 %inBuffer3x3_2_2_load_1 = load i11 %inBuffer3x3_2_2_addr_2

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_1"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:147 %tmp_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_2_0_load_1, i2 0, i16 %inBuffer3x3_2_1_load_1, i2 1, i16 %inBuffer3x3_2_2_load_1, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:148 %tmp_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_4, i2 1, i16 %tmp_5, i2 2, i16 %tmp_6, i16 0, i2 %trunc_ln31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:182 %inBuffer3x3_0_0_load_2 = load i11 %inBuffer3x3_0_0_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_2"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:183 %inBuffer3x3_0_1_load_2 = load i11 %inBuffer3x3_0_1_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_2"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:184 %inBuffer3x3_0_2_load_2 = load i11 %inBuffer3x3_0_2_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_2"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:185 %tmp_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_0_0_load_2, i2 2, i16 %inBuffer3x3_0_1_load_2, i2 0, i16 %inBuffer3x3_0_2_load_2, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:186 %inBuffer3x3_1_0_load_2 = load i11 %inBuffer3x3_1_0_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_2"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:187 %inBuffer3x3_1_1_load_2 = load i11 %inBuffer3x3_1_1_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_2"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:188 %inBuffer3x3_1_2_load_2 = load i11 %inBuffer3x3_1_2_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_2"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:189 %tmp_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_1_0_load_2, i2 2, i16 %inBuffer3x3_1_1_load_2, i2 0, i16 %inBuffer3x3_1_2_load_2, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:190 %inBuffer3x3_2_0_load_2 = load i11 %inBuffer3x3_2_0_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_2"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:191 %inBuffer3x3_2_1_load_2 = load i11 %inBuffer3x3_2_1_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_2"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:192 %inBuffer3x3_2_2_load_2 = load i11 %inBuffer3x3_2_2_addr_3

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_2"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:193 %tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_2_0_load_2, i2 2, i16 %inBuffer3x3_2_1_load_2, i2 0, i16 %inBuffer3x3_2_2_load_2, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:194 %tmp_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_8, i2 1, i16 %tmp_9, i2 2, i16 %tmp_s, i16 0, i2 %trunc_ln31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:245 %inBuffer3x3_0_0_load_3 = load i11 %inBuffer3x3_0_0_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_3"/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:246 %inBuffer3x3_0_1_load_3 = load i11 %inBuffer3x3_0_1_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_3"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:247 %inBuffer3x3_0_2_load_3 = load i11 %inBuffer3x3_0_2_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_3"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:248 %tmp_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_0_0_load_3, i2 1, i16 %inBuffer3x3_0_1_load_3, i2 2, i16 %inBuffer3x3_0_2_load_3, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:249 %inBuffer3x3_1_0_load_3 = load i11 %inBuffer3x3_1_0_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_3"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:250 %inBuffer3x3_1_1_load_3 = load i11 %inBuffer3x3_1_1_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_3"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:251 %inBuffer3x3_1_2_load_3 = load i11 %inBuffer3x3_1_2_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_3"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:252 %tmp_12 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_1_0_load_3, i2 1, i16 %inBuffer3x3_1_1_load_3, i2 2, i16 %inBuffer3x3_1_2_load_3, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:253 %inBuffer3x3_2_0_load_3 = load i11 %inBuffer3x3_2_0_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_3"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:254 %inBuffer3x3_2_1_load_3 = load i11 %inBuffer3x3_2_1_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_3"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:255 %inBuffer3x3_2_2_load_3 = load i11 %inBuffer3x3_2_2_addr_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_3"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:256 %tmp_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_2_0_load_3, i2 1, i16 %inBuffer3x3_2_1_load_3, i2 2, i16 %inBuffer3x3_2_2_load_3, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:257 %tmp_14 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_11, i2 0, i16 %tmp_12, i2 1, i16 %tmp_13, i16 0, i2 %trunc_ln31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:265 %inBuffer3x3_0_0_load_4 = load i11 %inBuffer3x3_0_0_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_4"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:266 %inBuffer3x3_0_1_load_4 = load i11 %inBuffer3x3_0_1_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_4"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:267 %inBuffer3x3_0_2_load_4 = load i11 %inBuffer3x3_0_2_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_4"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:268 %tmp_15 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_0_0_load_4, i2 0, i16 %inBuffer3x3_0_1_load_4, i2 1, i16 %inBuffer3x3_0_2_load_4, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:269 %inBuffer3x3_1_0_load_4 = load i11 %inBuffer3x3_1_0_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_4"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:270 %inBuffer3x3_1_1_load_4 = load i11 %inBuffer3x3_1_1_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_4"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:271 %inBuffer3x3_1_2_load_4 = load i11 %inBuffer3x3_1_2_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_4"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:272 %tmp_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_1_0_load_4, i2 0, i16 %inBuffer3x3_1_1_load_4, i2 1, i16 %inBuffer3x3_1_2_load_4, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:273 %inBuffer3x3_2_0_load_4 = load i11 %inBuffer3x3_2_0_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_4"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:274 %inBuffer3x3_2_1_load_4 = load i11 %inBuffer3x3_2_1_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_4"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:275 %inBuffer3x3_2_2_load_4 = load i11 %inBuffer3x3_2_2_addr_5

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_4"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:276 %tmp_17 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_2_0_load_4, i2 0, i16 %inBuffer3x3_2_1_load_4, i2 1, i16 %inBuffer3x3_2_2_load_4, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:277 %tmp_18 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_15, i2 0, i16 %tmp_16, i2 1, i16 %tmp_17, i16 0, i2 %trunc_ln31

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:285 %inBuffer3x3_0_0_load_5 = load i11 %inBuffer3x3_0_0_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_5"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:286 %inBuffer3x3_0_1_load_5 = load i11 %inBuffer3x3_0_1_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_5"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:287 %inBuffer3x3_0_2_load_5 = load i11 %inBuffer3x3_0_2_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_5"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:288 %tmp_19 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_0_0_load_5, i2 2, i16 %inBuffer3x3_0_1_load_5, i2 0, i16 %inBuffer3x3_0_2_load_5, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:289 %inBuffer3x3_1_0_load_5 = load i11 %inBuffer3x3_1_0_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_5"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:290 %inBuffer3x3_1_1_load_5 = load i11 %inBuffer3x3_1_1_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_5"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:291 %inBuffer3x3_1_2_load_5 = load i11 %inBuffer3x3_1_2_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_5"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:292 %tmp_20 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_1_0_load_5, i2 2, i16 %inBuffer3x3_1_1_load_5, i2 0, i16 %inBuffer3x3_1_2_load_5, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:293 %inBuffer3x3_2_0_load_5 = load i11 %inBuffer3x3_2_0_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_5"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:294 %inBuffer3x3_2_1_load_5 = load i11 %inBuffer3x3_2_1_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_5"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:295 %inBuffer3x3_2_2_load_5 = load i11 %inBuffer3x3_2_2_addr_6

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_5"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:296 %tmp_21 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_2_0_load_5, i2 2, i16 %inBuffer3x3_2_1_load_5, i2 0, i16 %inBuffer3x3_2_2_load_5, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:297 %tmp_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_19, i2 0, i16 %tmp_20, i2 1, i16 %tmp_21, i16 0, i2 %trunc_ln31

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:305 %inBuffer3x3_0_0_load_6 = load i11 %inBuffer3x3_0_0_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_6"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:306 %inBuffer3x3_0_1_load_6 = load i11 %inBuffer3x3_0_1_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_6"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:307 %inBuffer3x3_0_2_load_6 = load i11 %inBuffer3x3_0_2_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_6"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:308 %tmp_23 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_0_0_load_6, i2 1, i16 %inBuffer3x3_0_1_load_6, i2 2, i16 %inBuffer3x3_0_2_load_6, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:309 %inBuffer3x3_1_0_load_6 = load i11 %inBuffer3x3_1_0_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_6"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:310 %inBuffer3x3_1_1_load_6 = load i11 %inBuffer3x3_1_1_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_6"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:311 %inBuffer3x3_1_2_load_6 = load i11 %inBuffer3x3_1_2_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_6"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:312 %tmp_24 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_1_0_load_6, i2 1, i16 %inBuffer3x3_1_1_load_6, i2 2, i16 %inBuffer3x3_1_2_load_6, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:313 %inBuffer3x3_2_0_load_6 = load i11 %inBuffer3x3_2_0_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_6"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:314 %inBuffer3x3_2_1_load_6 = load i11 %inBuffer3x3_2_1_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_6"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:315 %inBuffer3x3_2_2_load_6 = load i11 %inBuffer3x3_2_2_addr_1

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_6"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:316 %tmp_25 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_2_0_load_6, i2 1, i16 %inBuffer3x3_2_1_load_6, i2 2, i16 %inBuffer3x3_2_2_load_6, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:317 %tmp_26 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_23, i2 2, i16 %tmp_24, i2 0, i16 %tmp_25, i16 0, i2 %trunc_ln31

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:325 %inBuffer3x3_0_0_load_7 = load i11 %inBuffer3x3_0_0_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_7"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:326 %inBuffer3x3_0_1_load_7 = load i11 %inBuffer3x3_0_1_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_7"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:327 %inBuffer3x3_0_2_load_7 = load i11 %inBuffer3x3_0_2_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_7"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:328 %tmp_27 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_0_0_load_7, i2 0, i16 %inBuffer3x3_0_1_load_7, i2 1, i16 %inBuffer3x3_0_2_load_7, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:329 %inBuffer3x3_1_0_load_7 = load i11 %inBuffer3x3_1_0_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_7"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:330 %inBuffer3x3_1_1_load_7 = load i11 %inBuffer3x3_1_1_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_7"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:331 %inBuffer3x3_1_2_load_7 = load i11 %inBuffer3x3_1_2_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_7"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:332 %tmp_28 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_1_0_load_7, i2 0, i16 %inBuffer3x3_1_1_load_7, i2 1, i16 %inBuffer3x3_1_2_load_7, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:333 %inBuffer3x3_2_0_load_7 = load i11 %inBuffer3x3_2_0_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_7"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:334 %inBuffer3x3_2_1_load_7 = load i11 %inBuffer3x3_2_1_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_7"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:335 %inBuffer3x3_2_2_load_7 = load i11 %inBuffer3x3_2_2_addr_7

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_7"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:336 %tmp_29 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_2_0_load_7, i2 0, i16 %inBuffer3x3_2_1_load_7, i2 1, i16 %inBuffer3x3_2_2_load_7, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:337 %tmp_30 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_27, i2 2, i16 %tmp_28, i2 0, i16 %tmp_29, i16 0, i2 %trunc_ln31

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:345 %inBuffer3x3_0_0_load_8 = load i11 %inBuffer3x3_0_0_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_load_8"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:346 %inBuffer3x3_0_1_load_8 = load i11 %inBuffer3x3_0_1_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_load_8"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:347 %inBuffer3x3_0_2_load_8 = load i11 %inBuffer3x3_0_2_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_load_8"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:348 %tmp_31 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_0_0_load_8, i2 2, i16 %inBuffer3x3_0_1_load_8, i2 0, i16 %inBuffer3x3_0_2_load_8, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:349 %inBuffer3x3_1_0_load_8 = load i11 %inBuffer3x3_1_0_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_load_8"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="-2"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:350 %inBuffer3x3_1_1_load_8 = load i11 %inBuffer3x3_1_1_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_load_8"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:351 %inBuffer3x3_1_2_load_8 = load i11 %inBuffer3x3_1_2_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_load_8"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:352 %tmp_32 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_1_0_load_8, i2 2, i16 %inBuffer3x3_1_1_load_8, i2 0, i16 %inBuffer3x3_1_2_load_8, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:353 %inBuffer3x3_2_0_load_8 = load i11 %inBuffer3x3_2_0_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_load_8"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:354 %inBuffer3x3_2_1_load_8 = load i11 %inBuffer3x3_2_1_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_load_8"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="11">
<![CDATA[
for.inc51.i:355 %inBuffer3x3_2_2_load_8 = load i11 %inBuffer3x3_2_2_addr_8

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_load_8"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:356 %tmp_33 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_2_0_load_8, i2 2, i16 %inBuffer3x3_2_1_load_8, i2 0, i16 %inBuffer3x3_2_2_load_8, i16 0, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc51.i:357 %tmp_34 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_31, i2 2, i16 %tmp_32, i2 0, i16 %tmp_33, i16 0, i2 %trunc_ln31

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="481" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:107 %mul_ln36 = mul i29 %sext_ln36_1, i29 %sext_ln36

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:149 %sext_ln36_2 = sext i16 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln36_2"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
for.inc51.i:150 %tmp_42 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_0_1_0_load_read, i16 %weight_buf3x3_0_1_1_load_read, i16 %weight_buf3x3_0_1_2_load_read, i2 %select_ln30_2

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:151 %sext_ln36_3 = sext i16 %tmp_42

]]></Node>
<StgValue><ssdm name="sext_ln36_3"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:152 %mul_ln36_1 = mul i29 %sext_ln36_3, i29 %sext_ln36_2

]]></Node>
<StgValue><ssdm name="mul_ln36_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="486" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
for.inc51.i:26 %tmp_37 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %bias_buf3x3_0_load_read, i16 %bias_buf3x3_1_load_read, i16 %bias_buf3x3_2_load_read, i2 %select_ln30_2

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="487" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:107 %mul_ln36 = mul i29 %sext_ln36_1, i29 %sext_ln36

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>

<operation id="488" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:108 %shl_ln1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_37, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="489" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:109 %add_ln36 = add i29 %shl_ln1, i29 %mul_ln36

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:152 %mul_ln36_1 = mul i29 %sext_ln36_3, i29 %sext_ln36_2

]]></Node>
<StgValue><ssdm name="mul_ln36_1"/></StgValue>
</operation>

<operation id="491" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:195 %sext_ln36_4 = sext i16 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln36_4"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
for.inc51.i:196 %tmp_43 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_0_2_0_load_read, i16 %weight_buf3x3_0_2_1_load_read, i16 %weight_buf3x3_0_2_2_load_read, i2 %select_ln30_2

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:197 %sext_ln36_5 = sext i16 %tmp_43

]]></Node>
<StgValue><ssdm name="sext_ln36_5"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:198 %mul_ln36_2 = mul i29 %sext_ln36_5, i29 %sext_ln36_4

]]></Node>
<StgValue><ssdm name="mul_ln36_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="495" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:109 %add_ln36 = add i29 %shl_ln1, i29 %mul_ln36

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:152 %mul_ln36_1 = mul i29 %sext_ln36_3, i29 %sext_ln36_2

]]></Node>
<StgValue><ssdm name="mul_ln36_1"/></StgValue>
</operation>

<operation id="497" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:153 %tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:154 %shl_ln36_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_57, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln36_1"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:155 %add_ln36_1 = add i29 %shl_ln36_1, i29 %mul_ln36_1

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:198 %mul_ln36_2 = mul i29 %sext_ln36_5, i29 %sext_ln36_4

]]></Node>
<StgValue><ssdm name="mul_ln36_2"/></StgValue>
</operation>

<operation id="501" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:258 %sext_ln36_6 = sext i16 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln36_6"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
for.inc51.i:259 %tmp_44 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_1_0_0_load_read, i16 %weight_buf3x3_1_0_1_load_read, i16 %weight_buf3x3_1_0_2_load_read, i2 %select_ln30_2

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:260 %sext_ln36_7 = sext i16 %tmp_44

]]></Node>
<StgValue><ssdm name="sext_ln36_7"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:261 %mul_ln36_3 = mul i29 %sext_ln36_7, i29 %sext_ln36_6

]]></Node>
<StgValue><ssdm name="mul_ln36_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="505" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:155 %add_ln36_1 = add i29 %shl_ln36_1, i29 %mul_ln36_1

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="506" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:198 %mul_ln36_2 = mul i29 %sext_ln36_5, i29 %sext_ln36_4

]]></Node>
<StgValue><ssdm name="mul_ln36_2"/></StgValue>
</operation>

<operation id="507" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:199 %tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_1, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="508" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:200 %shl_ln36_2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_59, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln36_2"/></StgValue>
</operation>

<operation id="509" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:201 %add_ln36_2 = add i29 %shl_ln36_2, i29 %mul_ln36_2

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>

<operation id="510" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:261 %mul_ln36_3 = mul i29 %sext_ln36_7, i29 %sext_ln36_6

]]></Node>
<StgValue><ssdm name="mul_ln36_3"/></StgValue>
</operation>

<operation id="511" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:278 %sext_ln36_8 = sext i16 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln36_8"/></StgValue>
</operation>

<operation id="512" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
for.inc51.i:279 %tmp_45 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_1_1_0_load_read, i16 %weight_buf3x3_1_1_1_load_read, i16 %weight_buf3x3_1_1_2_load_read, i2 %select_ln30_2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="513" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:280 %sext_ln36_9 = sext i16 %tmp_45

]]></Node>
<StgValue><ssdm name="sext_ln36_9"/></StgValue>
</operation>

<operation id="514" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:281 %mul_ln36_4 = mul i29 %sext_ln36_9, i29 %sext_ln36_8

]]></Node>
<StgValue><ssdm name="mul_ln36_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="515" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:201 %add_ln36_2 = add i29 %shl_ln36_2, i29 %mul_ln36_2

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>

<operation id="516" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:261 %mul_ln36_3 = mul i29 %sext_ln36_7, i29 %sext_ln36_6

]]></Node>
<StgValue><ssdm name="mul_ln36_3"/></StgValue>
</operation>

<operation id="517" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:262 %tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_2, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="518" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:263 %shl_ln36_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_63, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln36_3"/></StgValue>
</operation>

<operation id="519" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:264 %add_ln36_3 = add i29 %shl_ln36_3, i29 %mul_ln36_3

]]></Node>
<StgValue><ssdm name="add_ln36_3"/></StgValue>
</operation>

<operation id="520" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:281 %mul_ln36_4 = mul i29 %sext_ln36_9, i29 %sext_ln36_8

]]></Node>
<StgValue><ssdm name="mul_ln36_4"/></StgValue>
</operation>

<operation id="521" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:298 %sext_ln36_10 = sext i16 %tmp_22

]]></Node>
<StgValue><ssdm name="sext_ln36_10"/></StgValue>
</operation>

<operation id="522" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
for.inc51.i:299 %tmp_46 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_1_2_0_load_read, i16 %weight_buf3x3_1_2_1_load_read, i16 %weight_buf3x3_1_2_2_load_read, i2 %select_ln30_2

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="523" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:300 %sext_ln36_11 = sext i16 %tmp_46

]]></Node>
<StgValue><ssdm name="sext_ln36_11"/></StgValue>
</operation>

<operation id="524" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:301 %mul_ln36_5 = mul i29 %sext_ln36_11, i29 %sext_ln36_10

]]></Node>
<StgValue><ssdm name="mul_ln36_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="525" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:264 %add_ln36_3 = add i29 %shl_ln36_3, i29 %mul_ln36_3

]]></Node>
<StgValue><ssdm name="add_ln36_3"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:281 %mul_ln36_4 = mul i29 %sext_ln36_9, i29 %sext_ln36_8

]]></Node>
<StgValue><ssdm name="mul_ln36_4"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:282 %tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_3, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:283 %shl_ln36_4 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_64, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln36_4"/></StgValue>
</operation>

<operation id="529" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:284 %add_ln36_4 = add i29 %shl_ln36_4, i29 %mul_ln36_4

]]></Node>
<StgValue><ssdm name="add_ln36_4"/></StgValue>
</operation>

<operation id="530" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:301 %mul_ln36_5 = mul i29 %sext_ln36_11, i29 %sext_ln36_10

]]></Node>
<StgValue><ssdm name="mul_ln36_5"/></StgValue>
</operation>

<operation id="531" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:318 %sext_ln36_12 = sext i16 %tmp_26

]]></Node>
<StgValue><ssdm name="sext_ln36_12"/></StgValue>
</operation>

<operation id="532" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
for.inc51.i:319 %tmp_47 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_2_0_0_load_read, i16 %weight_buf3x3_2_0_1_load_read, i16 %weight_buf3x3_2_0_2_load_read, i2 %select_ln30_2

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="533" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:320 %sext_ln36_13 = sext i16 %tmp_47

]]></Node>
<StgValue><ssdm name="sext_ln36_13"/></StgValue>
</operation>

<operation id="534" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:321 %mul_ln36_6 = mul i29 %sext_ln36_13, i29 %sext_ln36_12

]]></Node>
<StgValue><ssdm name="mul_ln36_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="535" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:284 %add_ln36_4 = add i29 %shl_ln36_4, i29 %mul_ln36_4

]]></Node>
<StgValue><ssdm name="add_ln36_4"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:301 %mul_ln36_5 = mul i29 %sext_ln36_11, i29 %sext_ln36_10

]]></Node>
<StgValue><ssdm name="mul_ln36_5"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:302 %tmp_65 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_4, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:303 %shl_ln36_5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_65, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln36_5"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:304 %add_ln36_5 = add i29 %shl_ln36_5, i29 %mul_ln36_5

]]></Node>
<StgValue><ssdm name="add_ln36_5"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:321 %mul_ln36_6 = mul i29 %sext_ln36_13, i29 %sext_ln36_12

]]></Node>
<StgValue><ssdm name="mul_ln36_6"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:338 %sext_ln36_14 = sext i16 %tmp_30

]]></Node>
<StgValue><ssdm name="sext_ln36_14"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
for.inc51.i:339 %tmp_48 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_2_1_0_load_read, i16 %weight_buf3x3_2_1_1_load_read, i16 %weight_buf3x3_2_1_2_load_read, i2 %select_ln30_2

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:340 %sext_ln36_15 = sext i16 %tmp_48

]]></Node>
<StgValue><ssdm name="sext_ln36_15"/></StgValue>
</operation>

<operation id="544" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:341 %mul_ln36_7 = mul i29 %sext_ln36_15, i29 %sext_ln36_14

]]></Node>
<StgValue><ssdm name="mul_ln36_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="545" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:304 %add_ln36_5 = add i29 %shl_ln36_5, i29 %mul_ln36_5

]]></Node>
<StgValue><ssdm name="add_ln36_5"/></StgValue>
</operation>

<operation id="546" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:321 %mul_ln36_6 = mul i29 %sext_ln36_13, i29 %sext_ln36_12

]]></Node>
<StgValue><ssdm name="mul_ln36_6"/></StgValue>
</operation>

<operation id="547" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:322 %tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_5, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="548" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:323 %shl_ln36_6 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_66, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln36_6"/></StgValue>
</operation>

<operation id="549" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:324 %add_ln36_6 = add i29 %shl_ln36_6, i29 %mul_ln36_6

]]></Node>
<StgValue><ssdm name="add_ln36_6"/></StgValue>
</operation>

<operation id="550" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:341 %mul_ln36_7 = mul i29 %sext_ln36_15, i29 %sext_ln36_14

]]></Node>
<StgValue><ssdm name="mul_ln36_7"/></StgValue>
</operation>

<operation id="551" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:358 %sext_ln36_16 = sext i16 %tmp_34

]]></Node>
<StgValue><ssdm name="sext_ln36_16"/></StgValue>
</operation>

<operation id="552" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
for.inc51.i:359 %tmp_49 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_2_2_0_load_read, i16 %weight_buf3x3_2_2_1_load_read, i16 %weight_buf3x3_2_2_2_load_read, i2 %select_ln30_2

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="553" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="29" op_0_bw="16">
<![CDATA[
for.inc51.i:360 %sext_ln36_17 = sext i16 %tmp_49

]]></Node>
<StgValue><ssdm name="sext_ln36_17"/></StgValue>
</operation>

<operation id="554" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:361 %mul_ln36_8 = mul i29 %sext_ln36_17, i29 %sext_ln36_16

]]></Node>
<StgValue><ssdm name="mul_ln36_8"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="555" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:324 %add_ln36_6 = add i29 %shl_ln36_6, i29 %mul_ln36_6

]]></Node>
<StgValue><ssdm name="add_ln36_6"/></StgValue>
</operation>

<operation id="556" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:341 %mul_ln36_7 = mul i29 %sext_ln36_15, i29 %sext_ln36_14

]]></Node>
<StgValue><ssdm name="mul_ln36_7"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:342 %tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_6, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:343 %shl_ln36_7 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_67, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln36_7"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:344 %add_ln36_7 = add i29 %shl_ln36_7, i29 %mul_ln36_7

]]></Node>
<StgValue><ssdm name="add_ln36_7"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:361 %mul_ln36_8 = mul i29 %sext_ln36_17, i29 %sext_ln36_16

]]></Node>
<StgValue><ssdm name="mul_ln36_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="561" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:344 %add_ln36_7 = add i29 %shl_ln36_7, i29 %mul_ln36_7

]]></Node>
<StgValue><ssdm name="add_ln36_7"/></StgValue>
</operation>

<operation id="562" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:361 %mul_ln36_8 = mul i29 %sext_ln36_17, i29 %sext_ln36_16

]]></Node>
<StgValue><ssdm name="mul_ln36_8"/></StgValue>
</operation>

<operation id="563" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:362 %tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_7, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="564" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc51.i:363 %shl_ln36_8 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_68, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln36_8"/></StgValue>
</operation>

<operation id="565" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:364 %add_ln36_8 = add i29 %shl_ln36_8, i29 %mul_ln36_8

]]></Node>
<StgValue><ssdm name="add_ln36_8"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0">
<![CDATA[
for.body8.i21.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="566" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc51.i:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="567" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc51.i:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9600, i64 9600, i64 9600

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="568" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="12">
<![CDATA[
for.inc51.i:56 %zext_ln33_2 = zext i12 %add_ln33_1

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="569" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:57 %outBuffer3x3_0_addr = getelementptr i16 %outBuffer3x3_0, i64 0, i64 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="outBuffer3x3_0_addr"/></StgValue>
</operation>

<operation id="570" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:58 %outBuffer3x3_1_addr = getelementptr i16 %outBuffer3x3_1, i64 0, i64 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="outBuffer3x3_1_addr"/></StgValue>
</operation>

<operation id="571" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.i:59 %outBuffer3x3_2_addr = getelementptr i16 %outBuffer3x3_2, i64 0, i64 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="outBuffer3x3_2_addr"/></StgValue>
</operation>

<operation id="572" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc51.i:60 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="573" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc51.i:364 %add_ln36_8 = add i29 %shl_ln36_8, i29 %mul_ln36_8

]]></Node>
<StgValue><ssdm name="add_ln36_8"/></StgValue>
</operation>

<operation id="574" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51.i:365 %trunc_ln36_8 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_8, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln36_8"/></StgValue>
</operation>

<operation id="575" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
arrayidx14211.i.case.1:0 %store_ln36 = store i16 %trunc_ln36_8, i12 %outBuffer3x3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="576" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14211.i.case.1:1 %br_ln36 = br void %arrayidx14211.i.exit

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="577" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
arrayidx14211.i.case.0:0 %store_ln36 = store i16 %trunc_ln36_8, i12 %outBuffer3x3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="578" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14211.i.case.0:1 %br_ln36 = br void %arrayidx14211.i.exit

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="579" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_2" val="!0"/>
<literal name="select_ln30_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
arrayidx14211.i.case.2:0 %store_ln36 = store i16 %trunc_ln36_8, i12 %outBuffer3x3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="580" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_2" val="!0"/>
<literal name="select_ln30_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14211.i.case.2:1 %br_ln36 = br void %arrayidx14211.i.exit

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
