-- EASICS generated file
-- command : ariadne test.ari
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

architecture rtl of test is

  signal clk_i :   boolean;
  signal clk_i_0 :   boolean;
  signal clk_i_1 : std_logic;
  signal pint_i : std_logic;
  signal reset_i : std_logic;
  component a
    port (
          clk : in std_logic;
          reset : in std_logic;
          pin : in std_logic
         );
  end component;

  component b
    port (
          clk : out std_logic;
          reset : out std_logic;
          pin : out std_logic
         );
  end component;


begin
  a_1 : a
    port map (
      pin => pint_i,
      clk => clk_i_1,
      reset => reset_i);
  b_1 : b
    port map (
      pin => pint_i,
      clk => clk_i_1,
      reset => reset_i);
  clk <= clk_i_1;
  pint <= pint_i;
  reset <= reset_i;

end rtl;
