INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_7/project_7/project_7.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_7/project_7/project_7.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_7/project_7/project_7.srcs/sources_1/new/lav7_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6/project_6.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_7/project_7/project_7.srcs/sim_1/new/lab7_test .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_7/project_7/project_7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
