// initial A register determines the test
LD A,:TEST_LOAD_R_V
JUMP A
STOP

:TEST_LOAD_R_V 0x0006
	LD A,0x1234
	LD B,0x5678
	LD C,0x9abc
	LD D,0xdef0
	STOP
	//expected register state:
	//$134 $5678 $9abc $def0

:TEST_RAM_RW 0x0014
	// init registers
	LD A,0x0069
	LD C,0x8001
	LD D,0xffff
	// load into memory
	LD [C],A
	LD [D],A
	// Reset registers
	LD A,0
	LD B,0
	// read back
	LD A,[D]
	LD B,A
	LD A,[C]
	STOP
	//expected register state:
	//$0069 $0069 $8001 $ffff

:ADDSUB_TEST 0x0030
	NOP 4
	LD A,0x69
	LD B,0x11
	ADD A,B
	LD D,A
	SUB A,B
	STOP
	//expected register state:
	//$69 $11 $00 $7A