Richard E. Blahut, Fast Algorithms for Digital Signal Processing, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
CHERKASSKY, B., GOLDBERG, A., AND RADZIK, T. 1993. Shortest paths algorithms:: theory and experimental evaluation. Tech. Rep. STAN-CS-93-1480. Stanford University, Stanford, CA.
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
DE MICHELI, G. 1991. Synchronous logic synthesis: Algorithms for cycle-time optimization. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 10, 1 (Jan. 1991), 63-73.
GIBBS, W. W. 1994. Software's chronic crisis. Sci. Am. (Sept. 1994), 86-95.
GUERRA, L., POTKONJAK, M., AND RABAEY, J. 1994. System-level design guidance using algorithm properties. In Proceedings of the IEEE Workshop on VLSI Signal Processing VII, IEEE Press, Piscataway, NJ, 73-82.
ISHII, A. T., LEISERSON, C. E., AND PAPAEFTHYMIOU, M. C. 1992. Optimizing two-phase, level-clocked circuitry. In Proceedings of the 1992 Brown/MIT Conference on Advanced Research in VLSI and Parallel Systems, T. Knight and J. Savage, Eds. MIT Press, Cambridge, MA, 245-264.
Ku, D. C. AND DE MICHELI, G. 1992. Relative scheduling under timing constraints: Algorithms for high-level synthesis of digital circuits. IEEE Trans. CAD/ICAS 11, 6 (June), 696-718.
S. Y. Kung, VLSI array processors, Prentice-Hall, Inc., Upper Saddle River, NJ, 1987
Kumar N. Lalgudi , Marios C. Papaefthymiou, DELAY: an efficient tool for retiming with realistic delay modeling, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.304-309, June 12-16, 1995, San Francisco, California, United States[doi>10.1145/217474.217546]
Kumar N. Lalgudi , Marios C. Papaefthymiou, Computing strictly-second shortest paths, Information Processing Letters, v.63 n.4, p.177-181, Aug. 28, 1997[doi>10.1016/S0020-0190(97)00122-1]
LEISERSON, C. E. AND SAXE, J. B. 1991. Retiming synchronous circuitry. Algorithmica 6, 1, 5-35.
Stan Liao , Srinivas Devadas , Kurt Keutzer , Steve Tjiang , Albert Wang, Storage assignment to decrease code size, ACM SIGPLAN Notices, v.30 n.6, p.186-195, June 1995[doi>10.1145/223428.207139]
Brian Lockyear , Carl Ebeling, The practical application of retiming to the design of high-performance systems, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.288-295, November 07-11, 1993, Santa Clara, California, United States
MALIK, S., SENTOVICH, E., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1990. Retiming and resynthesis: Optimizing sequential networks with combinational techniques. In Proceedings of the 23rd Annual Hawaii International Conference on System Sciences, 397-406.
RITZ, S., PANKERT, M., ZIVOJNOVIC, V., AND MEYR, H. 1993. Optimum vectorization of scalable synchronous dataflow graphs. In Proceedings of the International Conference on Application-Specific Array Processors (Oct. 1993), 285-296.
WALKER, R. A. AND THOMAS, D. E. 1989. Behavioral transformations for algorithmic level IC design. IEEE Trans. CAD/ICAS 8, 10 (Oct.), 1115-1127.
ZIVOJNOVIC, V., RITZ, S., AND MEYR, H. 1994. Retiming of DSP programs for optimum vectorization. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing 2, 19-22.
