{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1726864741399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726864741399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 17:39:01 2024 " "Processing started: Fri Sep 20 17:39:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726864741399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1726864741399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1726864741399 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1726864741573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "D:/Quartus/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726864741598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726864741598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.v 1 1 " "Found 1 design units, including 1 entities, in source file ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.v" "" { Text "D:/Quartus/ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726864741598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726864741598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "racket.v 1 1 " "Found 1 design units, including 1 entities, in source file racket.v" { { "Info" "ISGN_ENTITY_NAME" "1 racket " "Found entity 1: racket" {  } { { "racket.v" "" { Text "D:/Quartus/racket.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726864741599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726864741599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 1 1 " "Found 1 design units, including 1 entities, in source file pong.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "pong.v" "" { Text "D:/Quartus/pong.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726864741600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726864741600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1726864741615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "pong.v" "vga" { Text "D:/Quartus/pong.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726864741624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(39) " "Verilog HDL assignment warning at vga_controller.v(39): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "D:/Quartus/vga_controller.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726864741625 "|vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(42) " "Verilog HDL assignment warning at vga_controller.v(42): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "D:/Quartus/vga_controller.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726864741625 "|vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(60) " "Verilog HDL assignment warning at vga_controller.v(60): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "D:/Quartus/vga_controller.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726864741625 "|vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(66) " "Verilog HDL assignment warning at vga_controller.v(66): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "D:/Quartus/vga_controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726864741625 "|vga_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "racket racket:raquete1 " "Elaborating entity \"racket\" for hierarchy \"racket:raquete1\"" {  } { { "pong.v" "raquete1" { Text "D:/Quartus/pong.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726864741626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 racket.v(13) " "Verilog HDL assignment warning at racket.v(13): truncated value with size 32 to match size of target (10)" {  } { { "racket.v" "" { Text "D:/Quartus/racket.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726864741626 "|racket"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 racket.v(15) " "Verilog HDL assignment warning at racket.v(15): truncated value with size 32 to match size of target (10)" {  } { { "racket.v" "" { Text "D:/Quartus/racket.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726864741626 "|racket"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:bola_inst " "Elaborating entity \"ball\" for hierarchy \"ball:bola_inst\"" {  } { { "pong.v" "bola_inst" { Text "D:/Quartus/pong.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726864741627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(21) " "Verilog HDL assignment warning at ball.v(21): truncated value with size 32 to match size of target (10)" {  } { { "ball.v" "" { Text "D:/Quartus/ball.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726864741628 "|ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(22) " "Verilog HDL assignment warning at ball.v(22): truncated value with size 32 to match size of target (10)" {  } { { "ball.v" "" { Text "D:/Quartus/ball.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726864741628 "|ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(25) " "Verilog HDL assignment warning at ball.v(25): truncated value with size 32 to match size of target (10)" {  } { { "ball.v" "" { Text "D:/Quartus/ball.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726864741628 "|ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(26) " "Verilog HDL assignment warning at ball.v(26): truncated value with size 32 to match size of target (10)" {  } { { "ball.v" "" { Text "D:/Quartus/ball.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726864741628 "|ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(29) " "Verilog HDL assignment warning at ball.v(29): truncated value with size 32 to match size of target (10)" {  } { { "ball.v" "" { Text "D:/Quartus/ball.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726864741628 "|ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(30) " "Verilog HDL assignment warning at ball.v(30): truncated value with size 32 to match size of target (10)" {  } { { "ball.v" "" { Text "D:/Quartus/ball.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726864741628 "|ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(33) " "Verilog HDL assignment warning at ball.v(33): truncated value with size 32 to match size of target (10)" {  } { { "ball.v" "" { Text "D:/Quartus/ball.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726864741628 "|ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(34) " "Verilog HDL assignment warning at ball.v(34): truncated value with size 32 to match size of target (10)" {  } { { "ball.v" "" { Text "D:/Quartus/ball.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726864741628 "|ball"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ball_dir ball.v(9) " "Output port \"ball_dir\" at ball.v(9) has no driver" {  } { { "ball.v" "" { Text "D:/Quartus/ball.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1726864741628 "|ball"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "racket1_x bola_inst " "Port \"racket1_x\" does not exist in macrofunction \"bola_inst\"" {  } { { "pong.v" "bola_inst" { Text "D:/Quartus/pong.v" 62 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726864741637 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "racket1_y bola_inst " "Port \"racket1_y\" does not exist in macrofunction \"bola_inst\"" {  } { { "pong.v" "bola_inst" { Text "D:/Quartus/pong.v" 62 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726864741637 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "racket2_x bola_inst " "Port \"racket2_x\" does not exist in macrofunction \"bola_inst\"" {  } { { "pong.v" "bola_inst" { Text "D:/Quartus/pong.v" 62 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726864741637 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "racket2_y bola_inst " "Port \"racket2_y\" does not exist in macrofunction \"bola_inst\"" {  } { { "pong.v" "bola_inst" { Text "D:/Quartus/pong.v" 62 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726864741637 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1726864741640 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726864741689 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 20 17:39:01 2024 " "Processing ended: Fri Sep 20 17:39:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726864741689 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726864741689 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726864741689 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726864741689 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 17 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 17 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726864742282 ""}
