{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701727081975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701727081983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 18:58:01 2023 " "Processing started: Mon Dec 04 18:58:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701727081983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727081983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAEx3-rev1 -c test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAEx3-rev1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727081983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701727082515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701727082519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-un_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-un_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 un_controle-a_un_controle " "Found design unit 1: un_controle-a_un_controle" {  } { { "Eq06-un_controle.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-un_controle.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095084 ""} { "Info" "ISGN_ENTITY_NAME" "1 un_controle " "Found entity 1: un_controle" {  } { { "Eq06-un_controle.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-un_controle.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727095084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-ularegs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-ularegs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULARegs-a_ULARegs " "Found design unit 1: ULARegs-a_ULARegs" {  } { { "Eq06-ULARegs.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULARegs.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095088 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULARegs " "Found entity 1: ULARegs" {  } { { "Eq06-ULARegs.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULARegs.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727095088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-a_ULA " "Found design unit 1: ULA-a_ULA" {  } { { "Eq06-ULA.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095088 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Eq06-ULA.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULA.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727095088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-rom_pc_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-rom_pc_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_PC_UC-a_ROM_PC_UC " "Found design unit 1: ROM_PC_UC-a_ROM_PC_UC" {  } { { "Eq06-ROM_PC_UC.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ROM_PC_UC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095092 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_PC_UC " "Found entity 1: ROM_PC_UC" {  } { { "Eq06-ROM_PC_UC.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ROM_PC_UC.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727095092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-a_rom " "Found design unit 1: rom-a_rom" {  } { { "Eq06-rom.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-rom.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095096 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Eq06-rom.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-rom.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727095096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistersBank-a_RegistersBank " "Found design unit 1: RegistersBank-a_RegistersBank" {  } { { "Eq06-RegFile.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-RegFile.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095096 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistersBank " "Found entity 1: RegistersBank" {  } { { "Eq06-RegFile.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-RegFile.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727095096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-reg16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-reg16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_comp-a_register_comp " "Found design unit 1: register_comp-a_register_comp" {  } { { "Eq06-reg16bits.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-reg16bits.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095100 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_comp " "Found entity 1: register_comp" {  } { { "Eq06-reg16bits.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-reg16bits.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727095100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-a_program_counter " "Found design unit 1: program_counter-a_program_counter" {  } { { "Eq06-program_counter.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-program_counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095104 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "Eq06-program_counter.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-program_counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727095104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-maq_estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-maq_estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maq_estados-a_maq_estados " "Found design unit 1: maq_estados-a_maq_estados" {  } { { "Eq06-maq_estados.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-maq_estados.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095104 ""} { "Info" "ISGN_ENTITY_NAME" "1 maq_estados " "Found entity 1: maq_estados" {  } { { "Eq06-maq_estados.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-maq_estados.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727095104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mikrop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mikrop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MikroP-LogicFunction " "Found design unit 1: MikroP-LogicFunction" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095108 ""} { "Info" "ISGN_ENTITY_NAME" "1 MikroP " "Found entity 1: MikroP" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727095108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_7seg-Behavior " "Found design unit 1: hex_7seg-Behavior" {  } { { "Hex.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Hex.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095108 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Found entity 1: hex_7seg" {  } { { "Hex.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Hex.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727095108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdisp16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramdisp16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramDisp-a_ram " "Found design unit 1: ramDisp-a_ram" {  } { { "RAMDisp16bits.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/RAMDisp16bits.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095112 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramDisp " "Found entity 1: ramDisp" {  } { { "RAMDisp16bits.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/RAMDisp16bits.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727095112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bits2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 16bits2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-fum " "Found design unit 1: bin2bcd-fum" {  } { { "16bits2bcd.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/16bits2bcd.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095116 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "16bits2bcd.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/16bits2bcd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727095116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727095116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MikroP " "Elaborating entity \"MikroP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701727095330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_out MikroP.vhd(76) " "Verilog HDL or VHDL warning at MikroP.vhd(76): object \"ram_out\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701727095372 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "most_disp_lsb MikroP.vhd(78) " "Verilog HDL or VHDL warning at MikroP.vhd(78): object \"most_disp_lsb\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701727095372 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "most_disp_msb MikroP.vhd(79) " "Verilog HDL or VHDL warning at MikroP.vhd(79): object \"most_disp_msb\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701727095372 "|MikroP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramDisp ramDisp:RAMeDISP " "Elaborating entity \"ramDisp\" for hierarchy \"ramDisp:RAMeDISP\"" {  } { { "MikroP.vhd" "RAMeDISP" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727095466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd ramDisp:RAMeDISP\|bin2bcd:conv " "Elaborating entity \"bin2bcd\" for hierarchy \"ramDisp:RAMeDISP\|bin2bcd:conv\"" {  } { { "RAMDisp16bits.vhd" "conv" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/RAMDisp16bits.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727095527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg ramDisp:RAMeDISP\|hex_7seg:H0 " "Elaborating entity \"hex_7seg\" for hierarchy \"ramDisp:RAMeDISP\|hex_7seg:H0\"" {  } { { "RAMDisp16bits.vhd" "H0" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/RAMDisp16bits.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727095555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_PC_UC ROM_PC_UC:ROM_PC_UC0 " "Elaborating entity \"ROM_PC_UC\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\"" {  } { { "MikroP.vhd" "ROM_PC_UC0" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727095595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter ROM_PC_UC:ROM_PC_UC0\|program_counter:pc_instance " "Elaborating entity \"program_counter\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|program_counter:pc_instance\"" {  } { { "Eq06-ROM_PC_UC.vhd" "pc_instance" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ROM_PC_UC.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727095620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom ROM_PC_UC:ROM_PC_UC0\|rom:rom_instance " "Elaborating entity \"rom\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|rom:rom_instance\"" {  } { { "Eq06-ROM_PC_UC.vhd" "rom_instance" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ROM_PC_UC.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727095649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "un_controle ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance " "Elaborating entity \"un_controle\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\"" {  } { { "Eq06-ROM_PC_UC.vhd" "un_control_instance" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ROM_PC_UC.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727095669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_estados ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|maq_estados:maq_instance " "Elaborating entity \"maq_estados\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|maq_estados:maq_instance\"" {  } { { "Eq06-un_controle.vhd" "maq_instance" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-un_controle.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727095681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULARegs ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance " "Elaborating entity \"ULARegs\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\"" {  } { { "Eq06-un_controle.vhd" "ULARegs_instance" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-un_controle.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727095685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0 " "Elaborating entity \"ULA\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0\"" {  } { { "Eq06-ULARegs.vhd" "ula0" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULARegs.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727095697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistersBank ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|RegistersBank:rb " "Elaborating entity \"RegistersBank\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|RegistersBank:rb\"" {  } { { "Eq06-ULARegs.vhd" "rb" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULARegs.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727095709 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_0 Eq06-RegFile.vhd(51) " "Verilog HDL or VHDL warning at Eq06-RegFile.vhd(51): object \"out_0\" assigned a value but never read" {  } { { "Eq06-RegFile.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-RegFile.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701727095709 "|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance|RegistersBank:rb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_WE3_0 Eq06-RegFile.vhd(53) " "VHDL Signal Declaration warning at Eq06-RegFile.vhd(53): used explicit default value for signal \"s_WE3_0\" because signal was never assigned a value" {  } { { "Eq06-RegFile.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-RegFile.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701727095709 "|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance|RegistersBank:rb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_comp ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|RegistersBank:rb\|register_comp:rg0 " "Elaborating entity \"register_comp\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|RegistersBank:rb\|register_comp:rg0\"" {  } { { "Eq06-RegFile.vhd" "rg0" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-RegFile.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727095729 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0\|Mod0\"" {  } { { "Eq06-ULA.vhd" "Mod0" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULA.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701727097757 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701727097757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0\|lpm_divide:Mod0\"" {  } { { "Eq06-ULA.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULA.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727098348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0\|lpm_divide:Mod0 " "Instantiated megafunction \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701727098360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701727098360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701727098360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701727098360 ""}  } { { "Eq06-ULA.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULA.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701727098360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_enl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_enl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_enl " "Found entity 1: lpm_divide_enl" {  } { { "db/lpm_divide_enl.tdf" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/db/lpm_divide_enl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727098645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727098645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727098673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727098673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4le " "Found entity 1: alt_u_div_4le" {  } { { "db/alt_u_div_4le.tdf" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/db/alt_u_div_4le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727098717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727098717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727098845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727098845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727098909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727098909 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_HW\[8\] GND " "Pin \"LED_HW\[8\]\" is stuck at GND" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727101815 "|MikroP|LED_HW[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[0\] VCC " "Pin \"HEX5_HW\[0\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727101815 "|MikroP|HEX5_HW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[1\] VCC " "Pin \"HEX5_HW\[1\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727101815 "|MikroP|HEX5_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[2\] VCC " "Pin \"HEX5_HW\[2\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727101815 "|MikroP|HEX5_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[3\] VCC " "Pin \"HEX5_HW\[3\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727101815 "|MikroP|HEX5_HW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[4\] VCC " "Pin \"HEX5_HW\[4\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727101815 "|MikroP|HEX5_HW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[5\] VCC " "Pin \"HEX5_HW\[5\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727101815 "|MikroP|HEX5_HW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[6\] VCC " "Pin \"HEX5_HW\[6\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727101815 "|MikroP|HEX5_HW[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701727101815 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701727102143 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701727106089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701727106906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727106906 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1_HW " "No output dependent on input pin \"KEY1_HW\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701727108014 "|MikroP|KEY1_HW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[3\] " "No output dependent on input pin \"SWITCH_HW\[3\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701727108014 "|MikroP|SWITCH_HW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[4\] " "No output dependent on input pin \"SWITCH_HW\[4\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701727108014 "|MikroP|SWITCH_HW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[5\] " "No output dependent on input pin \"SWITCH_HW\[5\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701727108014 "|MikroP|SWITCH_HW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[6\] " "No output dependent on input pin \"SWITCH_HW\[6\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701727108014 "|MikroP|SWITCH_HW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[7\] " "No output dependent on input pin \"SWITCH_HW\[7\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701727108014 "|MikroP|SWITCH_HW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701727108014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1105 " "Implemented 1105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701727108014 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701727108014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1040 " "Implemented 1040 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701727108014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701727108014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701727108030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 18:58:28 2023 " "Processing ended: Mon Dec 04 18:58:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701727108030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701727108030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701727108030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727108030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701727111637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701727111645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 18:58:29 2023 " "Processing started: Mon Dec 04 18:58:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701727111645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701727111645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGAEx3-rev1 -c test1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGAEx3-rev1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701727111645 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701727113215 ""}
{ "Info" "0" "" "Project  = FPGAEx3-rev1" {  } {  } 0 0 "Project  = FPGAEx3-rev1" 0 0 "Fitter" 0 0 1701727113252 ""}
{ "Info" "0" "" "Revision = test1" {  } {  } 0 0 "Revision = test1" 0 0 "Fitter" 0 0 1701727113256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701727113529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701727113529 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test1 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"test1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701727113724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701727113816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701727113816 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701727114880 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701727114964 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701727116121 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/" { { 0 { 0 ""} 0 1966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701727116145 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/" { { 0 { 0 ""} 0 1968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701727116145 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/" { { 0 { 0 ""} 0 1970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701727116145 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/" { { 0 { 0 ""} 0 1972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701727116145 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/" { { 0 { 0 ""} 0 1974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701727116145 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/" { { 0 { 0 ""} 0 1976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701727116145 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/" { { 0 { 0 ""} 0 1978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701727116145 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/" { { 0 { 0 ""} 0 1980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701727116145 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701727116145 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701727116145 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701727116145 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701727116145 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701727116145 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701727116154 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test1.sdc " "Synopsys Design Constraints File file not found: 'test1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701727118182 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701727118182 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701727118198 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701727118198 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701727118198 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_H_HW~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node CLK_H_HW~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701727118440 ""}  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/" { { 0 { 0 ""} 0 1960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701727118440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ramDisp:RAMeDISP\|clk_div  " "Automatically promoted node ramDisp:RAMeDISP\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701727118440 ""}  } { { "RAMDisp16bits.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/RAMDisp16bits.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701727118440 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701727119267 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701727119267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701727119267 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701727119267 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701727119271 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701727119271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701727119271 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701727119275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701727119368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701727119368 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701727119368 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701727119625 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701727119729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701727122153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701727122507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701727122551 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701727126595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701727126595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701727130547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y33 X44_Y43 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43"} { { 12 { 0 ""} 33 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701727132999 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701727132999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701727137056 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701727137056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701727137060 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.71 " "Total time spent on timing analysis during the Fitter is 0.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701727137382 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701727137398 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1701727137398 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701727138422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701727138422 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1701727138422 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701727139434 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701727140270 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/output_files/test1.fit.smsg " "Generated suppressed messages file D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/output_files/test1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701727140915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5655 " "Peak virtual memory: 5655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701727141663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 18:59:01 2023 " "Processing ended: Mon Dec 04 18:59:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701727141663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701727141663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701727141663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701727141663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701727144580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701727144592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 18:59:04 2023 " "Processing started: Mon Dec 04 18:59:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701727144592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701727144592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGAEx3-rev1 -c test1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGAEx3-rev1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701727144592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701727144984 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701727147770 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701727147946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701727149657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 18:59:09 2023 " "Processing ended: Mon Dec 04 18:59:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701727149657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701727149657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701727149657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701727149657 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701727150286 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701727151365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701727151377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 18:59:10 2023 " "Processing started: Mon Dec 04 18:59:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701727151377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701727151377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGAEx3-rev1 -c test1 " "Command: quartus_sta FPGAEx3-rev1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701727151377 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701727151516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701727151869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701727151873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701727151933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701727151933 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test1.sdc " "Synopsys Design Constraints File file not found: 'test1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701727152361 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701727152361 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ramDisp:RAMeDISP\|clk_div ramDisp:RAMeDISP\|clk_div " "create_clock -period 1.000 -name ramDisp:RAMeDISP\|clk_div ramDisp:RAMeDISP\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701727152365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_H_HW CLK_H_HW " "create_clock -period 1.000 -name CLK_H_HW CLK_H_HW" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701727152365 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701727152365 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701727152373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701727152373 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701727152382 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701727152410 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1701727152426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701727152434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -45.851 " "Worst-case setup slack is -45.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727152438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727152438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.851           -5375.603 ramDisp:RAMeDISP\|clk_div  " "  -45.851           -5375.603 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727152438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.948             -64.647 CLK_H_HW  " "   -2.948             -64.647 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727152438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701727152438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727152442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727152442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 ramDisp:RAMeDISP\|clk_div  " "    0.321               0.000 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727152442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 CLK_H_HW  " "    0.556               0.000 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727152442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701727152442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701727152446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701727152450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727152450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727152450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.328 CLK_H_HW  " "   -3.000             -32.328 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727152450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222            -199.186 ramDisp:RAMeDISP\|clk_div  " "   -1.222            -199.186 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727152450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701727152450 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701727152482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701727152530 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1701727152530 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701727155292 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701727155389 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701727155401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -41.601 " "Worst-case setup slack is -41.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -41.601           -4869.838 ramDisp:RAMeDISP\|clk_div  " "  -41.601           -4869.838 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.622             -57.024 CLK_H_HW  " "   -2.622             -57.024 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701727155405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 ramDisp:RAMeDISP\|clk_div  " "    0.294               0.000 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 CLK_H_HW  " "    0.513               0.000 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701727155409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701727155413 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701727155413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.328 CLK_H_HW  " "   -3.000             -32.328 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222            -199.186 ramDisp:RAMeDISP\|clk_div  " "   -1.222            -199.186 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701727155417 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701727155429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701727155613 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701727155617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.535 " "Worst-case setup slack is -21.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.535           -2517.406 ramDisp:RAMeDISP\|clk_div  " "  -21.535           -2517.406 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.875             -17.615 CLK_H_HW  " "   -0.875             -17.615 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701727155621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 ramDisp:RAMeDISP\|clk_div  " "    0.144               0.000 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 CLK_H_HW  " "    0.252               0.000 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701727155625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701727155629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701727155629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.822 CLK_H_HW  " "   -3.000             -27.822 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -163.000 ramDisp:RAMeDISP\|clk_div  " "   -1.000            -163.000 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701727155633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701727155633 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701727157034 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701727157038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701727157090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 18:59:17 2023 " "Processing ended: Mon Dec 04 18:59:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701727157090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701727157090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701727157090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701727157090 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701727158708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701727158716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 18:59:18 2023 " "Processing started: Mon Dec 04 18:59:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701727158716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701727158716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGAEx3-rev1 -c test1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGAEx3-rev1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701727158716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701727159457 ""}
{ "Warning" "WQNETO_NO_OUTPUT_FILES" "" "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." {  } {  } 0 199027 "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." 0 0 "EDA Netlist Writer" 0 -1 1701727159457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701727159505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 18:59:19 2023 " "Processing ended: Mon Dec 04 18:59:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701727159505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701727159505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701727159505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701727159505 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701727160138 ""}
