//-----------------------------------------------
// System Verilog run file for lab01
//------------------------------------------------

scale_mux.sv // compile src file
scale_mux_test.sv            // compile top level module
