
UART_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006fa0  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000534  080070e0  080070e0  000170e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007614  08007614  00017614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800761c  0800761c  0001761c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007620  08007620  00017620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000004  08007624  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000124  200001e0  08007800  000201e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000304  08007800  00020304  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   000131b9  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002ba6  00000000  00000000  000333c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000013d0  00000000  00000000  00035f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000012c8  00000000  00000000  00037340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001e4a3  00000000  00000000  00038608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00012548  00000000  00000000  00056aab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000bb20e  00000000  00000000  00068ff3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00124201  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000062c8  00000000  00000000  00124254  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e0 	.word	0x200001e0
 800015c:	00000000 	.word	0x00000000
 8000160:	080070c8 	.word	0x080070c8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e4 	.word	0x200001e4
 800017c:	080070c8 	.word	0x080070c8

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b974 	b.w	8000e58 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9d08      	ldr	r5, [sp, #32]
 8000b8e:	4604      	mov	r4, r0
 8000b90:	468e      	mov	lr, r1
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d14d      	bne.n	8000c32 <__udivmoddi4+0xaa>
 8000b96:	428a      	cmp	r2, r1
 8000b98:	4694      	mov	ip, r2
 8000b9a:	d969      	bls.n	8000c70 <__udivmoddi4+0xe8>
 8000b9c:	fab2 f282 	clz	r2, r2
 8000ba0:	b152      	cbz	r2, 8000bb8 <__udivmoddi4+0x30>
 8000ba2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ba6:	f1c2 0120 	rsb	r1, r2, #32
 8000baa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000bb6:	4094      	lsls	r4, r2
 8000bb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bbc:	0c21      	lsrs	r1, r4, #16
 8000bbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000bc2:	fa1f f78c 	uxth.w	r7, ip
 8000bc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000bca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000bce:	fb06 f107 	mul.w	r1, r6, r7
 8000bd2:	4299      	cmp	r1, r3
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x64>
 8000bd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bde:	f080 811f 	bcs.w	8000e20 <__udivmoddi4+0x298>
 8000be2:	4299      	cmp	r1, r3
 8000be4:	f240 811c 	bls.w	8000e20 <__udivmoddi4+0x298>
 8000be8:	3e02      	subs	r6, #2
 8000bea:	4463      	add	r3, ip
 8000bec:	1a5b      	subs	r3, r3, r1
 8000bee:	b2a4      	uxth	r4, r4
 8000bf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bfc:	fb00 f707 	mul.w	r7, r0, r7
 8000c00:	42a7      	cmp	r7, r4
 8000c02:	d90a      	bls.n	8000c1a <__udivmoddi4+0x92>
 8000c04:	eb1c 0404 	adds.w	r4, ip, r4
 8000c08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c0c:	f080 810a 	bcs.w	8000e24 <__udivmoddi4+0x29c>
 8000c10:	42a7      	cmp	r7, r4
 8000c12:	f240 8107 	bls.w	8000e24 <__udivmoddi4+0x29c>
 8000c16:	4464      	add	r4, ip
 8000c18:	3802      	subs	r0, #2
 8000c1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c1e:	1be4      	subs	r4, r4, r7
 8000c20:	2600      	movs	r6, #0
 8000c22:	b11d      	cbz	r5, 8000c2c <__udivmoddi4+0xa4>
 8000c24:	40d4      	lsrs	r4, r2
 8000c26:	2300      	movs	r3, #0
 8000c28:	e9c5 4300 	strd	r4, r3, [r5]
 8000c2c:	4631      	mov	r1, r6
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0xc2>
 8000c36:	2d00      	cmp	r5, #0
 8000c38:	f000 80ef 	beq.w	8000e1a <__udivmoddi4+0x292>
 8000c3c:	2600      	movs	r6, #0
 8000c3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c42:	4630      	mov	r0, r6
 8000c44:	4631      	mov	r1, r6
 8000c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4a:	fab3 f683 	clz	r6, r3
 8000c4e:	2e00      	cmp	r6, #0
 8000c50:	d14a      	bne.n	8000ce8 <__udivmoddi4+0x160>
 8000c52:	428b      	cmp	r3, r1
 8000c54:	d302      	bcc.n	8000c5c <__udivmoddi4+0xd4>
 8000c56:	4282      	cmp	r2, r0
 8000c58:	f200 80f9 	bhi.w	8000e4e <__udivmoddi4+0x2c6>
 8000c5c:	1a84      	subs	r4, r0, r2
 8000c5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c62:	2001      	movs	r0, #1
 8000c64:	469e      	mov	lr, r3
 8000c66:	2d00      	cmp	r5, #0
 8000c68:	d0e0      	beq.n	8000c2c <__udivmoddi4+0xa4>
 8000c6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c6e:	e7dd      	b.n	8000c2c <__udivmoddi4+0xa4>
 8000c70:	b902      	cbnz	r2, 8000c74 <__udivmoddi4+0xec>
 8000c72:	deff      	udf	#255	; 0xff
 8000c74:	fab2 f282 	clz	r2, r2
 8000c78:	2a00      	cmp	r2, #0
 8000c7a:	f040 8092 	bne.w	8000da2 <__udivmoddi4+0x21a>
 8000c7e:	eba1 010c 	sub.w	r1, r1, ip
 8000c82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c86:	fa1f fe8c 	uxth.w	lr, ip
 8000c8a:	2601      	movs	r6, #1
 8000c8c:	0c20      	lsrs	r0, r4, #16
 8000c8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c92:	fb07 1113 	mls	r1, r7, r3, r1
 8000c96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c9a:	fb0e f003 	mul.w	r0, lr, r3
 8000c9e:	4288      	cmp	r0, r1
 8000ca0:	d908      	bls.n	8000cb4 <__udivmoddi4+0x12c>
 8000ca2:	eb1c 0101 	adds.w	r1, ip, r1
 8000ca6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000caa:	d202      	bcs.n	8000cb2 <__udivmoddi4+0x12a>
 8000cac:	4288      	cmp	r0, r1
 8000cae:	f200 80cb 	bhi.w	8000e48 <__udivmoddi4+0x2c0>
 8000cb2:	4643      	mov	r3, r8
 8000cb4:	1a09      	subs	r1, r1, r0
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000cc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000cc8:	45a6      	cmp	lr, r4
 8000cca:	d908      	bls.n	8000cde <__udivmoddi4+0x156>
 8000ccc:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cd4:	d202      	bcs.n	8000cdc <__udivmoddi4+0x154>
 8000cd6:	45a6      	cmp	lr, r4
 8000cd8:	f200 80bb 	bhi.w	8000e52 <__udivmoddi4+0x2ca>
 8000cdc:	4608      	mov	r0, r1
 8000cde:	eba4 040e 	sub.w	r4, r4, lr
 8000ce2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ce6:	e79c      	b.n	8000c22 <__udivmoddi4+0x9a>
 8000ce8:	f1c6 0720 	rsb	r7, r6, #32
 8000cec:	40b3      	lsls	r3, r6
 8000cee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cf2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cf6:	fa20 f407 	lsr.w	r4, r0, r7
 8000cfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000cfe:	431c      	orrs	r4, r3
 8000d00:	40f9      	lsrs	r1, r7
 8000d02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d06:	fa00 f306 	lsl.w	r3, r0, r6
 8000d0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d0e:	0c20      	lsrs	r0, r4, #16
 8000d10:	fa1f fe8c 	uxth.w	lr, ip
 8000d14:	fb09 1118 	mls	r1, r9, r8, r1
 8000d18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d20:	4288      	cmp	r0, r1
 8000d22:	fa02 f206 	lsl.w	r2, r2, r6
 8000d26:	d90b      	bls.n	8000d40 <__udivmoddi4+0x1b8>
 8000d28:	eb1c 0101 	adds.w	r1, ip, r1
 8000d2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d30:	f080 8088 	bcs.w	8000e44 <__udivmoddi4+0x2bc>
 8000d34:	4288      	cmp	r0, r1
 8000d36:	f240 8085 	bls.w	8000e44 <__udivmoddi4+0x2bc>
 8000d3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d3e:	4461      	add	r1, ip
 8000d40:	1a09      	subs	r1, r1, r0
 8000d42:	b2a4      	uxth	r4, r4
 8000d44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d48:	fb09 1110 	mls	r1, r9, r0, r1
 8000d4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d54:	458e      	cmp	lr, r1
 8000d56:	d908      	bls.n	8000d6a <__udivmoddi4+0x1e2>
 8000d58:	eb1c 0101 	adds.w	r1, ip, r1
 8000d5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d60:	d26c      	bcs.n	8000e3c <__udivmoddi4+0x2b4>
 8000d62:	458e      	cmp	lr, r1
 8000d64:	d96a      	bls.n	8000e3c <__udivmoddi4+0x2b4>
 8000d66:	3802      	subs	r0, #2
 8000d68:	4461      	add	r1, ip
 8000d6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000d72:	eba1 010e 	sub.w	r1, r1, lr
 8000d76:	42a1      	cmp	r1, r4
 8000d78:	46c8      	mov	r8, r9
 8000d7a:	46a6      	mov	lr, r4
 8000d7c:	d356      	bcc.n	8000e2c <__udivmoddi4+0x2a4>
 8000d7e:	d053      	beq.n	8000e28 <__udivmoddi4+0x2a0>
 8000d80:	b15d      	cbz	r5, 8000d9a <__udivmoddi4+0x212>
 8000d82:	ebb3 0208 	subs.w	r2, r3, r8
 8000d86:	eb61 010e 	sbc.w	r1, r1, lr
 8000d8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000d8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000d92:	40f1      	lsrs	r1, r6
 8000d94:	431f      	orrs	r7, r3
 8000d96:	e9c5 7100 	strd	r7, r1, [r5]
 8000d9a:	2600      	movs	r6, #0
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	f1c2 0320 	rsb	r3, r2, #32
 8000da6:	40d8      	lsrs	r0, r3
 8000da8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dac:	fa21 f303 	lsr.w	r3, r1, r3
 8000db0:	4091      	lsls	r1, r2
 8000db2:	4301      	orrs	r1, r0
 8000db4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db8:	fa1f fe8c 	uxth.w	lr, ip
 8000dbc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000dc0:	fb07 3610 	mls	r6, r7, r0, r3
 8000dc4:	0c0b      	lsrs	r3, r1, #16
 8000dc6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000dca:	fb00 f60e 	mul.w	r6, r0, lr
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	fa04 f402 	lsl.w	r4, r4, r2
 8000dd4:	d908      	bls.n	8000de8 <__udivmoddi4+0x260>
 8000dd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dde:	d22f      	bcs.n	8000e40 <__udivmoddi4+0x2b8>
 8000de0:	429e      	cmp	r6, r3
 8000de2:	d92d      	bls.n	8000e40 <__udivmoddi4+0x2b8>
 8000de4:	3802      	subs	r0, #2
 8000de6:	4463      	add	r3, ip
 8000de8:	1b9b      	subs	r3, r3, r6
 8000dea:	b289      	uxth	r1, r1
 8000dec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000df0:	fb07 3316 	mls	r3, r7, r6, r3
 8000df4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df8:	fb06 f30e 	mul.w	r3, r6, lr
 8000dfc:	428b      	cmp	r3, r1
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x28a>
 8000e00:	eb1c 0101 	adds.w	r1, ip, r1
 8000e04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e08:	d216      	bcs.n	8000e38 <__udivmoddi4+0x2b0>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d914      	bls.n	8000e38 <__udivmoddi4+0x2b0>
 8000e0e:	3e02      	subs	r6, #2
 8000e10:	4461      	add	r1, ip
 8000e12:	1ac9      	subs	r1, r1, r3
 8000e14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e18:	e738      	b.n	8000c8c <__udivmoddi4+0x104>
 8000e1a:	462e      	mov	r6, r5
 8000e1c:	4628      	mov	r0, r5
 8000e1e:	e705      	b.n	8000c2c <__udivmoddi4+0xa4>
 8000e20:	4606      	mov	r6, r0
 8000e22:	e6e3      	b.n	8000bec <__udivmoddi4+0x64>
 8000e24:	4618      	mov	r0, r3
 8000e26:	e6f8      	b.n	8000c1a <__udivmoddi4+0x92>
 8000e28:	454b      	cmp	r3, r9
 8000e2a:	d2a9      	bcs.n	8000d80 <__udivmoddi4+0x1f8>
 8000e2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e34:	3801      	subs	r0, #1
 8000e36:	e7a3      	b.n	8000d80 <__udivmoddi4+0x1f8>
 8000e38:	4646      	mov	r6, r8
 8000e3a:	e7ea      	b.n	8000e12 <__udivmoddi4+0x28a>
 8000e3c:	4620      	mov	r0, r4
 8000e3e:	e794      	b.n	8000d6a <__udivmoddi4+0x1e2>
 8000e40:	4640      	mov	r0, r8
 8000e42:	e7d1      	b.n	8000de8 <__udivmoddi4+0x260>
 8000e44:	46d0      	mov	r8, sl
 8000e46:	e77b      	b.n	8000d40 <__udivmoddi4+0x1b8>
 8000e48:	3b02      	subs	r3, #2
 8000e4a:	4461      	add	r1, ip
 8000e4c:	e732      	b.n	8000cb4 <__udivmoddi4+0x12c>
 8000e4e:	4630      	mov	r0, r6
 8000e50:	e709      	b.n	8000c66 <__udivmoddi4+0xde>
 8000e52:	4464      	add	r4, ip
 8000e54:	3802      	subs	r0, #2
 8000e56:	e742      	b.n	8000cde <__udivmoddi4+0x156>

08000e58 <__aeabi_idiv0>:
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop

08000e5c <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000e64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000e6c:	f023 0218 	bic.w	r2, r3, #24
 8000e70:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000e7c:	bf00      	nop
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr

08000e88 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b085      	sub	sp, #20
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000e90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e94:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e96:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ea0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ea4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000eac:	68fb      	ldr	r3, [r7, #12]
}
 8000eae:	bf00      	nop
 8000eb0:	3714      	adds	r7, #20
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
	...

08000ebc <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000ec4:	1d39      	adds	r1, r7, #4
 8000ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eca:	2201      	movs	r2, #1
 8000ecc:	4803      	ldr	r0, [pc, #12]	; (8000edc <__io_putchar+0x20>)
 8000ece:	f002 fe27 	bl	8003b20 <HAL_UART_Transmit>
  return ch;
 8000ed2:	687b      	ldr	r3, [r7, #4]
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	2000025c 	.word	0x2000025c

08000ee0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee4:	f000 fc32 	bl	800174c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee8:	f000 f830 	bl	8000f4c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000eec:	f000 f87a 	bl	8000fe4 <PeriphCommonClock_Config>

  /* IPCC initialisation */
   MX_IPCC_Init();
 8000ef0:	f000 f898 	bl	8001024 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef4:	f000 f924 	bl	8001140 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000ef8:	f000 f8d6 	bl	80010a8 <MX_USART1_UART_Init>
  MX_RTC_Init();
 8000efc:	f000 f8ae 	bl	800105c <MX_RTC_Init>
  MX_RF_Init();
 8000f00:	f000 f8a4 	bl	800104c <MX_RF_Init>
  /* USER CODE BEGIN 2 */
  //HAL_GPIO_WritePin(GPIOB, green_Pin, 0x01);
  printf("Ready to sleep in 5s\n\r");
 8000f04:	480d      	ldr	r0, [pc, #52]	; (8000f3c <main+0x5c>)
 8000f06:	f004 f81b 	bl	8004f40 <iprintf>
  HAL_Delay(5000);
 8000f0a:	f241 3088 	movw	r0, #5000	; 0x1388
 8000f0e:	f000 fca3 	bl	8001858 <HAL_Delay>
	//printf("No error\n\r");
   // Error_Handler();
  //}
 // HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);

  HAL_SuspendTick();
 8000f12:	f000 fcc5 	bl	80018a0 <HAL_SuspendTick>
  //HAL_PWR_EnableSleepOnExit();
  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8000f16:	2101      	movs	r1, #1
 8000f18:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000f1c:	f001 f8de 	bl	80020dc <HAL_PWR_EnterSTOPMode>



  printf("MCU Awake in Main. \n\r");
 8000f20:	4807      	ldr	r0, [pc, #28]	; (8000f40 <main+0x60>)
 8000f22:	f004 f80d 	bl	8004f40 <iprintf>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("Working\n\r");
 8000f26:	4807      	ldr	r0, [pc, #28]	; (8000f44 <main+0x64>)
 8000f28:	f004 f80a 	bl	8004f40 <iprintf>
	  HAL_GPIO_TogglePin(GPIOB, green_Pin);
 8000f2c:	2101      	movs	r1, #1
 8000f2e:	4806      	ldr	r0, [pc, #24]	; (8000f48 <main+0x68>)
 8000f30:	f000 ff66 	bl	8001e00 <HAL_GPIO_TogglePin>
	  HAL_Delay(250);
 8000f34:	20fa      	movs	r0, #250	; 0xfa
 8000f36:	f000 fc8f 	bl	8001858 <HAL_Delay>
	  printf("Working\n\r");
 8000f3a:	e7f4      	b.n	8000f26 <main+0x46>
 8000f3c:	080070e0 	.word	0x080070e0
 8000f40:	080070f8 	.word	0x080070f8
 8000f44:	08007110 	.word	0x08007110
 8000f48:	48000400 	.word	0x48000400

08000f4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b098      	sub	sp, #96	; 0x60
 8000f50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f52:	f107 031c 	add.w	r3, r7, #28
 8000f56:	2244      	movs	r2, #68	; 0x44
 8000f58:	2100      	movs	r1, #0
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f003 fb7e 	bl	800465c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f60:	463b      	mov	r3, r7
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	605a      	str	r2, [r3, #4]
 8000f68:	609a      	str	r2, [r3, #8]
 8000f6a:	60da      	str	r2, [r3, #12]
 8000f6c:	611a      	str	r2, [r3, #16]
 8000f6e:	615a      	str	r2, [r3, #20]
 8000f70:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000f72:	f001 f8a3 	bl	80020bc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000f76:	2000      	movs	r0, #0
 8000f78:	f7ff ff70 	bl	8000e5c <LL_RCC_LSE_SetDriveCapability>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8000f7c:	2307      	movs	r3, #7
 8000f7e:	61fb      	str	r3, [r7, #28]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f84:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000f86:	2301      	movs	r3, #1
 8000f88:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f8e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f90:	2340      	movs	r3, #64	; 0x40
 8000f92:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f94:	2300      	movs	r3, #0
 8000f96:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f98:	f107 031c 	add.w	r3, r7, #28
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f001 fc4d 	bl	800283c <HAL_RCC_OscConfig>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <SystemClock_Config+0x60>
  {
    Error_Handler();
 8000fa8:	f000 f90e 	bl	80011c8 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000fac:	236f      	movs	r3, #111	; 0x6f
 8000fae:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000fc8:	463b      	mov	r3, r7
 8000fca:	2101      	movs	r1, #1
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f001 ff6b 	bl	8002ea8 <HAL_RCC_ClockConfig>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000fd8:	f000 f8f6 	bl	80011c8 <Error_Handler>
  }
}
 8000fdc:	bf00      	nop
 8000fde:	3760      	adds	r7, #96	; 0x60
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b08c      	sub	sp, #48	; 0x30
 8000fe8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fea:	463b      	mov	r3, r7
 8000fec:	2230      	movs	r2, #48	; 0x30
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f003 fb33 	bl	800465c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8000ff6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000ffa:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8000ffc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001000:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8001002:	2300      	movs	r3, #0
 8001004:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8001006:	2310      	movs	r3, #16
 8001008:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800100a:	463b      	mov	r3, r7
 800100c:	4618      	mov	r0, r3
 800100e:	f002 fb0d 	bl	800362c <HAL_RCCEx_PeriphCLKConfig>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8001018:	f000 f8d6 	bl	80011c8 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800101c:	bf00      	nop
 800101e:	3730      	adds	r7, #48	; 0x30
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}

08001024 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8001028:	4b06      	ldr	r3, [pc, #24]	; (8001044 <MX_IPCC_Init+0x20>)
 800102a:	4a07      	ldr	r2, [pc, #28]	; (8001048 <MX_IPCC_Init+0x24>)
 800102c:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 800102e:	4805      	ldr	r0, [pc, #20]	; (8001044 <MX_IPCC_Init+0x20>)
 8001030:	f000 ff24 	bl	8001e7c <HAL_IPCC_Init>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 800103a:	f000 f8c5 	bl	80011c8 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	200001fc 	.word	0x200001fc
 8001048:	58000c00 	.word	0x58000c00

0800104c <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
	...

0800105c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001060:	4b0f      	ldr	r3, [pc, #60]	; (80010a0 <MX_RTC_Init+0x44>)
 8001062:	4a10      	ldr	r2, [pc, #64]	; (80010a4 <MX_RTC_Init+0x48>)
 8001064:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001066:	4b0e      	ldr	r3, [pc, #56]	; (80010a0 <MX_RTC_Init+0x44>)
 8001068:	2200      	movs	r2, #0
 800106a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800106c:	4b0c      	ldr	r3, [pc, #48]	; (80010a0 <MX_RTC_Init+0x44>)
 800106e:	227f      	movs	r2, #127	; 0x7f
 8001070:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001072:	4b0b      	ldr	r3, [pc, #44]	; (80010a0 <MX_RTC_Init+0x44>)
 8001074:	22ff      	movs	r2, #255	; 0xff
 8001076:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001078:	4b09      	ldr	r3, [pc, #36]	; (80010a0 <MX_RTC_Init+0x44>)
 800107a:	2200      	movs	r2, #0
 800107c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800107e:	4b08      	ldr	r3, [pc, #32]	; (80010a0 <MX_RTC_Init+0x44>)
 8001080:	2200      	movs	r2, #0
 8001082:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001084:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <MX_RTC_Init+0x44>)
 8001086:	2200      	movs	r2, #0
 8001088:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800108a:	4805      	ldr	r0, [pc, #20]	; (80010a0 <MX_RTC_Init+0x44>)
 800108c:	f002 fbc4 	bl	8003818 <HAL_RTC_Init>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001096:	f000 f897 	bl	80011c8 <Error_Handler>
 // }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000238 	.word	0x20000238
 80010a4:	40002800 	.word	0x40002800

080010a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010ac:	4b22      	ldr	r3, [pc, #136]	; (8001138 <MX_USART1_UART_Init+0x90>)
 80010ae:	4a23      	ldr	r2, [pc, #140]	; (800113c <MX_USART1_UART_Init+0x94>)
 80010b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010b2:	4b21      	ldr	r3, [pc, #132]	; (8001138 <MX_USART1_UART_Init+0x90>)
 80010b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010ba:	4b1f      	ldr	r3, [pc, #124]	; (8001138 <MX_USART1_UART_Init+0x90>)
 80010bc:	2200      	movs	r2, #0
 80010be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010c0:	4b1d      	ldr	r3, [pc, #116]	; (8001138 <MX_USART1_UART_Init+0x90>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010c6:	4b1c      	ldr	r3, [pc, #112]	; (8001138 <MX_USART1_UART_Init+0x90>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010cc:	4b1a      	ldr	r3, [pc, #104]	; (8001138 <MX_USART1_UART_Init+0x90>)
 80010ce:	220c      	movs	r2, #12
 80010d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010d2:	4b19      	ldr	r3, [pc, #100]	; (8001138 <MX_USART1_UART_Init+0x90>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d8:	4b17      	ldr	r3, [pc, #92]	; (8001138 <MX_USART1_UART_Init+0x90>)
 80010da:	2200      	movs	r2, #0
 80010dc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010de:	4b16      	ldr	r3, [pc, #88]	; (8001138 <MX_USART1_UART_Init+0x90>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010e4:	4b14      	ldr	r3, [pc, #80]	; (8001138 <MX_USART1_UART_Init+0x90>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010ea:	4b13      	ldr	r3, [pc, #76]	; (8001138 <MX_USART1_UART_Init+0x90>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010f0:	4811      	ldr	r0, [pc, #68]	; (8001138 <MX_USART1_UART_Init+0x90>)
 80010f2:	f002 fcc5 	bl	8003a80 <HAL_UART_Init>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80010fc:	f000 f864 	bl	80011c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001100:	2100      	movs	r1, #0
 8001102:	480d      	ldr	r0, [pc, #52]	; (8001138 <MX_USART1_UART_Init+0x90>)
 8001104:	f003 f9b6 	bl	8004474 <HAL_UARTEx_SetTxFifoThreshold>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800110e:	f000 f85b 	bl	80011c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001112:	2100      	movs	r1, #0
 8001114:	4808      	ldr	r0, [pc, #32]	; (8001138 <MX_USART1_UART_Init+0x90>)
 8001116:	f003 f9eb 	bl	80044f0 <HAL_UARTEx_SetRxFifoThreshold>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001120:	f000 f852 	bl	80011c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001124:	4804      	ldr	r0, [pc, #16]	; (8001138 <MX_USART1_UART_Init+0x90>)
 8001126:	f003 f96c 	bl	8004402 <HAL_UARTEx_DisableFifoMode>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001130:	f000 f84a 	bl	80011c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}
 8001138:	2000025c 	.word	0x2000025c
 800113c:	40013800 	.word	0x40013800

08001140 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]
 8001150:	60da      	str	r2, [r3, #12]
 8001152:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001154:	2004      	movs	r0, #4
 8001156:	f7ff fe97 	bl	8000e88 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800115a:	2001      	movs	r0, #1
 800115c:	f7ff fe94 	bl	8000e88 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001160:	2002      	movs	r0, #2
 8001162:	f7ff fe91 	bl	8000e88 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, green_Pin|red_Pin, GPIO_PIN_RESET);
 8001166:	2200      	movs	r2, #0
 8001168:	2103      	movs	r1, #3
 800116a:	480a      	ldr	r0, [pc, #40]	; (8001194 <MX_GPIO_Init+0x54>)
 800116c:	f000 fe30 	bl	8001dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : green_Pin red_Pin */
  GPIO_InitStruct.Pin = green_Pin|red_Pin;
 8001170:	2303      	movs	r3, #3
 8001172:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001174:	2301      	movs	r3, #1
 8001176:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117c:	2300      	movs	r3, #0
 800117e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001180:	1d3b      	adds	r3, r7, #4
 8001182:	4619      	mov	r1, r3
 8001184:	4803      	ldr	r0, [pc, #12]	; (8001194 <MX_GPIO_Init+0x54>)
 8001186:	f000 fcbb 	bl	8001b00 <HAL_GPIO_Init>

}
 800118a:	bf00      	nop
 800118c:	3718      	adds	r7, #24
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	48000400 	.word	0x48000400

08001198 <HAL_RTCEx_WakeUpTimerEventCallback>:
		HAL_GPIO_WritePin(GPIOB, red_Pin, 0x00);
		//HAL_PWR_DisableSleepOnExit();
	}
}

void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc) {
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	SystemClock_Config();
 80011a0:	f7ff fed4 	bl	8000f4c <SystemClock_Config>
	HAL_ResumeTick();
 80011a4:	f000 fb8c 	bl	80018c0 <HAL_ResumeTick>
	HAL_GPIO_WritePin(GPIOB, green_Pin, 0x01);
 80011a8:	2201      	movs	r2, #1
 80011aa:	2101      	movs	r1, #1
 80011ac:	4804      	ldr	r0, [pc, #16]	; (80011c0 <HAL_RTCEx_WakeUpTimerEventCallback+0x28>)
 80011ae:	f000 fe0f 	bl	8001dd0 <HAL_GPIO_WritePin>
	printf("Awake from RTC\n\r");
 80011b2:	4804      	ldr	r0, [pc, #16]	; (80011c4 <HAL_RTCEx_WakeUpTimerEventCallback+0x2c>)
 80011b4:	f003 fec4 	bl	8004f40 <iprintf>
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	48000400 	.word	0x48000400
 80011c4:	0800713c 	.word	0x0800713c

080011c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011cc:	b672      	cpsid	i
}
 80011ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011d0:	e7fe      	b.n	80011d0 <Error_Handler+0x8>

080011d2 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80011d2:	b480      	push	{r7}
 80011d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80011d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80011e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80011ea:	bf00      	nop
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr

080011f4 <LL_AHB2_GRP1_EnableClock>:
{
 80011f4:	b480      	push	{r7}
 80011f6:	b085      	sub	sp, #20
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80011fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001200:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001202:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4313      	orrs	r3, r2
 800120a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800120c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001210:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4013      	ands	r3, r2
 8001216:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001218:	68fb      	ldr	r3, [r7, #12]
}
 800121a:	bf00      	nop
 800121c:	3714      	adds	r7, #20
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001226:	b480      	push	{r7}
 8001228:	b085      	sub	sp, #20
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 800122e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001232:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001234:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4313      	orrs	r3, r2
 800123c:	650b      	str	r3, [r1, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800123e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001242:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4013      	ands	r3, r2
 8001248:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800124a:	68fb      	ldr	r3, [r7, #12]
}
 800124c:	bf00      	nop
 800124e:	3714      	adds	r7, #20
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001260:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001264:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001266:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4313      	orrs	r3, r2
 800126e:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001270:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001274:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4013      	ands	r3, r2
 800127a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800127c:	68fb      	ldr	r3, [r7, #12]
}
 800127e:	bf00      	nop
 8001280:	3714      	adds	r7, #20
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800128a:	b480      	push	{r7}
 800128c:	b085      	sub	sp, #20
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001292:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001296:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001298:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	4313      	orrs	r3, r2
 80012a0:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80012a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012a6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4013      	ands	r3, r2
 80012ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012ae:	68fb      	ldr	r3, [r7, #12]
}
 80012b0:	bf00      	nop
 80012b2:	3714      	adds	r7, #20
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr

080012bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 80012c0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80012c4:	f7ff ffaf 	bl	8001226 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 80012c8:	2200      	movs	r2, #0
 80012ca:	2100      	movs	r1, #0
 80012cc:	202e      	movs	r0, #46	; 0x2e
 80012ce:	f000 fbe2 	bl	8001a96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 80012d2:	202e      	movs	r0, #46	; 0x2e
 80012d4:	f000 fbf9 	bl	8001aca <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}

080012dc <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a0d      	ldr	r2, [pc, #52]	; (8001320 <HAL_IPCC_MspInit+0x44>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d113      	bne.n	8001316 <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 80012ee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80012f2:	f7ff ff98 	bl	8001226 <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2100      	movs	r1, #0
 80012fa:	202c      	movs	r0, #44	; 0x2c
 80012fc:	f000 fbcb 	bl	8001a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001300:	202c      	movs	r0, #44	; 0x2c
 8001302:	f000 fbe2 	bl	8001aca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2100      	movs	r1, #0
 800130a:	202d      	movs	r0, #45	; 0x2d
 800130c:	f000 fbc3 	bl	8001a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8001310:	202d      	movs	r0, #45	; 0x2d
 8001312:	f000 fbda 	bl	8001aca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	58000c00 	.word	0x58000c00

08001324 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b08e      	sub	sp, #56	; 0x38
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800132c:	f107 0308 	add.w	r3, r7, #8
 8001330:	2230      	movs	r2, #48	; 0x30
 8001332:	2100      	movs	r1, #0
 8001334:	4618      	mov	r0, r3
 8001336:	f003 f991 	bl	800465c <memset>
  if(hrtc->Instance==RTC)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a12      	ldr	r2, [pc, #72]	; (8001388 <HAL_RTC_MspInit+0x64>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d11d      	bne.n	8001380 <HAL_RTC_MspInit+0x5c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001344:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001348:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800134a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800134e:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001350:	f107 0308 	add.w	r3, r7, #8
 8001354:	4618      	mov	r0, r3
 8001356:	f002 f969 	bl	800362c <HAL_RCCEx_PeriphCLKConfig>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001360:	f7ff ff32 	bl	80011c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001364:	f7ff ff35 	bl	80011d2 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001368:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800136c:	f7ff ff74 	bl	8001258 <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8001370:	2200      	movs	r2, #0
 8001372:	2100      	movs	r1, #0
 8001374:	2003      	movs	r0, #3
 8001376:	f000 fb8e 	bl	8001a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 800137a:	2003      	movs	r0, #3
 800137c:	f000 fba5 	bl	8001aca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001380:	bf00      	nop
 8001382:	3738      	adds	r7, #56	; 0x38
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40002800 	.word	0x40002800

0800138c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b094      	sub	sp, #80	; 0x50
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001394:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013a4:	f107 030c 	add.w	r3, r7, #12
 80013a8:	2230      	movs	r2, #48	; 0x30
 80013aa:	2100      	movs	r1, #0
 80013ac:	4618      	mov	r0, r3
 80013ae:	f003 f955 	bl	800465c <memset>
  if(huart->Instance==USART1)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a17      	ldr	r2, [pc, #92]	; (8001414 <HAL_UART_MspInit+0x88>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d126      	bne.n	800140a <HAL_UART_MspInit+0x7e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80013bc:	2301      	movs	r3, #1
 80013be:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80013c0:	2300      	movs	r3, #0
 80013c2:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013c4:	f107 030c 	add.w	r3, r7, #12
 80013c8:	4618      	mov	r0, r3
 80013ca:	f002 f92f 	bl	800362c <HAL_RCCEx_PeriphCLKConfig>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80013d4:	f7ff fef8 	bl	80011c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013d8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80013dc:	f7ff ff55 	bl	800128a <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e0:	2001      	movs	r0, #1
 80013e2:	f7ff ff07 	bl	80011f4 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80013e6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80013ea:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ec:	2302      	movs	r3, #2
 80013ee:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f4:	2300      	movs	r3, #0
 80013f6:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013f8:	2307      	movs	r3, #7
 80013fa:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013fc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001400:	4619      	mov	r1, r3
 8001402:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001406:	f000 fb7b 	bl	8001b00 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800140a:	bf00      	nop
 800140c:	3750      	adds	r7, #80	; 0x50
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	40013800 	.word	0x40013800

08001418 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800141c:	e7fe      	b.n	800141c <NMI_Handler+0x4>

0800141e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800141e:	b480      	push	{r7}
 8001420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001422:	e7fe      	b.n	8001422 <HardFault_Handler+0x4>

08001424 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001428:	e7fe      	b.n	8001428 <MemManage_Handler+0x4>

0800142a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800142a:	b480      	push	{r7}
 800142c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800142e:	e7fe      	b.n	800142e <BusFault_Handler+0x4>

08001430 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001434:	e7fe      	b.n	8001434 <UsageFault_Handler+0x4>

08001436 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001436:	b480      	push	{r7}
 8001438:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800143a:	bf00      	nop
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr

08001452 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001452:	b480      	push	{r7}
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001456:	bf00      	nop
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001464:	f000 f9cc 	bl	8001800 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}

0800146c <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001470:	4802      	ldr	r0, [pc, #8]	; (800147c <RTC_WKUP_IRQHandler+0x10>)
 8001472:	f002 fabf 	bl	80039f4 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20000238 	.word	0x20000238

08001480 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8001484:	4802      	ldr	r0, [pc, #8]	; (8001490 <IPCC_C1_RX_IRQHandler+0x10>)
 8001486:	f000 fd79 	bl	8001f7c <HAL_IPCC_RX_IRQHandler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	200001fc 	.word	0x200001fc

08001494 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8001498:	4802      	ldr	r0, [pc, #8]	; (80014a4 <IPCC_C1_TX_IRQHandler+0x10>)
 800149a:	f000 fd21 	bl	8001ee0 <HAL_IPCC_TX_IRQHandler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200001fc 	.word	0x200001fc

080014a8 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80014ac:	f000 fcc2 	bl	8001e34 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
	return 1;
 80014b8:	2301      	movs	r3, #1
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <_kill>:

int _kill(int pid, int sig)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80014ce:	f003 f89b 	bl	8004608 <__errno>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2216      	movs	r2, #22
 80014d6:	601a      	str	r2, [r3, #0]
	return -1;
 80014d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <_exit>:

void _exit (int status)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80014ec:	f04f 31ff 	mov.w	r1, #4294967295
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f7ff ffe7 	bl	80014c4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80014f6:	e7fe      	b.n	80014f6 <_exit+0x12>

080014f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	e00a      	b.n	8001520 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800150a:	f3af 8000 	nop.w
 800150e:	4601      	mov	r1, r0
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	60ba      	str	r2, [r7, #8]
 8001516:	b2ca      	uxtb	r2, r1
 8001518:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	3301      	adds	r3, #1
 800151e:	617b      	str	r3, [r7, #20]
 8001520:	697a      	ldr	r2, [r7, #20]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	429a      	cmp	r2, r3
 8001526:	dbf0      	blt.n	800150a <_read+0x12>
	}

return len;
 8001528:	687b      	ldr	r3, [r7, #4]
}
 800152a:	4618      	mov	r0, r3
 800152c:	3718      	adds	r7, #24
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}

08001532 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	b086      	sub	sp, #24
 8001536:	af00      	add	r7, sp, #0
 8001538:	60f8      	str	r0, [r7, #12]
 800153a:	60b9      	str	r1, [r7, #8]
 800153c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153e:	2300      	movs	r3, #0
 8001540:	617b      	str	r3, [r7, #20]
 8001542:	e009      	b.n	8001558 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	1c5a      	adds	r2, r3, #1
 8001548:	60ba      	str	r2, [r7, #8]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff fcb5 	bl	8000ebc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	3301      	adds	r3, #1
 8001556:	617b      	str	r3, [r7, #20]
 8001558:	697a      	ldr	r2, [r7, #20]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	429a      	cmp	r2, r3
 800155e:	dbf1      	blt.n	8001544 <_write+0x12>
	}
	return len;
 8001560:	687b      	ldr	r3, [r7, #4]
}
 8001562:	4618      	mov	r0, r3
 8001564:	3718      	adds	r7, #24
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <_close>:

int _close(int file)
{
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
	return -1;
 8001572:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001576:	4618      	mov	r0, r3
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr

08001582 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001582:	b480      	push	{r7}
 8001584:	b083      	sub	sp, #12
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
 800158a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001592:	605a      	str	r2, [r3, #4]
	return 0;
 8001594:	2300      	movs	r3, #0
}
 8001596:	4618      	mov	r0, r3
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <_isatty>:

int _isatty(int file)
{
 80015a2:	b480      	push	{r7}
 80015a4:	b083      	sub	sp, #12
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
	return 1;
 80015aa:	2301      	movs	r3, #1
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
	return 0;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3714      	adds	r7, #20
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
	...

080015d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015dc:	4a14      	ldr	r2, [pc, #80]	; (8001630 <_sbrk+0x5c>)
 80015de:	4b15      	ldr	r3, [pc, #84]	; (8001634 <_sbrk+0x60>)
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015e8:	4b13      	ldr	r3, [pc, #76]	; (8001638 <_sbrk+0x64>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d102      	bne.n	80015f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015f0:	4b11      	ldr	r3, [pc, #68]	; (8001638 <_sbrk+0x64>)
 80015f2:	4a12      	ldr	r2, [pc, #72]	; (800163c <_sbrk+0x68>)
 80015f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015f6:	4b10      	ldr	r3, [pc, #64]	; (8001638 <_sbrk+0x64>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4413      	add	r3, r2
 80015fe:	693a      	ldr	r2, [r7, #16]
 8001600:	429a      	cmp	r2, r3
 8001602:	d207      	bcs.n	8001614 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001604:	f003 f800 	bl	8004608 <__errno>
 8001608:	4603      	mov	r3, r0
 800160a:	220c      	movs	r2, #12
 800160c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800160e:	f04f 33ff 	mov.w	r3, #4294967295
 8001612:	e009      	b.n	8001628 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001614:	4b08      	ldr	r3, [pc, #32]	; (8001638 <_sbrk+0x64>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800161a:	4b07      	ldr	r3, [pc, #28]	; (8001638 <_sbrk+0x64>)
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4413      	add	r3, r2
 8001622:	4a05      	ldr	r2, [pc, #20]	; (8001638 <_sbrk+0x64>)
 8001624:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001626:	68fb      	ldr	r3, [r7, #12]
}
 8001628:	4618      	mov	r0, r3
 800162a:	3718      	adds	r7, #24
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20003000 	.word	0x20003000
 8001634:	00000400 	.word	0x00000400
 8001638:	200002ec 	.word	0x200002ec
 800163c:	20000308 	.word	0x20000308

08001640 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001644:	4b22      	ldr	r3, [pc, #136]	; (80016d0 <SystemInit+0x90>)
 8001646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800164a:	4a21      	ldr	r2, [pc, #132]	; (80016d0 <SystemInit+0x90>)
 800164c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001650:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001654:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800165e:	f043 0301 	orr.w	r3, r3, #1
 8001662:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001664:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001668:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 800166c:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800166e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001678:	4b16      	ldr	r3, [pc, #88]	; (80016d4 <SystemInit+0x94>)
 800167a:	4013      	ands	r3, r2
 800167c:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800167e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001682:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001686:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800168a:	f023 0305 	bic.w	r3, r3, #5
 800168e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001692:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001696:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800169a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800169e:	f023 0301 	bic.w	r3, r3, #1
 80016a2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80016a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016aa:	4a0b      	ldr	r2, [pc, #44]	; (80016d8 <SystemInit+0x98>)
 80016ac:	60da      	str	r2, [r3, #12]
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80016ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016bc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80016be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016c2:	2200      	movs	r2, #0
 80016c4:	619a      	str	r2, [r3, #24]
}
 80016c6:	bf00      	nop
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	e000ed00 	.word	0xe000ed00
 80016d4:	faf6fefb 	.word	0xfaf6fefb
 80016d8:	22041000 	.word	0x22041000

080016dc <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80016dc:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016de:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016e0:	3304      	adds	r3, #4

080016e2 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016e2:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016e4:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80016e6:	d3f9      	bcc.n	80016dc <CopyDataInit>
  bx lr
 80016e8:	4770      	bx	lr

080016ea <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80016ea:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80016ec:	3004      	adds	r0, #4

080016ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80016ee:	4288      	cmp	r0, r1
  bcc FillZerobss
 80016f0:	d3fb      	bcc.n	80016ea <FillZerobss>
  bx lr
 80016f2:	4770      	bx	lr

080016f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016f4:	480c      	ldr	r0, [pc, #48]	; (8001728 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 80016f6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80016f8:	f7ff ffa2 	bl	8001640 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80016fc:	480b      	ldr	r0, [pc, #44]	; (800172c <LoopForever+0x8>)
 80016fe:	490c      	ldr	r1, [pc, #48]	; (8001730 <LoopForever+0xc>)
 8001700:	4a0c      	ldr	r2, [pc, #48]	; (8001734 <LoopForever+0x10>)
 8001702:	2300      	movs	r3, #0
 8001704:	f7ff ffed 	bl	80016e2 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001708:	480b      	ldr	r0, [pc, #44]	; (8001738 <LoopForever+0x14>)
 800170a:	490c      	ldr	r1, [pc, #48]	; (800173c <LoopForever+0x18>)
 800170c:	2300      	movs	r3, #0
 800170e:	f7ff ffee 	bl	80016ee <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001712:	480b      	ldr	r0, [pc, #44]	; (8001740 <LoopForever+0x1c>)
 8001714:	490b      	ldr	r1, [pc, #44]	; (8001744 <LoopForever+0x20>)
 8001716:	2300      	movs	r3, #0
 8001718:	f7ff ffe9 	bl	80016ee <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800171c:	f002 ff7a 	bl	8004614 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8001720:	f7ff fbde 	bl	8000ee0 <main>

08001724 <LoopForever>:

LoopForever:
  b LoopForever
 8001724:	e7fe      	b.n	8001724 <LoopForever>
 8001726:	0000      	.short	0x0000
  ldr   r0, =_estack
 8001728:	20003000 	.word	0x20003000
  INIT_DATA _sdata, _edata, _sidata
 800172c:	20000004 	.word	0x20000004
 8001730:	200001e0 	.word	0x200001e0
 8001734:	08007624 	.word	0x08007624
  INIT_BSS _sbss, _ebss
 8001738:	200001e0 	.word	0x200001e0
 800173c:	20000304 	.word	0x20000304
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001740:	20030000 	.word	0x20030000
 8001744:	20030000 	.word	0x20030000

08001748 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001748:	e7fe      	b.n	8001748 <ADC1_IRQHandler>
	...

0800174c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001752:	2300      	movs	r3, #0
 8001754:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001756:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <HAL_Init+0x3c>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a0b      	ldr	r2, [pc, #44]	; (8001788 <HAL_Init+0x3c>)
 800175c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001760:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001762:	2003      	movs	r0, #3
 8001764:	f000 f98c 	bl	8001a80 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001768:	200f      	movs	r0, #15
 800176a:	f000 f80f 	bl	800178c <HAL_InitTick>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d002      	beq.n	800177a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	71fb      	strb	r3, [r7, #7]
 8001778:	e001      	b.n	800177e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800177a:	f7ff fd9f 	bl	80012bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800177e:	79fb      	ldrb	r3, [r7, #7]
}
 8001780:	4618      	mov	r0, r3
 8001782:	3708      	adds	r7, #8
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	58004000 	.word	0x58004000

0800178c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001794:	2300      	movs	r3, #0
 8001796:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8001798:	4b17      	ldr	r3, [pc, #92]	; (80017f8 <HAL_InitTick+0x6c>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d024      	beq.n	80017ea <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ (1000U / (uint32_t)uwTickFreq)) == 0U)
 80017a0:	f001 fd2e 	bl	8003200 <HAL_RCC_GetHCLKFreq>
 80017a4:	4602      	mov	r2, r0
 80017a6:	4b14      	ldr	r3, [pc, #80]	; (80017f8 <HAL_InitTick+0x6c>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	4619      	mov	r1, r3
 80017ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017b0:	fbb3 f3f1 	udiv	r3, r3, r1
 80017b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80017b8:	4618      	mov	r0, r3
 80017ba:	f000 f994 	bl	8001ae6 <HAL_SYSTICK_Config>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d10f      	bne.n	80017e4 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2b0f      	cmp	r3, #15
 80017c8:	d809      	bhi.n	80017de <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017ca:	2200      	movs	r2, #0
 80017cc:	6879      	ldr	r1, [r7, #4]
 80017ce:	f04f 30ff 	mov.w	r0, #4294967295
 80017d2:	f000 f960 	bl	8001a96 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017d6:	4a09      	ldr	r2, [pc, #36]	; (80017fc <HAL_InitTick+0x70>)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6013      	str	r3, [r2, #0]
 80017dc:	e007      	b.n	80017ee <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	73fb      	strb	r3, [r7, #15]
 80017e2:	e004      	b.n	80017ee <HAL_InitTick+0x62>
      }
    }
    else
    {  
      status = HAL_ERROR;
 80017e4:	2301      	movs	r3, #1
 80017e6:	73fb      	strb	r3, [r7, #15]
 80017e8:	e001      	b.n	80017ee <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80017ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3710      	adds	r7, #16
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	2000000c 	.word	0x2000000c
 80017fc:	20000008 	.word	0x20000008

08001800 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001804:	4b06      	ldr	r3, [pc, #24]	; (8001820 <HAL_IncTick+0x20>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	461a      	mov	r2, r3
 800180a:	4b06      	ldr	r3, [pc, #24]	; (8001824 <HAL_IncTick+0x24>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4413      	add	r3, r2
 8001810:	4a04      	ldr	r2, [pc, #16]	; (8001824 <HAL_IncTick+0x24>)
 8001812:	6013      	str	r3, [r2, #0]
}
 8001814:	bf00      	nop
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	2000000c 	.word	0x2000000c
 8001824:	200002f0 	.word	0x200002f0

08001828 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  return uwTick;
 800182c:	4b03      	ldr	r3, [pc, #12]	; (800183c <HAL_GetTick+0x14>)
 800182e:	681b      	ldr	r3, [r3, #0]
}
 8001830:	4618      	mov	r0, r3
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	200002f0 	.word	0x200002f0

08001840 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001844:	4b03      	ldr	r3, [pc, #12]	; (8001854 <HAL_GetTickPrio+0x14>)
 8001846:	681b      	ldr	r3, [r3, #0]
}
 8001848:	4618      	mov	r0, r3
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	20000008 	.word	0x20000008

08001858 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
  __weak void HAL_Delay(uint32_t Delay)
  {
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
    uint32_t tickstart = HAL_GetTick();
 8001860:	f7ff ffe2 	bl	8001828 <HAL_GetTick>
 8001864:	60b8      	str	r0, [r7, #8]
    uint32_t wait = Delay;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	60fb      	str	r3, [r7, #12]
  
    /* Add a freq to guarantee minimum wait */
    if (wait < HAL_MAX_DELAY)
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001870:	d005      	beq.n	800187e <HAL_Delay+0x26>
    {
      wait += (uint32_t)(uwTickFreq);
 8001872:	4b0a      	ldr	r3, [pc, #40]	; (800189c <HAL_Delay+0x44>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	461a      	mov	r2, r3
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	4413      	add	r3, r2
 800187c:	60fb      	str	r3, [r7, #12]
    }
  
    while ((HAL_GetTick() - tickstart) < wait)
 800187e:	bf00      	nop
 8001880:	f7ff ffd2 	bl	8001828 <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	68fa      	ldr	r2, [r7, #12]
 800188c:	429a      	cmp	r2, r3
 800188e:	d8f7      	bhi.n	8001880 <HAL_Delay+0x28>
    {
    }
  }
 8001890:	bf00      	nop
 8001892:	bf00      	nop
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	2000000c 	.word	0x2000000c

080018a0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 80018a4:	4b05      	ldr	r3, [pc, #20]	; (80018bc <HAL_SuspendTick+0x1c>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a04      	ldr	r2, [pc, #16]	; (80018bc <HAL_SuspendTick+0x1c>)
 80018aa:	f023 0302 	bic.w	r3, r3, #2
 80018ae:	6013      	str	r3, [r2, #0]
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	e000e010 	.word	0xe000e010

080018c0 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 80018c4:	4b05      	ldr	r3, [pc, #20]	; (80018dc <HAL_ResumeTick+0x1c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a04      	ldr	r2, [pc, #16]	; (80018dc <HAL_ResumeTick+0x1c>)
 80018ca:	f043 0302 	orr.w	r3, r3, #2
 80018ce:	6013      	str	r3, [r2, #0]
}
 80018d0:	bf00      	nop
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	e000e010 	.word	0xe000e010

080018e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b085      	sub	sp, #20
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f003 0307 	and.w	r3, r3, #7
 80018ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018f0:	4b0c      	ldr	r3, [pc, #48]	; (8001924 <__NVIC_SetPriorityGrouping+0x44>)
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018f6:	68ba      	ldr	r2, [r7, #8]
 80018f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018fc:	4013      	ands	r3, r2
 80018fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001908:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800190c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001910:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001912:	4a04      	ldr	r2, [pc, #16]	; (8001924 <__NVIC_SetPriorityGrouping+0x44>)
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	60d3      	str	r3, [r2, #12]
}
 8001918:	bf00      	nop
 800191a:	3714      	adds	r7, #20
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	e000ed00 	.word	0xe000ed00

08001928 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800192c:	4b04      	ldr	r3, [pc, #16]	; (8001940 <__NVIC_GetPriorityGrouping+0x18>)
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	0a1b      	lsrs	r3, r3, #8
 8001932:	f003 0307 	and.w	r3, r3, #7
}
 8001936:	4618      	mov	r0, r3
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	4603      	mov	r3, r0
 800194c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800194e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001952:	2b00      	cmp	r3, #0
 8001954:	db0b      	blt.n	800196e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	f003 021f 	and.w	r2, r3, #31
 800195c:	4907      	ldr	r1, [pc, #28]	; (800197c <__NVIC_EnableIRQ+0x38>)
 800195e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001962:	095b      	lsrs	r3, r3, #5
 8001964:	2001      	movs	r0, #1
 8001966:	fa00 f202 	lsl.w	r2, r0, r2
 800196a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800196e:	bf00      	nop
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	e000e100 	.word	0xe000e100

08001980 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	6039      	str	r1, [r7, #0]
 800198a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800198c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001990:	2b00      	cmp	r3, #0
 8001992:	db0a      	blt.n	80019aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	b2da      	uxtb	r2, r3
 8001998:	490c      	ldr	r1, [pc, #48]	; (80019cc <__NVIC_SetPriority+0x4c>)
 800199a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199e:	0112      	lsls	r2, r2, #4
 80019a0:	b2d2      	uxtb	r2, r2
 80019a2:	440b      	add	r3, r1
 80019a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019a8:	e00a      	b.n	80019c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	b2da      	uxtb	r2, r3
 80019ae:	4908      	ldr	r1, [pc, #32]	; (80019d0 <__NVIC_SetPriority+0x50>)
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	f003 030f 	and.w	r3, r3, #15
 80019b6:	3b04      	subs	r3, #4
 80019b8:	0112      	lsls	r2, r2, #4
 80019ba:	b2d2      	uxtb	r2, r2
 80019bc:	440b      	add	r3, r1
 80019be:	761a      	strb	r2, [r3, #24]
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr
 80019cc:	e000e100 	.word	0xe000e100
 80019d0:	e000ed00 	.word	0xe000ed00

080019d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b089      	sub	sp, #36	; 0x24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	f003 0307 	and.w	r3, r3, #7
 80019e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	f1c3 0307 	rsb	r3, r3, #7
 80019ee:	2b04      	cmp	r3, #4
 80019f0:	bf28      	it	cs
 80019f2:	2304      	movcs	r3, #4
 80019f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	3304      	adds	r3, #4
 80019fa:	2b06      	cmp	r3, #6
 80019fc:	d902      	bls.n	8001a04 <NVIC_EncodePriority+0x30>
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	3b03      	subs	r3, #3
 8001a02:	e000      	b.n	8001a06 <NVIC_EncodePriority+0x32>
 8001a04:	2300      	movs	r3, #0
 8001a06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a08:	f04f 32ff 	mov.w	r2, #4294967295
 8001a0c:	69bb      	ldr	r3, [r7, #24]
 8001a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a12:	43da      	mvns	r2, r3
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	401a      	ands	r2, r3
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	fa01 f303 	lsl.w	r3, r1, r3
 8001a26:	43d9      	mvns	r1, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a2c:	4313      	orrs	r3, r2
         );
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3724      	adds	r7, #36	; 0x24
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
	...

08001a3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	3b01      	subs	r3, #1
 8001a48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a4c:	d301      	bcc.n	8001a52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e00f      	b.n	8001a72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a52:	4a0a      	ldr	r2, [pc, #40]	; (8001a7c <SysTick_Config+0x40>)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3b01      	subs	r3, #1
 8001a58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a5a:	210f      	movs	r1, #15
 8001a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a60:	f7ff ff8e 	bl	8001980 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a64:	4b05      	ldr	r3, [pc, #20]	; (8001a7c <SysTick_Config+0x40>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a6a:	4b04      	ldr	r3, [pc, #16]	; (8001a7c <SysTick_Config+0x40>)
 8001a6c:	2207      	movs	r2, #7
 8001a6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a70:	2300      	movs	r3, #0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	e000e010 	.word	0xe000e010

08001a80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f7ff ff29 	bl	80018e0 <__NVIC_SetPriorityGrouping>
}
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b086      	sub	sp, #24
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	60b9      	str	r1, [r7, #8]
 8001aa0:	607a      	str	r2, [r7, #4]
 8001aa2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001aa4:	f7ff ff40 	bl	8001928 <__NVIC_GetPriorityGrouping>
 8001aa8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	68b9      	ldr	r1, [r7, #8]
 8001aae:	6978      	ldr	r0, [r7, #20]
 8001ab0:	f7ff ff90 	bl	80019d4 <NVIC_EncodePriority>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aba:	4611      	mov	r1, r2
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff ff5f 	bl	8001980 <__NVIC_SetPriority>
}
 8001ac2:	bf00      	nop
 8001ac4:	3718      	adds	r7, #24
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b082      	sub	sp, #8
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff ff33 	bl	8001944 <__NVIC_EnableIRQ>
}
 8001ade:	bf00      	nop
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b082      	sub	sp, #8
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f7ff ffa4 	bl	8001a3c <SysTick_Config>
 8001af4:	4603      	mov	r3, r0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
	...

08001b00 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b087      	sub	sp, #28
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b0e:	e146      	b.n	8001d9e <HAL_GPIO_Init+0x29e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	2101      	movs	r1, #1
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	fa01 f303 	lsl.w	r3, r1, r3
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	f000 8138 	beq.w	8001d98 <HAL_GPIO_Init+0x298>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f003 0303 	and.w	r3, r3, #3
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d005      	beq.n	8001b40 <HAL_GPIO_Init+0x40>
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f003 0303 	and.w	r3, r3, #3
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d130      	bne.n	8001ba2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	2203      	movs	r2, #3
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	43db      	mvns	r3, r3
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	4013      	ands	r3, r2
 8001b56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	68da      	ldr	r2, [r3, #12]
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	693a      	ldr	r2, [r7, #16]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	693a      	ldr	r2, [r7, #16]
 8001b6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b76:	2201      	movs	r2, #1
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7e:	43db      	mvns	r3, r3
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	4013      	ands	r3, r2
 8001b84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	091b      	lsrs	r3, r3, #4
 8001b8c:	f003 0201 	and.w	r2, r3, #1
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	fa02 f303 	lsl.w	r3, r2, r3
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f003 0303 	and.w	r3, r3, #3
 8001baa:	2b03      	cmp	r3, #3
 8001bac:	d017      	beq.n	8001bde <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	2203      	movs	r2, #3
 8001bba:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbe:	43db      	mvns	r3, r3
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	689a      	ldr	r2, [r3, #8]
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	693a      	ldr	r2, [r7, #16]
 8001bdc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f003 0303 	and.w	r3, r3, #3
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d123      	bne.n	8001c32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	08da      	lsrs	r2, r3, #3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	3208      	adds	r2, #8
 8001bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bf6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	f003 0307 	and.w	r3, r3, #7
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	220f      	movs	r2, #15
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	43db      	mvns	r3, r3
 8001c08:	693a      	ldr	r2, [r7, #16]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	691a      	ldr	r2, [r3, #16]
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	f003 0307 	and.w	r3, r3, #7
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	08da      	lsrs	r2, r3, #3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3208      	adds	r2, #8
 8001c2c:	6939      	ldr	r1, [r7, #16]
 8001c2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	2203      	movs	r2, #3
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	43db      	mvns	r3, r3
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	4013      	ands	r3, r2
 8001c48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f003 0203 	and.w	r2, r3, #3
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	f000 8092 	beq.w	8001d98 <HAL_GPIO_Init+0x298>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001c74:	4a51      	ldr	r2, [pc, #324]	; (8001dbc <HAL_GPIO_Init+0x2bc>)
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	089b      	lsrs	r3, r3, #2
 8001c7a:	3302      	adds	r3, #2
 8001c7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c80:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	f003 0303 	and.w	r3, r3, #3
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	220f      	movs	r2, #15
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	43db      	mvns	r3, r3
 8001c92:	693a      	ldr	r2, [r7, #16]
 8001c94:	4013      	ands	r3, r2
 8001c96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c9e:	d013      	beq.n	8001cc8 <HAL_GPIO_Init+0x1c8>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4a47      	ldr	r2, [pc, #284]	; (8001dc0 <HAL_GPIO_Init+0x2c0>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d00d      	beq.n	8001cc4 <HAL_GPIO_Init+0x1c4>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4a46      	ldr	r2, [pc, #280]	; (8001dc4 <HAL_GPIO_Init+0x2c4>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d007      	beq.n	8001cc0 <HAL_GPIO_Init+0x1c0>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a45      	ldr	r2, [pc, #276]	; (8001dc8 <HAL_GPIO_Init+0x2c8>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d101      	bne.n	8001cbc <HAL_GPIO_Init+0x1bc>
 8001cb8:	2304      	movs	r3, #4
 8001cba:	e006      	b.n	8001cca <HAL_GPIO_Init+0x1ca>
 8001cbc:	2307      	movs	r3, #7
 8001cbe:	e004      	b.n	8001cca <HAL_GPIO_Init+0x1ca>
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	e002      	b.n	8001cca <HAL_GPIO_Init+0x1ca>
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e000      	b.n	8001cca <HAL_GPIO_Init+0x1ca>
 8001cc8:	2300      	movs	r3, #0
 8001cca:	697a      	ldr	r2, [r7, #20]
 8001ccc:	f002 0203 	and.w	r2, r2, #3
 8001cd0:	0092      	lsls	r2, r2, #2
 8001cd2:	4093      	lsls	r3, r2
 8001cd4:	693a      	ldr	r2, [r7, #16]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001cda:	4938      	ldr	r1, [pc, #224]	; (8001dbc <HAL_GPIO_Init+0x2bc>)
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	089b      	lsrs	r3, r3, #2
 8001ce0:	3302      	adds	r3, #2
 8001ce2:	693a      	ldr	r2, [r7, #16]
 8001ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ce8:	4b38      	ldr	r3, [pc, #224]	; (8001dcc <HAL_GPIO_Init+0x2cc>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d003      	beq.n	8001d0c <HAL_GPIO_Init+0x20c>
        {
          temp |= iocurrent;
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d0c:	4a2f      	ldr	r2, [pc, #188]	; (8001dcc <HAL_GPIO_Init+0x2cc>)
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001d12:	4b2e      	ldr	r3, [pc, #184]	; (8001dcc <HAL_GPIO_Init+0x2cc>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	43db      	mvns	r3, r3
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	4013      	ands	r3, r2
 8001d20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d003      	beq.n	8001d36 <HAL_GPIO_Init+0x236>
        {
          temp |= iocurrent;
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d36:	4a25      	ldr	r2, [pc, #148]	; (8001dcc <HAL_GPIO_Init+0x2cc>)
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001d3c:	4b23      	ldr	r3, [pc, #140]	; (8001dcc <HAL_GPIO_Init+0x2cc>)
 8001d3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	43db      	mvns	r3, r3
 8001d48:	693a      	ldr	r2, [r7, #16]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d003      	beq.n	8001d62 <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d62:	4a1a      	ldr	r2, [pc, #104]	; (8001dcc <HAL_GPIO_Init+0x2cc>)
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8001d6a:	4b18      	ldr	r3, [pc, #96]	; (8001dcc <HAL_GPIO_Init+0x2cc>)
 8001d6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001d70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	43db      	mvns	r3, r3
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d003      	beq.n	8001d90 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d90:	4a0e      	ldr	r2, [pc, #56]	; (8001dcc <HAL_GPIO_Init+0x2cc>)
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	fa22 f303 	lsr.w	r3, r2, r3
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	f47f aeb1 	bne.w	8001b10 <HAL_GPIO_Init+0x10>
  }
}
 8001dae:	bf00      	nop
 8001db0:	bf00      	nop
 8001db2:	371c      	adds	r7, #28
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	40010000 	.word	0x40010000
 8001dc0:	48000400 	.word	0x48000400
 8001dc4:	48000800 	.word	0x48000800
 8001dc8:	48001000 	.word	0x48001000
 8001dcc:	58000800 	.word	0x58000800

08001dd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	460b      	mov	r3, r1
 8001dda:	807b      	strh	r3, [r7, #2]
 8001ddc:	4613      	mov	r3, r2
 8001dde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001de0:	787b      	ldrb	r3, [r7, #1]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d003      	beq.n	8001dee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001de6:	887a      	ldrh	r2, [r7, #2]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001dec:	e002      	b.n	8001df4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dee:	887a      	ldrh	r2, [r7, #2]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b085      	sub	sp, #20
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	460b      	mov	r3, r1
 8001e0a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	695b      	ldr	r3, [r3, #20]
 8001e10:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e12:	887a      	ldrh	r2, [r7, #2]
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	4013      	ands	r3, r2
 8001e18:	041a      	lsls	r2, r3, #16
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	43d9      	mvns	r1, r3
 8001e1e:	887b      	ldrh	r3, [r7, #2]
 8001e20:	400b      	ands	r3, r1
 8001e22:	431a      	orrs	r2, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	619a      	str	r2, [r3, #24]
}
 8001e28:	bf00      	nop
 8001e2a:	3714      	adds	r7, #20
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <HAL_HSEM_IRQHandler+0x30>)
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8001e40:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <HAL_HSEM_IRQHandler+0x30>)
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	43db      	mvns	r3, r3
 8001e48:	4906      	ldr	r1, [pc, #24]	; (8001e64 <HAL_HSEM_IRQHandler+0x30>)
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8001e4e:	4a05      	ldr	r2, [pc, #20]	; (8001e64 <HAL_HSEM_IRQHandler+0x30>)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f000 f807 	bl	8001e68 <HAL_HSEM_FreeCallback>
}
 8001e5a:	bf00      	nop
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	58001500 	.word	0x58001500

08001e68 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8001e84:	2300      	movs	r3, #0
 8001e86:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d01e      	beq.n	8001ecc <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8001e8e:	4b13      	ldr	r3, [pc, #76]	; (8001edc <HAL_IPCC_Init+0x60>)
 8001e90:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d102      	bne.n	8001ea4 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f7ff fa1c 	bl	80012dc <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8001ea4:	68b8      	ldr	r0, [r7, #8]
 8001ea6:	f000 f8f5 	bl	8002094 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 f8c6 	bl	8002048 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8001eca:	e001      	b.n	8001ed0 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8001ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	58000c00 	.word	0x58000c00

08001ee0 <HAL_IPCC_TX_IRQHandler>:
  * @brief  This function handles IPCC Tx Free interrupt request.
  * @param  hipcc IPCC handle
  * @retval None
  */
void HAL_IPCC_TX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b086      	sub	sp, #24
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	613b      	str	r3, [r7, #16]
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8001eec:	4b22      	ldr	r3, [pc, #136]	; (8001f78 <HAL_IPCC_TX_IRQHandler+0x98>)
 8001eee:	60fb      	str	r3, [r7, #12]

  /* check the Tx free channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_TX_BUF;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8001efa:	617b      	str	r3, [r7, #20]
  irqmask = irqmask & ~(currentInstance->SR << IPCC_MR_CH1FM_Pos);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	041b      	lsls	r3, r3, #16
 8001f02:	43db      	mvns	r3, r3
 8001f04:	697a      	ldr	r2, [r7, #20]
 8001f06:	4013      	ands	r3, r2
 8001f08:	617b      	str	r3, [r7, #20]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 8001f0a:	e02c      	b.n	8001f66 <HAL_IPCC_TX_IRQHandler+0x86>
  {
    bit_pos = 1UL << (IPCC_MR_CH1FM_Pos + (ch_count & CHANNEL_INDEX_Msk));
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	3310      	adds	r3, #16
 8001f14:	2201      	movs	r2, #1
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	60bb      	str	r3, [r7, #8]

    if ((irqmask & bit_pos) != 0U)
 8001f1c:	697a      	ldr	r2, [r7, #20]
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	4013      	ands	r3, r2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d01c      	beq.n	8001f60 <HAL_IPCC_TX_IRQHandler+0x80>
    {
      /* mask the channel Free interrupt  */
      currentInstance->MR |= bit_pos;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	431a      	orrs	r2, r3
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackTx[ch_count] != NULL)
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	3306      	adds	r3, #6
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	4413      	add	r3, r2
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d009      	beq.n	8001f56 <HAL_IPCC_TX_IRQHandler+0x76>
      {
        hipcc->ChannelCallbackTx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_TX);
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	3306      	adds	r3, #6
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	4413      	add	r3, r2
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	6939      	ldr	r1, [r7, #16]
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	4798      	blx	r3
      }
      irqmask =  irqmask & ~(bit_pos);
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	697a      	ldr	r2, [r7, #20]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	617b      	str	r3, [r7, #20]
    }
    ch_count++;
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	3301      	adds	r3, #1
 8001f64:	613b      	str	r3, [r7, #16]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d1cf      	bne.n	8001f0c <HAL_IPCC_TX_IRQHandler+0x2c>
  }
}
 8001f6c:	bf00      	nop
 8001f6e:	bf00      	nop
 8001f70:	3718      	adds	r7, #24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	58000c00 	.word	0x58000c00

08001f7c <HAL_IPCC_RX_IRQHandler>:
  * @brief  This function handles IPCC Rx Occupied interrupt request.
  * @param  hipcc : IPCC handle
  * @retval None
  */
void HAL_IPCC_RX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b088      	sub	sp, #32
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
 8001f84:	2300      	movs	r3, #0
 8001f86:	61bb      	str	r3, [r7, #24]
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8001f88:	4b20      	ldr	r3, [pc, #128]	; (800200c <HAL_IPCC_RX_IRQHandler+0x90>)
 8001f8a:	617b      	str	r3, [r7, #20]
  IPCC_CommonTypeDef *otherInstance = IPCC_C2;
 8001f8c:	4b20      	ldr	r3, [pc, #128]	; (8002010 <HAL_IPCC_RX_IRQHandler+0x94>)
 8001f8e:	613b      	str	r3, [r7, #16]

  /* check the Rx occupied channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_RX_BUF;
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	43db      	mvns	r3, r3
 8001f96:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f9a:	61fb      	str	r3, [r7, #28]
  irqmask = irqmask & otherInstance->SR;
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	69fa      	ldr	r2, [r7, #28]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	61fb      	str	r3, [r7, #28]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 8001fa6:	e029      	b.n	8001ffc <HAL_IPCC_RX_IRQHandler+0x80>
  {
    bit_pos = 1UL << (ch_count & CHANNEL_INDEX_Msk);
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	f003 030f 	and.w	r3, r3, #15
 8001fae:	2201      	movs	r2, #1
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	60fb      	str	r3, [r7, #12]

    if ((irqmask & bit_pos) != 0U)
 8001fb6:	69fa      	ldr	r2, [r7, #28]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	4013      	ands	r3, r2
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d01a      	beq.n	8001ff6 <HAL_IPCC_RX_IRQHandler+0x7a>
    {
      /* mask the channel occupied interrupt */
      currentInstance->MR |= bit_pos;
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	685a      	ldr	r2, [r3, #4]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	431a      	orrs	r2, r3
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackRx[ch_count] != NULL)
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	4413      	add	r3, r2
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d008      	beq.n	8001fec <HAL_IPCC_RX_IRQHandler+0x70>
      {
        hipcc->ChannelCallbackRx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_RX);
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4413      	add	r3, r2
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	69b9      	ldr	r1, [r7, #24]
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	4798      	blx	r3
      }
      irqmask = irqmask & ~(bit_pos);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	43db      	mvns	r3, r3
 8001ff0:	69fa      	ldr	r2, [r7, #28]
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	61fb      	str	r3, [r7, #28]
    }
    ch_count++;
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	61bb      	str	r3, [r7, #24]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d1d2      	bne.n	8001fa8 <HAL_IPCC_RX_IRQHandler+0x2c>
  }
}
 8002002:	bf00      	nop
 8002004:	bf00      	nop
 8002006:	3720      	adds	r7, #32
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	58000c00 	.word	0x58000c00
 8002010:	58000c10 	.word	0x58000c10

08002014 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	4613      	mov	r3, r2
 8002020:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8002022:	bf00      	nop
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr

0800202e <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800202e:	b480      	push	{r7}
 8002030:	b085      	sub	sp, #20
 8002032:	af00      	add	r7, sp, #0
 8002034:	60f8      	str	r0, [r7, #12]
 8002036:	60b9      	str	r1, [r7, #8]
 8002038:	4613      	mov	r3, r2
 800203a:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 800203c:	bf00      	nop
 800203e:	3714      	adds	r7, #20
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8002050:	2300      	movs	r3, #0
 8002052:	60fb      	str	r3, [r7, #12]
 8002054:	e00f      	b.n	8002076 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	4a0b      	ldr	r2, [pc, #44]	; (800208c <IPCC_SetDefaultCallbacks+0x44>)
 8002060:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	3306      	adds	r3, #6
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	4413      	add	r3, r2
 800206c:	4a08      	ldr	r2, [pc, #32]	; (8002090 <IPCC_SetDefaultCallbacks+0x48>)
 800206e:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	3301      	adds	r3, #1
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2b05      	cmp	r3, #5
 800207a:	d9ec      	bls.n	8002056 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 800207c:	bf00      	nop
 800207e:	bf00      	nop
 8002080:	3714      	adds	r7, #20
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	08002015 	.word	0x08002015
 8002090:	0800202f 	.word	0x0800202f

08002094 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
 80020a8:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	223f      	movs	r2, #63	; 0x3f
 80020ae:	609a      	str	r2, [r3, #8]
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020c0:	4b05      	ldr	r3, [pc, #20]	; (80020d8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a04      	ldr	r2, [pc, #16]	; (80020d8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80020c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020ca:	6013      	str	r3, [r2, #0]
}
 80020cc:	bf00      	nop
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	58000400 	.word	0x58000400

080020dc <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop 0 or Stop 1 mode with WFI instruction.
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	460b      	mov	r3, r1
 80020e6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  
  if(Regulator == PWR_LOWPOWERREGULATOR_ON)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80020ee:	d104      	bne.n	80020fa <HAL_PWR_EnterSTOPMode+0x1e>
  {
    HAL_PWREx_EnterSTOP1Mode(STOPEntry);
 80020f0:	78fb      	ldrb	r3, [r7, #3]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f000 f834 	bl	8002160 <HAL_PWREx_EnterSTOP1Mode>
  }
  else
  {
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
  }
}
 80020f8:	e003      	b.n	8002102 <HAL_PWR_EnterSTOPMode+0x26>
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
 80020fa:	78fb      	ldrb	r3, [r7, #3]
 80020fc:	4618      	mov	r0, r3
 80020fe:	f000 f805 	bl	800210c <HAL_PWREx_EnterSTOP0Mode>
}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
	...

0800210c <HAL_PWREx_EnterSTOP0Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 0 mode with Main Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 8002116:	4b10      	ldr	r3, [pc, #64]	; (8002158 <HAL_PWREx_EnterSTOP0Mode+0x4c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a0f      	ldr	r2, [pc, #60]	; (8002158 <HAL_PWREx_EnterSTOP0Mode+0x4c>)
 800211c:	f023 0307 	bic.w	r3, r3, #7
 8002120:	6013      	str	r3, [r2, #0]


  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002122:	4b0e      	ldr	r3, [pc, #56]	; (800215c <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8002124:	691b      	ldr	r3, [r3, #16]
 8002126:	4a0d      	ldr	r2, [pc, #52]	; (800215c <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8002128:	f043 0304 	orr.w	r3, r3, #4
 800212c:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800212e:	79fb      	ldrb	r3, [r7, #7]
 8002130:	2b01      	cmp	r3, #1
 8002132:	d101      	bne.n	8002138 <HAL_PWREx_EnterSTOP0Mode+0x2c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002134:	bf30      	wfi
 8002136:	e002      	b.n	800213e <HAL_PWREx_EnterSTOP0Mode+0x32>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002138:	bf40      	sev
    __WFE();
 800213a:	bf20      	wfe
    __WFE();
 800213c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800213e:	4b07      	ldr	r3, [pc, #28]	; (800215c <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	4a06      	ldr	r2, [pc, #24]	; (800215c <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8002144:	f023 0304 	bic.w	r3, r3, #4
 8002148:	6113      	str	r3, [r2, #16]
}
 800214a:	bf00      	nop
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	58000400 	.word	0x58000400
 800215c:	e000ed00 	.word	0xe000ed00

08002160 <HAL_PWREx_EnterSTOP1Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
    
  /* Stop 1 mode with Low-Power Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 800216a:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <HAL_PWREx_EnterSTOP1Mode+0x50>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f023 0307 	bic.w	r3, r3, #7
 8002172:	4a0f      	ldr	r2, [pc, #60]	; (80021b0 <HAL_PWREx_EnterSTOP1Mode+0x50>)
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800217a:	4b0e      	ldr	r3, [pc, #56]	; (80021b4 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 800217c:	691b      	ldr	r3, [r3, #16]
 800217e:	4a0d      	ldr	r2, [pc, #52]	; (80021b4 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 8002180:	f043 0304 	orr.w	r3, r3, #4
 8002184:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8002186:	79fb      	ldrb	r3, [r7, #7]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d101      	bne.n	8002190 <HAL_PWREx_EnterSTOP1Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800218c:	bf30      	wfi
 800218e:	e002      	b.n	8002196 <HAL_PWREx_EnterSTOP1Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002190:	bf40      	sev
    __WFE();
 8002192:	bf20      	wfe
    __WFE();
 8002194:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002196:	4b07      	ldr	r3, [pc, #28]	; (80021b4 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	4a06      	ldr	r2, [pc, #24]	; (80021b4 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 800219c:	f023 0304 	bic.w	r3, r3, #4
 80021a0:	6113      	str	r3, [r2, #16]
}
 80021a2:	bf00      	nop
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	58000400 	.word	0x58000400
 80021b4:	e000ed00 	.word	0xe000ed00

080021b8 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80021bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80021ca:	d101      	bne.n	80021d0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80021cc:	2301      	movs	r3, #1
 80021ce:	e000      	b.n	80021d2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <LL_RCC_HSE_Enable>:
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80021e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80021ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021ee:	6013      	str	r3, [r2, #0]
}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <LL_RCC_HSE_Disable>:
{
 80021fa:	b480      	push	{r7}
 80021fc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80021fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002208:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800220c:	6013      	str	r3, [r2, #0]
}
 800220e:	bf00      	nop
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <LL_RCC_HSE_IsReady>:
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800221c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002226:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800222a:	d101      	bne.n	8002230 <LL_RCC_HSE_IsReady+0x18>
 800222c:	2301      	movs	r3, #1
 800222e:	e000      	b.n	8002232 <LL_RCC_HSE_IsReady+0x1a>
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <LL_RCC_HSI_Enable>:
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002240:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800224a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800224e:	6013      	str	r3, [r2, #0]
}
 8002250:	bf00      	nop
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr

0800225a <LL_RCC_HSI_Disable>:
{
 800225a:	b480      	push	{r7}
 800225c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800225e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002268:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800226c:	6013      	str	r3, [r2, #0]
}
 800226e:	bf00      	nop
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <LL_RCC_HSI_IsReady>:
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800227c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002286:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800228a:	d101      	bne.n	8002290 <LL_RCC_HSI_IsReady+0x18>
 800228c:	2301      	movs	r3, #1
 800228e:	e000      	b.n	8002292 <LL_RCC_HSI_IsReady+0x1a>
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <LL_RCC_HSI_SetCalibTrimming>:
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80022a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	061b      	lsls	r3, r3, #24
 80022b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80022b6:	4313      	orrs	r3, r2
 80022b8:	604b      	str	r3, [r1, #4]
}
 80022ba:	bf00      	nop
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <LL_RCC_LSE_Enable>:
{
 80022c6:	b480      	push	{r7}
 80022c8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80022ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80022d6:	f043 0301 	orr.w	r3, r3, #1
 80022da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80022de:	bf00      	nop
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <LL_RCC_LSE_Disable>:
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80022ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80022f8:	f023 0301 	bic.w	r3, r3, #1
 80022fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002300:	bf00      	nop
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr

0800230a <LL_RCC_LSE_EnableBypass>:
{
 800230a:	b480      	push	{r7}
 800230c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800230e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002312:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002316:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800231a:	f043 0304 	orr.w	r3, r3, #4
 800231e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002322:	bf00      	nop
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <LL_RCC_LSE_DisableBypass>:
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002330:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002334:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002338:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800233c:	f023 0304 	bic.w	r3, r3, #4
 8002340:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002344:	bf00      	nop
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <LL_RCC_LSE_IsReady>:
{
 800234e:	b480      	push	{r7}
 8002350:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002352:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002356:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b02      	cmp	r3, #2
 8002360:	d101      	bne.n	8002366 <LL_RCC_LSE_IsReady+0x18>
 8002362:	2301      	movs	r3, #1
 8002364:	e000      	b.n	8002368 <LL_RCC_LSE_IsReady+0x1a>
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <LL_RCC_LSI1_Enable>:
{
 8002372:	b480      	push	{r7}
 8002374:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002376:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800237a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800237e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002382:	f043 0301 	orr.w	r3, r3, #1
 8002386:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800238a:	bf00      	nop
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <LL_RCC_LSI1_Disable>:
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002398:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800239c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023a0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80023a4:	f023 0301 	bic.w	r3, r3, #1
 80023a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80023ac:	bf00      	nop
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <LL_RCC_LSI1_IsReady>:
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80023ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023c2:	f003 0302 	and.w	r3, r3, #2
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d101      	bne.n	80023ce <LL_RCC_LSI1_IsReady+0x18>
 80023ca:	2301      	movs	r3, #1
 80023cc:	e000      	b.n	80023d0 <LL_RCC_LSI1_IsReady+0x1a>
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr

080023da <LL_RCC_LSI2_Enable>:
{
 80023da:	b480      	push	{r7}
 80023dc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80023de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80023ea:	f043 0304 	orr.w	r3, r3, #4
 80023ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80023f2:	bf00      	nop
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <LL_RCC_LSI2_Disable>:
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002400:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002404:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002408:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800240c:	f023 0304 	bic.w	r3, r3, #4
 8002410:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <LL_RCC_LSI2_IsReady>:
{
 800241e:	b480      	push	{r7}
 8002420:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8002422:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002426:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800242a:	f003 0308 	and.w	r3, r3, #8
 800242e:	2b08      	cmp	r3, #8
 8002430:	d101      	bne.n	8002436 <LL_RCC_LSI2_IsReady+0x18>
 8002432:	2301      	movs	r3, #1
 8002434:	e000      	b.n	8002438 <LL_RCC_LSI2_IsReady+0x1a>
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr

08002442 <LL_RCC_LSI2_SetTrimming>:
{
 8002442:	b480      	push	{r7}
 8002444:	b083      	sub	sp, #12
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800244a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800244e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002452:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	021b      	lsls	r3, r3, #8
 800245a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800245e:	4313      	orrs	r3, r2
 8002460:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <LL_RCC_MSI_Enable>:
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002474:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800247e:	f043 0301 	orr.w	r3, r3, #1
 8002482:	6013      	str	r3, [r2, #0]
}
 8002484:	bf00      	nop
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <LL_RCC_MSI_Disable>:
{
 800248e:	b480      	push	{r7}
 8002490:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002492:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800249c:	f023 0301 	bic.w	r3, r3, #1
 80024a0:	6013      	str	r3, [r2, #0]
}
 80024a2:	bf00      	nop
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <LL_RCC_MSI_IsReady>:
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80024b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d101      	bne.n	80024c2 <LL_RCC_MSI_IsReady+0x16>
 80024be:	2301      	movs	r3, #1
 80024c0:	e000      	b.n	80024c4 <LL_RCC_MSI_IsReady+0x18>
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <LL_RCC_MSI_SetRange>:
{
 80024ce:	b480      	push	{r7}
 80024d0:	b083      	sub	sp, #12
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80024d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024e0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	600b      	str	r3, [r1, #0]
}
 80024ea:	bf00      	nop
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr

080024f6 <LL_RCC_MSI_GetRange>:
{
 80024f6:	b480      	push	{r7}
 80024f8:	b083      	sub	sp, #12
 80024fa:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80024fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002506:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2bb0      	cmp	r3, #176	; 0xb0
 800250c:	d901      	bls.n	8002512 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800250e:	23b0      	movs	r3, #176	; 0xb0
 8002510:	607b      	str	r3, [r7, #4]
  return msiRange;
 8002512:	687b      	ldr	r3, [r7, #4]
}
 8002514:	4618      	mov	r0, r3
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <LL_RCC_MSI_SetCalibTrimming>:
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002528:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	021b      	lsls	r3, r3, #8
 8002536:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800253a:	4313      	orrs	r3, r2
 800253c:	604b      	str	r3, [r1, #4]
}
 800253e:	bf00      	nop
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr

0800254a <LL_RCC_SetSysClkSource>:
{
 800254a:	b480      	push	{r7}
 800254c:	b083      	sub	sp, #12
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002552:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f023 0203 	bic.w	r2, r3, #3
 800255c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4313      	orrs	r3, r2
 8002564:	608b      	str	r3, [r1, #8]
}
 8002566:	bf00      	nop
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <LL_RCC_GetSysClkSource>:
{
 8002572:	b480      	push	{r7}
 8002574:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002576:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f003 030c 	and.w	r3, r3, #12
}
 8002580:	4618      	mov	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <LL_RCC_SetAHBPrescaler>:
{
 800258a:	b480      	push	{r7}
 800258c:	b083      	sub	sp, #12
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002592:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800259c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	608b      	str	r3, [r1, #8]
}
 80025a6:	bf00      	nop
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr

080025b2 <LL_C2_RCC_SetAHBPrescaler>:
{
 80025b2:	b480      	push	{r7}
 80025b4:	b083      	sub	sp, #12
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80025ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025be:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80025c2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr

080025de <LL_RCC_SetAHB4Prescaler>:
{
 80025de:	b480      	push	{r7}
 80025e0:	b083      	sub	sp, #12
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80025e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025ea:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80025ee:	f023 020f 	bic.w	r2, r3, #15
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	091b      	lsrs	r3, r3, #4
 80025f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80025fa:	4313      	orrs	r3, r2
 80025fc:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <LL_RCC_SetAPB1Prescaler>:
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002614:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800261e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4313      	orrs	r3, r2
 8002626:	608b      	str	r3, [r1, #8]
}
 8002628:	bf00      	nop
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <LL_RCC_SetAPB2Prescaler>:
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800263c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002646:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4313      	orrs	r3, r2
 800264e:	608b      	str	r3, [r1, #8]
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <LL_RCC_GetAHBPrescaler>:
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002660:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800266a:	4618      	mov	r0, r3
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <LL_RCC_GetAHB4Prescaler>:
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002678:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800267c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002680:	011b      	lsls	r3, r3, #4
 8002682:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002686:	4618      	mov	r0, r3
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <LL_RCC_GetAPB1Prescaler>:
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002694:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800269e:	4618      	mov	r0, r3
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <LL_RCC_GetAPB2Prescaler>:
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80026ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80026c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80026ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026d2:	6013      	str	r3, [r2, #0]
}
 80026d4:	bf00      	nop
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr

080026de <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80026de:	b480      	push	{r7}
 80026e0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80026e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80026ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80026f0:	6013      	str	r3, [r2, #0]
}
 80026f2:	bf00      	nop
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr

080026fc <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002700:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800270a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800270e:	d101      	bne.n	8002714 <LL_RCC_PLL_IsReady+0x18>
 8002710:	2301      	movs	r3, #1
 8002712:	e000      	b.n	8002716 <LL_RCC_PLL_IsReady+0x1a>
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002724:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	0a1b      	lsrs	r3, r3, #8
 800272c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002730:	4618      	mov	r0, r3
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr

0800273a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800273a:	b480      	push	{r7}
 800273c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800273e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8002748:	4618      	mov	r0, r3
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr

08002752 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002752:	b480      	push	{r7}
 8002754:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002756:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8002760:	4618      	mov	r0, r3
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr

0800276a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800276a:	b480      	push	{r7}
 800276c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800276e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	f003 0303 	and.w	r3, r3, #3
}
 8002778:	4618      	mov	r0, r3
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr

08002782 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002782:	b480      	push	{r7}
 8002784:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002786:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002790:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002794:	d101      	bne.n	800279a <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002796:	2301      	movs	r3, #1
 8002798:	e000      	b.n	800279c <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800279a:	2300      	movs	r3, #0
}
 800279c:	4618      	mov	r0, r3
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80027a6:	b480      	push	{r7}
 80027a8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80027aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027ae:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80027b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80027ba:	d101      	bne.n	80027c0 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80027bc:	2301      	movs	r3, #1
 80027be:	e000      	b.n	80027c2 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80027d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027d4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80027d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027e0:	d101      	bne.n	80027e6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80027e2:	2301      	movs	r3, #1
 80027e4:	e000      	b.n	80027e8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80027f2:	b480      	push	{r7}
 80027f4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80027f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002800:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002804:	d101      	bne.n	800280a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002806:	2301      	movs	r3, #1
 8002808:	e000      	b.n	800280c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800280a:	2300      	movs	r3, #0
}
 800280c:	4618      	mov	r0, r3
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr

08002816 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002816:	b480      	push	{r7}
 8002818:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800281a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002824:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002828:	d101      	bne.n	800282e <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800282a:	2301      	movs	r3, #1
 800282c:	e000      	b.n	8002830 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800282e:	2300      	movs	r3, #0
}
 8002830:	4618      	mov	r0, r3
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
	...

0800283c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800283c:	b590      	push	{r4, r7, lr}
 800283e:	b08d      	sub	sp, #52	; 0x34
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d101      	bne.n	800284e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e324      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0320 	and.w	r3, r3, #32
 8002856:	2b00      	cmp	r3, #0
 8002858:	f000 808d 	beq.w	8002976 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800285c:	f7ff fe89 	bl	8002572 <LL_RCC_GetSysClkSource>
 8002860:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002862:	f7ff ff82 	bl	800276a <LL_RCC_PLL_GetMainSource>
 8002866:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800286a:	2b00      	cmp	r3, #0
 800286c:	d005      	beq.n	800287a <HAL_RCC_OscConfig+0x3e>
 800286e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002870:	2b0c      	cmp	r3, #12
 8002872:	d147      	bne.n	8002904 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8002874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002876:	2b01      	cmp	r3, #1
 8002878:	d144      	bne.n	8002904 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e308      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800288a:	f7ff fe34 	bl	80024f6 <LL_RCC_MSI_GetRange>
 800288e:	4603      	mov	r3, r0
 8002890:	429c      	cmp	r4, r3
 8002892:	d914      	bls.n	80028be <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002898:	4618      	mov	r0, r3
 800289a:	f000 fcf1 	bl	8003280 <RCC_SetFlashLatencyFromMSIRange>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e2f7      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff fe0e 	bl	80024ce <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a1b      	ldr	r3, [r3, #32]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7ff fe32 	bl	8002520 <LL_RCC_MSI_SetCalibTrimming>
 80028bc:	e013      	b.n	80028e6 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c2:	4618      	mov	r0, r3
 80028c4:	f7ff fe03 	bl	80024ce <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a1b      	ldr	r3, [r3, #32]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff fe27 	bl	8002520 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d6:	4618      	mov	r0, r3
 80028d8:	f000 fcd2 	bl	8003280 <RCC_SetFlashLatencyFromMSIRange>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e2d8      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80028e6:	f000 fc8b 	bl	8003200 <HAL_RCC_GetHCLKFreq>
 80028ea:	4603      	mov	r3, r0
 80028ec:	4aa4      	ldr	r2, [pc, #656]	; (8002b80 <HAL_RCC_OscConfig+0x344>)
 80028ee:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80028f0:	4ba4      	ldr	r3, [pc, #656]	; (8002b84 <HAL_RCC_OscConfig+0x348>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7fe ff49 	bl	800178c <HAL_InitTick>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d039      	beq.n	8002974 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e2c9      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	69db      	ldr	r3, [r3, #28]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d01e      	beq.n	800294a <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800290c:	f7ff fdb0 	bl	8002470 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002910:	f7fe ff8a 	bl	8001828 <HAL_GetTick>
 8002914:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002916:	e008      	b.n	800292a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002918:	f7fe ff86 	bl	8001828 <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	2b02      	cmp	r3, #2
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e2b6      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_MSI_IsReady() == 0U)
 800292a:	f7ff fdbf 	bl	80024ac <LL_RCC_MSI_IsReady>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0f1      	beq.n	8002918 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff fdc8 	bl	80024ce <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a1b      	ldr	r3, [r3, #32]
 8002942:	4618      	mov	r0, r3
 8002944:	f7ff fdec 	bl	8002520 <LL_RCC_MSI_SetCalibTrimming>
 8002948:	e015      	b.n	8002976 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800294a:	f7ff fda0 	bl	800248e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800294e:	f7fe ff6b 	bl	8001828 <HAL_GetTick>
 8002952:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002954:	e008      	b.n	8002968 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002956:	f7fe ff67 	bl	8001828 <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	2b02      	cmp	r3, #2
 8002962:	d901      	bls.n	8002968 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e297      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002968:	f7ff fda0 	bl	80024ac <LL_RCC_MSI_IsReady>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1f1      	bne.n	8002956 <HAL_RCC_OscConfig+0x11a>
 8002972:	e000      	b.n	8002976 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002974:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	2b00      	cmp	r3, #0
 8002980:	d047      	beq.n	8002a12 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002982:	f7ff fdf6 	bl	8002572 <LL_RCC_GetSysClkSource>
 8002986:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002988:	f7ff feef 	bl	800276a <LL_RCC_PLL_GetMainSource>
 800298c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800298e:	6a3b      	ldr	r3, [r7, #32]
 8002990:	2b08      	cmp	r3, #8
 8002992:	d005      	beq.n	80029a0 <HAL_RCC_OscConfig+0x164>
 8002994:	6a3b      	ldr	r3, [r7, #32]
 8002996:	2b0c      	cmp	r3, #12
 8002998:	d108      	bne.n	80029ac <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	2b03      	cmp	r3, #3
 800299e:	d105      	bne.n	80029ac <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d134      	bne.n	8002a12 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e275      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029b4:	d102      	bne.n	80029bc <HAL_RCC_OscConfig+0x180>
 80029b6:	f7ff fc11 	bl	80021dc <LL_RCC_HSE_Enable>
 80029ba:	e001      	b.n	80029c0 <HAL_RCC_OscConfig+0x184>
 80029bc:	f7ff fc1d 	bl	80021fa <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d012      	beq.n	80029ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c8:	f7fe ff2e 	bl	8001828 <HAL_GetTick>
 80029cc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80029ce:	e008      	b.n	80029e2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029d0:	f7fe ff2a 	bl	8001828 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b64      	cmp	r3, #100	; 0x64
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e25a      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_HSE_IsReady() == 0U)
 80029e2:	f7ff fc19 	bl	8002218 <LL_RCC_HSE_IsReady>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d0f1      	beq.n	80029d0 <HAL_RCC_OscConfig+0x194>
 80029ec:	e011      	b.n	8002a12 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ee:	f7fe ff1b 	bl	8001828 <HAL_GetTick>
 80029f2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80029f4:	e008      	b.n	8002a08 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029f6:	f7fe ff17 	bl	8001828 <HAL_GetTick>
 80029fa:	4602      	mov	r2, r0
 80029fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	2b64      	cmp	r3, #100	; 0x64
 8002a02:	d901      	bls.n	8002a08 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002a04:	2303      	movs	r3, #3
 8002a06:	e247      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002a08:	f7ff fc06 	bl	8002218 <LL_RCC_HSE_IsReady>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1f1      	bne.n	80029f6 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d04c      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a1e:	f7ff fda8 	bl	8002572 <LL_RCC_GetSysClkSource>
 8002a22:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a24:	f7ff fea1 	bl	800276a <LL_RCC_PLL_GetMainSource>
 8002a28:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	2b04      	cmp	r3, #4
 8002a2e:	d005      	beq.n	8002a3c <HAL_RCC_OscConfig+0x200>
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	2b0c      	cmp	r3, #12
 8002a34:	d10e      	bne.n	8002a54 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d10b      	bne.n	8002a54 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d101      	bne.n	8002a48 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e227      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7ff fc25 	bl	800229c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002a52:	e031      	b.n	8002ab8 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d019      	beq.n	8002a90 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a5c:	f7ff fbee 	bl	800223c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a60:	f7fe fee2 	bl	8001828 <HAL_GetTick>
 8002a64:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a68:	f7fe fede 	bl	8001828 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e20e      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002a7a:	f7ff fbfd 	bl	8002278 <LL_RCC_HSI_IsReady>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d0f1      	beq.n	8002a68 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7ff fc07 	bl	800229c <LL_RCC_HSI_SetCalibTrimming>
 8002a8e:	e013      	b.n	8002ab8 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a90:	f7ff fbe3 	bl	800225a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a94:	f7fe fec8 	bl	8001828 <HAL_GetTick>
 8002a98:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a9c:	f7fe fec4 	bl	8001828 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e1f4      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002aae:	f7ff fbe3 	bl	8002278 <LL_RCC_HSI_IsReady>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1f1      	bne.n	8002a9c <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0308 	and.w	r3, r3, #8
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d106      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	f000 80a3 	beq.w	8002c18 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d076      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0310 	and.w	r3, r3, #16
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d046      	beq.n	8002b74 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8002ae6:	f7ff fc66 	bl	80023b6 <LL_RCC_LSI1_IsReady>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d113      	bne.n	8002b18 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002af0:	f7ff fc3f 	bl	8002372 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002af4:	f7fe fe98 	bl	8001828 <HAL_GetTick>
 8002af8:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002afa:	e008      	b.n	8002b0e <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002afc:	f7fe fe94 	bl	8001828 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e1c4      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002b0e:	f7ff fc52 	bl	80023b6 <LL_RCC_LSI1_IsReady>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d0f1      	beq.n	8002afc <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002b18:	f7ff fc5f 	bl	80023da <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b1c:	f7fe fe84 	bl	8001828 <HAL_GetTick>
 8002b20:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002b22:	e008      	b.n	8002b36 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002b24:	f7fe fe80 	bl	8001828 <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	2b03      	cmp	r3, #3
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e1b0      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002b36:	f7ff fc72 	bl	800241e <LL_RCC_LSI2_IsReady>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d0f1      	beq.n	8002b24 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7ff fc7c 	bl	8002442 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8002b4a:	f7ff fc23 	bl	8002394 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b4e:	f7fe fe6b 	bl	8001828 <HAL_GetTick>
 8002b52:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002b54:	e008      	b.n	8002b68 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002b56:	f7fe fe67 	bl	8001828 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d901      	bls.n	8002b68 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e197      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002b68:	f7ff fc25 	bl	80023b6 <LL_RCC_LSI1_IsReady>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1f1      	bne.n	8002b56 <HAL_RCC_OscConfig+0x31a>
 8002b72:	e051      	b.n	8002c18 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8002b74:	f7ff fbfd 	bl	8002372 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b78:	f7fe fe56 	bl	8001828 <HAL_GetTick>
 8002b7c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002b7e:	e00c      	b.n	8002b9a <HAL_RCC_OscConfig+0x35e>
 8002b80:	20000004 	.word	0x20000004
 8002b84:	20000008 	.word	0x20000008
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002b88:	f7fe fe4e 	bl	8001828 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e17e      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002b9a:	f7ff fc0c 	bl	80023b6 <LL_RCC_LSI1_IsReady>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d0f1      	beq.n	8002b88 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8002ba4:	f7ff fc2a 	bl	80023fc <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002ba8:	e008      	b.n	8002bbc <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002baa:	f7fe fe3d 	bl	8001828 <HAL_GetTick>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	2b03      	cmp	r3, #3
 8002bb6:	d901      	bls.n	8002bbc <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e16d      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002bbc:	f7ff fc2f 	bl	800241e <LL_RCC_LSI2_IsReady>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d1f1      	bne.n	8002baa <HAL_RCC_OscConfig+0x36e>
 8002bc6:	e027      	b.n	8002c18 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8002bc8:	f7ff fc18 	bl	80023fc <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bcc:	f7fe fe2c 	bl	8001828 <HAL_GetTick>
 8002bd0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002bd2:	e008      	b.n	8002be6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002bd4:	f7fe fe28 	bl	8001828 <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b03      	cmp	r3, #3
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e158      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002be6:	f7ff fc1a 	bl	800241e <LL_RCC_LSI2_IsReady>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d1f1      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002bf0:	f7ff fbd0 	bl	8002394 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf4:	f7fe fe18 	bl	8001828 <HAL_GetTick>
 8002bf8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002bfc:	f7fe fe14 	bl	8001828 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e144      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002c0e:	f7ff fbd2 	bl	80023b6 <LL_RCC_LSI1_IsReady>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1f1      	bne.n	8002bfc <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0304 	and.w	r3, r3, #4
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d05b      	beq.n	8002cdc <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c24:	4b9e      	ldr	r3, [pc, #632]	; (8002ea0 <HAL_RCC_OscConfig+0x664>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d114      	bne.n	8002c5a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002c30:	f7ff fa44 	bl	80020bc <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c34:	f7fe fdf8 	bl	8001828 <HAL_GetTick>
 8002c38:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c3a:	e008      	b.n	8002c4e <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c3c:	f7fe fdf4 	bl	8001828 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e124      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c4e:	4b94      	ldr	r3, [pc, #592]	; (8002ea0 <HAL_RCC_OscConfig+0x664>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d0f0      	beq.n	8002c3c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d102      	bne.n	8002c68 <HAL_RCC_OscConfig+0x42c>
 8002c62:	f7ff fb30 	bl	80022c6 <LL_RCC_LSE_Enable>
 8002c66:	e00c      	b.n	8002c82 <HAL_RCC_OscConfig+0x446>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	2b05      	cmp	r3, #5
 8002c6e:	d104      	bne.n	8002c7a <HAL_RCC_OscConfig+0x43e>
 8002c70:	f7ff fb4b 	bl	800230a <LL_RCC_LSE_EnableBypass>
 8002c74:	f7ff fb27 	bl	80022c6 <LL_RCC_LSE_Enable>
 8002c78:	e003      	b.n	8002c82 <HAL_RCC_OscConfig+0x446>
 8002c7a:	f7ff fb35 	bl	80022e8 <LL_RCC_LSE_Disable>
 8002c7e:	f7ff fb55 	bl	800232c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d014      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c8a:	f7fe fdcd 	bl	8001828 <HAL_GetTick>
 8002c8e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002c90:	e00a      	b.n	8002ca8 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c92:	f7fe fdc9 	bl	8001828 <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d901      	bls.n	8002ca8 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e0f7      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002ca8:	f7ff fb51 	bl	800234e <LL_RCC_LSE_IsReady>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d0ef      	beq.n	8002c92 <HAL_RCC_OscConfig+0x456>
 8002cb2:	e013      	b.n	8002cdc <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cb4:	f7fe fdb8 	bl	8001828 <HAL_GetTick>
 8002cb8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002cba:	e00a      	b.n	8002cd2 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cbc:	f7fe fdb4 	bl	8001828 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d901      	bls.n	8002cd2 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e0e2      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002cd2:	f7ff fb3c 	bl	800234e <LL_RCC_LSE_IsReady>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1ef      	bne.n	8002cbc <HAL_RCC_OscConfig+0x480>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f000 80d8 	beq.w	8002e96 <HAL_RCC_OscConfig+0x65a>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ce6:	f7ff fc44 	bl	8002572 <LL_RCC_GetSysClkSource>
 8002cea:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8002cec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	f040 80a6 	bne.w	8002e4a <HAL_RCC_OscConfig+0x60e>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f003 0203 	and.w	r2, r3, #3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d123      	bne.n	8002d54 <HAL_RCC_OscConfig+0x518>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d11c      	bne.n	8002d54 <HAL_RCC_OscConfig+0x518>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	0a1b      	lsrs	r3, r3, #8
 8002d1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d114      	bne.n	8002d54 <HAL_RCC_OscConfig+0x518>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d10d      	bne.n	8002d54 <HAL_RCC_OscConfig+0x518>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d106      	bne.n	8002d54 <HAL_RCC_OscConfig+0x518>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d054      	beq.n	8002dfe <HAL_RCC_OscConfig+0x5c2>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	2b0c      	cmp	r3, #12
 8002d58:	d04f      	beq.n	8002dfa <HAL_RCC_OscConfig+0x5be>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d5a:	f7ff fcc0 	bl	80026de <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d5e:	f7fe fd63 	bl	8001828 <HAL_GetTick>
 8002d62:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d64:	e008      	b.n	8002d78 <HAL_RCC_OscConfig+0x53c>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d66:	f7fe fd5f 	bl	8001828 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d901      	bls.n	8002d78 <HAL_RCC_OscConfig+0x53c>
              {
                return HAL_TIMEOUT;
 8002d74:	2303      	movs	r3, #3
 8002d76:	e08f      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1ef      	bne.n	8002d66 <HAL_RCC_OscConfig+0x52a>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d8a:	68da      	ldr	r2, [r3, #12]
 8002d8c:	4b45      	ldr	r3, [pc, #276]	; (8002ea4 <HAL_RCC_OscConfig+0x668>)
 8002d8e:	4013      	ands	r3, r2
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002d98:	4311      	orrs	r1, r2
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002d9e:	0212      	lsls	r2, r2, #8
 8002da0:	4311      	orrs	r1, r2
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002da6:	4311      	orrs	r1, r2
 8002da8:	687a      	ldr	r2, [r7, #4]
 8002daa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002dac:	4311      	orrs	r1, r2
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002db2:	430a      	orrs	r2, r1
 8002db4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002db8:	4313      	orrs	r3, r2
 8002dba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002dbc:	f7ff fc80 	bl	80026c0 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002dc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002dca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002dd0:	f7fe fd2a 	bl	8001828 <HAL_GetTick>
 8002dd4:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dd6:	e008      	b.n	8002dea <HAL_RCC_OscConfig+0x5ae>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dd8:	f7fe fd26 	bl	8001828 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_OscConfig+0x5ae>
              {
                return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e056      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d0ef      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x59c>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002df8:	e04d      	b.n	8002e96 <HAL_RCC_OscConfig+0x65a>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e04c      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dfe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d144      	bne.n	8002e96 <HAL_RCC_OscConfig+0x65a>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e0c:	f7ff fc58 	bl	80026c0 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002e1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e1e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e20:	f7fe fd02 	bl	8001828 <HAL_GetTick>
 8002e24:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_OscConfig+0x5fe>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e28:	f7fe fcfe 	bl	8001828 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x5fe>
            {
              return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e02e      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d0ef      	beq.n	8002e28 <HAL_RCC_OscConfig+0x5ec>
 8002e48:	e025      	b.n	8002e96 <HAL_RCC_OscConfig+0x65a>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	2b0c      	cmp	r3, #12
 8002e4e:	d020      	beq.n	8002e92 <HAL_RCC_OscConfig+0x656>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e50:	f7ff fc45 	bl	80026de <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e54:	f7fe fce8 	bl	8001828 <HAL_GetTick>
 8002e58:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e5a:	e008      	b.n	8002e6e <HAL_RCC_OscConfig+0x632>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e5c:	f7fe fce4 	bl	8001828 <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d901      	bls.n	8002e6e <HAL_RCC_OscConfig+0x632>
          {
            return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e014      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1ef      	bne.n	8002e5c <HAL_RCC_OscConfig+0x620>

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
#else
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLREN));
 8002e7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002e86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e8a:	f023 0303 	bic.w	r3, r3, #3
 8002e8e:	60d3      	str	r3, [r2, #12]
 8002e90:	e001      	b.n	8002e96 <HAL_RCC_OscConfig+0x65a>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e000      	b.n	8002e98 <HAL_RCC_OscConfig+0x65c>
      }
    }
  }
  return HAL_OK;
 8002e96:	2300      	movs	r3, #0
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3734      	adds	r7, #52	; 0x34
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd90      	pop	{r4, r7, pc}
 8002ea0:	58000400 	.word	0x58000400
 8002ea4:	11c1808c 	.word	0x11c1808c

08002ea8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d101      	bne.n	8002ebc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e12d      	b.n	8003118 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ebc:	4b98      	ldr	r3, [pc, #608]	; (8003120 <HAL_RCC_ClockConfig+0x278>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0307 	and.w	r3, r3, #7
 8002ec4:	683a      	ldr	r2, [r7, #0]
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d91b      	bls.n	8002f02 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eca:	4b95      	ldr	r3, [pc, #596]	; (8003120 <HAL_RCC_ClockConfig+0x278>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f023 0207 	bic.w	r2, r3, #7
 8002ed2:	4993      	ldr	r1, [pc, #588]	; (8003120 <HAL_RCC_ClockConfig+0x278>)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002eda:	f7fe fca5 	bl	8001828 <HAL_GetTick>
 8002ede:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee0:	e008      	b.n	8002ef4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002ee2:	f7fe fca1 	bl	8001828 <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e111      	b.n	8003118 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ef4:	4b8a      	ldr	r3, [pc, #552]	; (8003120 <HAL_RCC_ClockConfig+0x278>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	683a      	ldr	r2, [r7, #0]
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d1ef      	bne.n	8002ee2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d016      	beq.n	8002f3c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	4618      	mov	r0, r3
 8002f14:	f7ff fb39 	bl	800258a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002f18:	f7fe fc86 	bl	8001828 <HAL_GetTick>
 8002f1c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002f1e:	e008      	b.n	8002f32 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002f20:	f7fe fc82 	bl	8001828 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e0f2      	b.n	8003118 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002f32:	f7ff fc26 	bl	8002782 <LL_RCC_IsActiveFlag_HPRE>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0f1      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0320 	and.w	r3, r3, #32
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d016      	beq.n	8002f76 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	695b      	ldr	r3, [r3, #20]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7ff fb30 	bl	80025b2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002f52:	f7fe fc69 	bl	8001828 <HAL_GetTick>
 8002f56:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002f58:	e008      	b.n	8002f6c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002f5a:	f7fe fc65 	bl	8001828 <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d901      	bls.n	8002f6c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e0d5      	b.n	8003118 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002f6c:	f7ff fc1b 	bl	80027a6 <LL_RCC_IsActiveFlag_C2HPRE>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d0f1      	beq.n	8002f5a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d016      	beq.n	8002fb0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	699b      	ldr	r3, [r3, #24]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7ff fb29 	bl	80025de <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002f8c:	f7fe fc4c 	bl	8001828 <HAL_GetTick>
 8002f90:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002f92:	e008      	b.n	8002fa6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002f94:	f7fe fc48 	bl	8001828 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d901      	bls.n	8002fa6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e0b8      	b.n	8003118 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002fa6:	f7ff fc11 	bl	80027cc <LL_RCC_IsActiveFlag_SHDHPRE>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d0f1      	beq.n	8002f94 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0304 	and.w	r3, r3, #4
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d016      	beq.n	8002fea <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7ff fb23 	bl	800260c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002fc6:	f7fe fc2f 	bl	8001828 <HAL_GetTick>
 8002fca:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002fcc:	e008      	b.n	8002fe0 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002fce:	f7fe fc2b 	bl	8001828 <HAL_GetTick>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d901      	bls.n	8002fe0 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e09b      	b.n	8003118 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002fe0:	f7ff fc07 	bl	80027f2 <LL_RCC_IsActiveFlag_PPRE1>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0f1      	beq.n	8002fce <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0308 	and.w	r3, r3, #8
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d017      	beq.n	8003026 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	691b      	ldr	r3, [r3, #16]
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff fb19 	bl	8002634 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003002:	f7fe fc11 	bl	8001828 <HAL_GetTick>
 8003006:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003008:	e008      	b.n	800301c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800300a:	f7fe fc0d 	bl	8001828 <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d901      	bls.n	800301c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e07d      	b.n	8003118 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800301c:	f7ff fbfb 	bl	8002816 <LL_RCC_IsActiveFlag_PPRE2>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d0f1      	beq.n	800300a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0301 	and.w	r3, r3, #1
 800302e:	2b00      	cmp	r3, #0
 8003030:	d043      	beq.n	80030ba <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	2b02      	cmp	r3, #2
 8003038:	d106      	bne.n	8003048 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800303a:	f7ff f8ed 	bl	8002218 <LL_RCC_HSE_IsReady>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d11e      	bne.n	8003082 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e067      	b.n	8003118 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	2b03      	cmp	r3, #3
 800304e:	d106      	bne.n	800305e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003050:	f7ff fb54 	bl	80026fc <LL_RCC_PLL_IsReady>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d113      	bne.n	8003082 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e05c      	b.n	8003118 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d106      	bne.n	8003074 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8003066:	f7ff fa21 	bl	80024ac <LL_RCC_MSI_IsReady>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d108      	bne.n	8003082 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e051      	b.n	8003118 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003074:	f7ff f900 	bl	8002278 <LL_RCC_HSI_IsReady>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d101      	bne.n	8003082 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e04a      	b.n	8003118 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	4618      	mov	r0, r3
 8003088:	f7ff fa5f 	bl	800254a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800308c:	f7fe fbcc 	bl	8001828 <HAL_GetTick>
 8003090:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003092:	e00a      	b.n	80030aa <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003094:	f7fe fbc8 	bl	8001828 <HAL_GetTick>
 8003098:	4602      	mov	r2, r0
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	f241 3288 	movw	r2, #5000	; 0x1388
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e036      	b.n	8003118 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030aa:	f7ff fa62 	bl	8002572 <LL_RCC_GetSysClkSource>
 80030ae:	4602      	mov	r2, r0
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d1ec      	bne.n	8003094 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030ba:	4b19      	ldr	r3, [pc, #100]	; (8003120 <HAL_RCC_ClockConfig+0x278>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0307 	and.w	r3, r3, #7
 80030c2:	683a      	ldr	r2, [r7, #0]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d21b      	bcs.n	8003100 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c8:	4b15      	ldr	r3, [pc, #84]	; (8003120 <HAL_RCC_ClockConfig+0x278>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f023 0207 	bic.w	r2, r3, #7
 80030d0:	4913      	ldr	r1, [pc, #76]	; (8003120 <HAL_RCC_ClockConfig+0x278>)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030d8:	f7fe fba6 	bl	8001828 <HAL_GetTick>
 80030dc:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030de:	e008      	b.n	80030f2 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80030e0:	f7fe fba2 	bl	8001828 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e012      	b.n	8003118 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030f2:	4b0b      	ldr	r3, [pc, #44]	; (8003120 <HAL_RCC_ClockConfig+0x278>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0307 	and.w	r3, r3, #7
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d1ef      	bne.n	80030e0 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003100:	f000 f87e 	bl	8003200 <HAL_RCC_GetHCLKFreq>
 8003104:	4603      	mov	r3, r0
 8003106:	4a07      	ldr	r2, [pc, #28]	; (8003124 <HAL_RCC_ClockConfig+0x27c>)
 8003108:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800310a:	f7fe fb99 	bl	8001840 <HAL_GetTickPrio>
 800310e:	4603      	mov	r3, r0
 8003110:	4618      	mov	r0, r3
 8003112:	f7fe fb3b 	bl	800178c <HAL_InitTick>
 8003116:	4603      	mov	r3, r0
}
 8003118:	4618      	mov	r0, r3
 800311a:	3710      	adds	r7, #16
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	58004000 	.word	0x58004000
 8003124:	20000004 	.word	0x20000004

08003128 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003128:	b590      	push	{r4, r7, lr}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800312e:	f7ff fa20 	bl	8002572 <LL_RCC_GetSysClkSource>
 8003132:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10a      	bne.n	8003150 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800313a:	f7ff f9dc 	bl	80024f6 <LL_RCC_MSI_GetRange>
 800313e:	4603      	mov	r3, r0
 8003140:	091b      	lsrs	r3, r3, #4
 8003142:	f003 030f 	and.w	r3, r3, #15
 8003146:	4a2b      	ldr	r2, [pc, #172]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003148:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800314c:	60fb      	str	r3, [r7, #12]
 800314e:	e04b      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2b04      	cmp	r3, #4
 8003154:	d102      	bne.n	800315c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003156:	4b28      	ldr	r3, [pc, #160]	; (80031f8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003158:	60fb      	str	r3, [r7, #12]
 800315a:	e045      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b08      	cmp	r3, #8
 8003160:	d10a      	bne.n	8003178 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003162:	f7ff f829 	bl	80021b8 <LL_RCC_HSE_IsEnabledDiv2>
 8003166:	4603      	mov	r3, r0
 8003168:	2b01      	cmp	r3, #1
 800316a:	d102      	bne.n	8003172 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800316c:	4b22      	ldr	r3, [pc, #136]	; (80031f8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800316e:	60fb      	str	r3, [r7, #12]
 8003170:	e03a      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8003172:	4b22      	ldr	r3, [pc, #136]	; (80031fc <HAL_RCC_GetSysClockFreq+0xd4>)
 8003174:	60fb      	str	r3, [r7, #12]
 8003176:	e037      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8003178:	f7ff faf7 	bl	800276a <LL_RCC_PLL_GetMainSource>
 800317c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	2b02      	cmp	r3, #2
 8003182:	d003      	beq.n	800318c <HAL_RCC_GetSysClockFreq+0x64>
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	2b03      	cmp	r3, #3
 8003188:	d003      	beq.n	8003192 <HAL_RCC_GetSysClockFreq+0x6a>
 800318a:	e00d      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800318c:	4b1a      	ldr	r3, [pc, #104]	; (80031f8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800318e:	60bb      	str	r3, [r7, #8]
        break;
 8003190:	e015      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003192:	f7ff f811 	bl	80021b8 <LL_RCC_HSE_IsEnabledDiv2>
 8003196:	4603      	mov	r3, r0
 8003198:	2b01      	cmp	r3, #1
 800319a:	d102      	bne.n	80031a2 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800319c:	4b16      	ldr	r3, [pc, #88]	; (80031f8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800319e:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80031a0:	e00d      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 80031a2:	4b16      	ldr	r3, [pc, #88]	; (80031fc <HAL_RCC_GetSysClockFreq+0xd4>)
 80031a4:	60bb      	str	r3, [r7, #8]
        break;
 80031a6:	e00a      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80031a8:	f7ff f9a5 	bl	80024f6 <LL_RCC_MSI_GetRange>
 80031ac:	4603      	mov	r3, r0
 80031ae:	091b      	lsrs	r3, r3, #4
 80031b0:	f003 030f 	and.w	r3, r3, #15
 80031b4:	4a0f      	ldr	r2, [pc, #60]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xcc>)
 80031b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031ba:	60bb      	str	r3, [r7, #8]
        break;
 80031bc:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 80031be:	f7ff faaf 	bl	8002720 <LL_RCC_PLL_GetN>
 80031c2:	4602      	mov	r2, r0
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	fb03 f402 	mul.w	r4, r3, r2
 80031ca:	f7ff fac2 	bl	8002752 <LL_RCC_PLL_GetDivider>
 80031ce:	4603      	mov	r3, r0
 80031d0:	091b      	lsrs	r3, r3, #4
 80031d2:	3301      	adds	r3, #1
 80031d4:	fbb4 f4f3 	udiv	r4, r4, r3
 80031d8:	f7ff faaf 	bl	800273a <LL_RCC_PLL_GetR>
 80031dc:	4603      	mov	r3, r0
 80031de:	0f5b      	lsrs	r3, r3, #29
 80031e0:	3301      	adds	r3, #1
 80031e2:	fbb4 f3f3 	udiv	r3, r4, r3
 80031e6:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80031e8:	68fb      	ldr	r3, [r7, #12]
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3714      	adds	r7, #20
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd90      	pop	{r4, r7, pc}
 80031f2:	bf00      	nop
 80031f4:	080071d0 	.word	0x080071d0
 80031f8:	00f42400 	.word	0x00f42400
 80031fc:	01e84800 	.word	0x01e84800

08003200 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003200:	b598      	push	{r3, r4, r7, lr}
 8003202:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003204:	f7ff ff90 	bl	8003128 <HAL_RCC_GetSysClockFreq>
 8003208:	4604      	mov	r4, r0
 800320a:	f7ff fa27 	bl	800265c <LL_RCC_GetAHBPrescaler>
 800320e:	4603      	mov	r3, r0
 8003210:	091b      	lsrs	r3, r3, #4
 8003212:	f003 030f 	and.w	r3, r3, #15
 8003216:	4a03      	ldr	r2, [pc, #12]	; (8003224 <HAL_RCC_GetHCLKFreq+0x24>)
 8003218:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800321c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003220:	4618      	mov	r0, r3
 8003222:	bd98      	pop	{r3, r4, r7, pc}
 8003224:	08007170 	.word	0x08007170

08003228 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003228:	b598      	push	{r3, r4, r7, lr}
 800322a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800322c:	f7ff ffe8 	bl	8003200 <HAL_RCC_GetHCLKFreq>
 8003230:	4604      	mov	r4, r0
 8003232:	f7ff fa2d 	bl	8002690 <LL_RCC_GetAPB1Prescaler>
 8003236:	4603      	mov	r3, r0
 8003238:	0a1b      	lsrs	r3, r3, #8
 800323a:	f003 0307 	and.w	r3, r3, #7
 800323e:	4a04      	ldr	r2, [pc, #16]	; (8003250 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003244:	f003 031f 	and.w	r3, r3, #31
 8003248:	fa24 f303 	lsr.w	r3, r4, r3
}
 800324c:	4618      	mov	r0, r3
 800324e:	bd98      	pop	{r3, r4, r7, pc}
 8003250:	080071b0 	.word	0x080071b0

08003254 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003254:	b598      	push	{r3, r4, r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003258:	f7ff ffd2 	bl	8003200 <HAL_RCC_GetHCLKFreq>
 800325c:	4604      	mov	r4, r0
 800325e:	f7ff fa23 	bl	80026a8 <LL_RCC_GetAPB2Prescaler>
 8003262:	4603      	mov	r3, r0
 8003264:	0adb      	lsrs	r3, r3, #11
 8003266:	f003 0307 	and.w	r3, r3, #7
 800326a:	4a04      	ldr	r2, [pc, #16]	; (800327c <HAL_RCC_GetPCLK2Freq+0x28>)
 800326c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003270:	f003 031f 	and.w	r3, r3, #31
 8003274:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003278:	4618      	mov	r0, r3
 800327a:	bd98      	pop	{r3, r4, r7, pc}
 800327c:	080071b0 	.word	0x080071b0

08003280 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2bb0      	cmp	r3, #176	; 0xb0
 800328c:	d903      	bls.n	8003296 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800328e:	4b14      	ldr	r3, [pc, #80]	; (80032e0 <RCC_SetFlashLatencyFromMSIRange+0x60>)
 8003290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003292:	60fb      	str	r3, [r7, #12]
 8003294:	e007      	b.n	80032a6 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	091b      	lsrs	r3, r3, #4
 800329a:	f003 030f 	and.w	r3, r3, #15
 800329e:	4a10      	ldr	r2, [pc, #64]	; (80032e0 <RCC_SetFlashLatencyFromMSIRange+0x60>)
 80032a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032a4:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80032a6:	f7ff f9e5 	bl	8002674 <LL_RCC_GetAHB4Prescaler>
 80032aa:	4603      	mov	r3, r0
 80032ac:	091b      	lsrs	r3, r3, #4
 80032ae:	f003 030f 	and.w	r3, r3, #15
 80032b2:	4a0c      	ldr	r2, [pc, #48]	; (80032e4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80032b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032b8:	68fa      	ldr	r2, [r7, #12]
 80032ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80032be:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	4a09      	ldr	r2, [pc, #36]	; (80032e8 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80032c4:	fba2 2303 	umull	r2, r3, r2, r3
 80032c8:	0c9b      	lsrs	r3, r3, #18
 80032ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80032ce:	4618      	mov	r0, r3
 80032d0:	f000 f80c 	bl	80032ec <RCC_SetFlashLatency>
 80032d4:	4603      	mov	r3, r0
#endif /* PWR_CR1_VOS */
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	080071d0 	.word	0x080071d0
 80032e4:	08007170 	.word	0x08007170
 80032e8:	431bde83 	.word	0x431bde83

080032ec <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80032ec:	b590      	push	{r4, r7, lr}
 80032ee:	b08f      	sub	sp, #60	; 0x3c
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 80032f6:	4b24      	ldr	r3, [pc, #144]	; (8003388 <RCC_SetFlashLatency+0x9c>)
 80032f8:	f107 041c 	add.w	r4, r7, #28
 80032fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8003302:	4b22      	ldr	r3, [pc, #136]	; (800338c <RCC_SetFlashLatency+0xa0>)
 8003304:	f107 040c 	add.w	r4, r7, #12
 8003308:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800330a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800330e:	2300      	movs	r3, #0
 8003310:	637b      	str	r3, [r7, #52]	; 0x34
        break;
      }
    }
  }
#else
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003312:	2300      	movs	r3, #0
 8003314:	633b      	str	r3, [r7, #48]	; 0x30
 8003316:	e013      	b.n	8003340 <RCC_SetFlashLatency+0x54>
  {
    if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	3338      	adds	r3, #56	; 0x38
 800331e:	443b      	add	r3, r7
 8003320:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	429a      	cmp	r2, r3
 8003328:	d807      	bhi.n	800333a <RCC_SetFlashLatency+0x4e>
    {
      latency = FLASH_LATENCY_RANGE[index];
 800332a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	3338      	adds	r3, #56	; 0x38
 8003330:	443b      	add	r3, r7
 8003332:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003336:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 8003338:	e005      	b.n	8003346 <RCC_SetFlashLatency+0x5a>
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800333a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800333c:	3301      	adds	r3, #1
 800333e:	633b      	str	r3, [r7, #48]	; 0x30
 8003340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003342:	2b03      	cmp	r3, #3
 8003344:	d9e8      	bls.n	8003318 <RCC_SetFlashLatency+0x2c>
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8003346:	4b12      	ldr	r3, [pc, #72]	; (8003390 <RCC_SetFlashLatency+0xa4>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f023 0207 	bic.w	r2, r3, #7
 800334e:	4910      	ldr	r1, [pc, #64]	; (8003390 <RCC_SetFlashLatency+0xa4>)
 8003350:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003352:	4313      	orrs	r3, r2
 8003354:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003356:	f7fe fa67 	bl	8001828 <HAL_GetTick>
 800335a:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800335c:	e008      	b.n	8003370 <RCC_SetFlashLatency+0x84>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800335e:	f7fe fa63 	bl	8001828 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d901      	bls.n	8003370 <RCC_SetFlashLatency+0x84>
    {
      return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e007      	b.n	8003380 <RCC_SetFlashLatency+0x94>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003370:	4b07      	ldr	r3, [pc, #28]	; (8003390 <RCC_SetFlashLatency+0xa4>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 0307 	and.w	r3, r3, #7
 8003378:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800337a:	429a      	cmp	r2, r3
 800337c:	d1ef      	bne.n	800335e <RCC_SetFlashLatency+0x72>
    }
  }
  return HAL_OK;
 800337e:	2300      	movs	r3, #0
}
 8003380:	4618      	mov	r0, r3
 8003382:	373c      	adds	r7, #60	; 0x3c
 8003384:	46bd      	mov	sp, r7
 8003386:	bd90      	pop	{r4, r7, pc}
 8003388:	08007150 	.word	0x08007150
 800338c:	08007160 	.word	0x08007160
 8003390:	58004000 	.word	0x58004000

08003394 <LL_RCC_LSE_IsEnabled>:
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8003398:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800339c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d101      	bne.n	80033ac <LL_RCC_LSE_IsEnabled+0x18>
 80033a8:	2301      	movs	r3, #1
 80033aa:	e000      	b.n	80033ae <LL_RCC_LSE_IsEnabled+0x1a>
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <LL_RCC_LSE_IsReady>:
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80033bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033c4:	f003 0302 	and.w	r3, r3, #2
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d101      	bne.n	80033d0 <LL_RCC_LSE_IsReady+0x18>
 80033cc:	2301      	movs	r3, #1
 80033ce:	e000      	b.n	80033d2 <LL_RCC_LSE_IsReady+0x1a>
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <LL_RCC_SetRFWKPClockSource>:
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80033e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80033f0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80033fc:	bf00      	nop
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr

08003408 <LL_RCC_SetSMPSClockSource>:
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8003410:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003416:	f023 0203 	bic.w	r2, r3, #3
 800341a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4313      	orrs	r3, r2
 8003422:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <LL_RCC_SetSMPSPrescaler>:
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8003438:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800343c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003442:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4313      	orrs	r3, r2
 800344a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800344c:	bf00      	nop
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <LL_RCC_SetUSARTClockSource>:
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8003460:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003464:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003468:	f023 0203 	bic.w	r2, r3, #3
 800346c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4313      	orrs	r3, r2
 8003474:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003478:	bf00      	nop
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <LL_RCC_SetLPUARTClockSource>:
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800348c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003490:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003494:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003498:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	4313      	orrs	r3, r2
 80034a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <LL_RCC_SetI2CClockSource>:
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80034b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034bc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	091b      	lsrs	r3, r3, #4
 80034c4:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80034c8:	43db      	mvns	r3, r3
 80034ca:	401a      	ands	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	011b      	lsls	r3, r3, #4
 80034d0:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80034d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034d8:	4313      	orrs	r3, r2
 80034da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <LL_RCC_SetLPTIMClockSource>:
{
 80034ea:	b480      	push	{r7}
 80034ec:	b083      	sub	sp, #12
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80034f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034f6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	0c1b      	lsrs	r3, r3, #16
 80034fe:	041b      	lsls	r3, r3, #16
 8003500:	43db      	mvns	r3, r3
 8003502:	401a      	ands	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	041b      	lsls	r3, r3, #16
 8003508:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800350c:	4313      	orrs	r3, r2
 800350e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003512:	bf00      	nop
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr

0800351e <LL_RCC_SetRNGClockSource>:
{
 800351e:	b480      	push	{r7}
 8003520:	b083      	sub	sp, #12
 8003522:	af00      	add	r7, sp, #0
 8003524:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003526:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800352a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800352e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003532:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4313      	orrs	r3, r2
 800353a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800353e:	bf00      	nop
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr

0800354a <LL_RCC_SetCLK48ClockSource>:
{
 800354a:	b480      	push	{r7}
 800354c:	b083      	sub	sp, #12
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8003552:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003556:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800355a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800355e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4313      	orrs	r3, r2
 8003566:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800356a:	bf00      	nop
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <LL_RCC_SetADCClockSource>:
{
 8003576:	b480      	push	{r7}
 8003578:	b083      	sub	sp, #12
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800357e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003582:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003586:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800358a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4313      	orrs	r3, r2
 8003592:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003596:	bf00      	nop
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr

080035a2 <LL_RCC_SetRTCClockSource>:
{
 80035a2:	b480      	push	{r7}
 80035a4:	b083      	sub	sp, #12
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80035aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035b2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4313      	orrs	r3, r2
 80035be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80035c2:	bf00      	nop
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr

080035ce <LL_RCC_GetRTCClockSource>:
{
 80035ce:	b480      	push	{r7}
 80035d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80035d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035da:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80035de:	4618      	mov	r0, r3
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <LL_RCC_ForceBackupDomainReset>:
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80035ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80035f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003600:	bf00      	nop
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr

0800360a <LL_RCC_ReleaseBackupDomainReset>:
{
 800360a:	b480      	push	{r7}
 800360c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800360e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003616:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800361a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800361e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003622:	bf00      	nop
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b088      	sub	sp, #32
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8003634:	2300      	movs	r3, #0
 8003636:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003638:	2300      	movs	r3, #0
 800363a:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003644:	2b00      	cmp	r3, #0
 8003646:	d046      	beq.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8003648:	f7ff ffc1 	bl	80035ce <LL_RCC_GetRTCClockSource>
 800364c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a1b      	ldr	r3, [r3, #32]
 8003652:	69ba      	ldr	r2, [r7, #24]
 8003654:	429a      	cmp	r2, r3
 8003656:	d03c      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003658:	f7fe fd30 	bl	80020bc <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d105      	bne.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x42>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a1b      	ldr	r3, [r3, #32]
 8003666:	4618      	mov	r0, r3
 8003668:	f7ff ff9b 	bl	80035a2 <LL_RCC_SetRTCClockSource>
 800366c:	e02e      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800366e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003676:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8003678:	f7ff ffb6 	bl	80035e8 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800367c:	f7ff ffc5 	bl	800360a <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	4313      	orrs	r3, r2
 800368c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800368e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8003698:	f7ff fe7c 	bl	8003394 <LL_RCC_LSE_IsEnabled>
 800369c:	4603      	mov	r3, r0
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d114      	bne.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80036a2:	f7fe f8c1 	bl	8001828 <HAL_GetTick>
 80036a6:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80036a8:	e00b      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x96>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036aa:	f7fe f8bd 	bl	8001828 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d902      	bls.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x96>
            {
              ret = HAL_TIMEOUT;
 80036bc:	2303      	movs	r3, #3
 80036be:	77fb      	strb	r3, [r7, #31]
              break;
 80036c0:	e004      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
          while (LL_RCC_LSE_IsReady() != 1U)
 80036c2:	f7ff fe79 	bl	80033b8 <LL_RCC_LSE_IsReady>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d1ee      	bne.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80036cc:	7ffb      	ldrb	r3, [r7, #31]
 80036ce:	77bb      	strb	r3, [r7, #30]
 80036d0:	e001      	b.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036d2:	7ffb      	ldrb	r3, [r7, #31]
 80036d4:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0301 	and.w	r3, r3, #1
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d004      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7ff feb6 	bl	8003458 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d004      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	4618      	mov	r0, r3
 80036fe:	f7ff fec1 	bl	8003484 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 0310 	and.w	r3, r3, #16
 800370a:	2b00      	cmp	r3, #0
 800370c:	d004      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	4618      	mov	r0, r3
 8003714:	f7ff fee9 	bl	80034ea <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0320 	and.w	r3, r3, #32
 8003720:	2b00      	cmp	r3, #0
 8003722:	d004      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	695b      	ldr	r3, [r3, #20]
 8003728:	4618      	mov	r0, r3
 800372a:	f7ff fede 	bl	80034ea <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0304 	and.w	r3, r3, #4
 8003736:	2b00      	cmp	r3, #0
 8003738:	d004      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	4618      	mov	r0, r3
 8003740:	f7ff feb6 	bl	80034b0 <LL_RCC_SetI2CClockSource>
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800374c:	2b00      	cmp	r3, #0
 800374e:	d02b      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003758:	d008      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x140>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	699b      	ldr	r3, [r3, #24]
 800375e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003762:	d003      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x140>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	699b      	ldr	r3, [r3, #24]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d105      	bne.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	699b      	ldr	r3, [r3, #24]
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff fed4 	bl	800351e <LL_RCC_SetRNGClockSource>
 8003776:	e00a      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x162>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	699b      	ldr	r3, [r3, #24]
 800377c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003780:	60fb      	str	r3, [r7, #12]
 8003782:	2000      	movs	r0, #0
 8003784:	f7ff fecb 	bl	800351e <LL_RCC_SetRNGClockSource>
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	f7ff fede 	bl	800354a <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8003796:	d107      	bne.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003798:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80037a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037a6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d011      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	69db      	ldr	r3, [r3, #28]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7ff fedc 	bl	8003576 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	69db      	ldr	r3, [r3, #28]
 80037c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037c6:	d107      	bne.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80037c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80037d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037d6:	60d3      	str	r3, [r2, #12]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d004      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e8:	4618      	mov	r0, r3
 80037ea:	f7ff fdf7 	bl	80033dc <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d009      	beq.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037fe:	4618      	mov	r0, r3
 8003800:	f7ff fe16 	bl	8003430 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003808:	4618      	mov	r0, r3
 800380a:	f7ff fdfd 	bl	8003408 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800380e:	7fbb      	ldrb	r3, [r7, #30]
}
 8003810:	4618      	mov	r0, r3
 8003812:	3720      	adds	r7, #32
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b082      	sub	sp, #8
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d101      	bne.n	800382a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e090      	b.n	800394c <HAL_RTC_Init+0x134>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	d106      	bne.n	8003844 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f7fd fd70 	bl	8001324 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2202      	movs	r2, #2
 8003848:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	22ca      	movs	r2, #202	; 0xca
 8003852:	625a      	str	r2, [r3, #36]	; 0x24
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2253      	movs	r2, #83	; 0x53
 800385a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f000 f89f 	bl	80039a0 <RTC_EnterInitMode>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d009      	beq.n	800387c <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	22ff      	movs	r2, #255	; 0xff
 800386e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2204      	movs	r2, #4
 8003874:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e067      	b.n	800394c <HAL_RTC_Init+0x134>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	6812      	ldr	r2, [r2, #0]
 8003886:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800388a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800388e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	6899      	ldr	r1, [r3, #8]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685a      	ldr	r2, [r3, #4]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	431a      	orrs	r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	431a      	orrs	r2, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	430a      	orrs	r2, r1
 80038ac:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	68d2      	ldr	r2, [r2, #12]
 80038b6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	6919      	ldr	r1, [r3, #16]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	041a      	lsls	r2, r3, #16
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	430a      	orrs	r2, r1
 80038ca:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68da      	ldr	r2, [r3, #12]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038da:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
#else
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0202 	bic.w	r2, r2, #2
 80038ea:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	69da      	ldr	r2, [r3, #28]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	431a      	orrs	r2, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	430a      	orrs	r2, r1
 8003902:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f003 0320 	and.w	r3, r3, #32
 800390e:	2b00      	cmp	r3, #0
 8003910:	d113      	bne.n	800393a <HAL_RTC_Init+0x122>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 f81e 	bl	8003954 <HAL_RTC_WaitForSynchro>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d00d      	beq.n	800393a <HAL_RTC_Init+0x122>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	22ff      	movs	r2, #255	; 0xff
 8003924:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2204      	movs	r2, #4
 800392a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e008      	b.n	800394c <HAL_RTC_Init+0x134>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	22ff      	movs	r2, #255	; 0xff
 8003940:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2201      	movs	r2, #1
 8003946:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_OK;
 800394a:	2300      	movs	r3, #0
  }
}
 800394c:	4618      	mov	r0, r3
 800394e:	3708      	adds	r7, #8
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68da      	ldr	r2, [r3, #12]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800396a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800396c:	f7fd ff5c 	bl	8001828 <HAL_GetTick>
 8003970:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003972:	e009      	b.n	8003988 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003974:	f7fd ff58 	bl	8001828 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003982:	d901      	bls.n	8003988 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e007      	b.n	8003998 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	68db      	ldr	r3, [r3, #12]
 800398e:	f003 0320 	and.w	r3, r3, #32
 8003992:	2b00      	cmp	r3, #0
 8003994:	d0ee      	beq.n	8003974 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8003996:	2300      	movs	r3, #0
}
 8003998:	4618      	mov	r0, r3
 800399a:	3710      	adds	r7, #16
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d119      	bne.n	80039ea <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f04f 32ff 	mov.w	r2, #4294967295
 80039be:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80039c0:	f7fd ff32 	bl	8001828 <HAL_GetTick>
 80039c4:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80039c6:	e009      	b.n	80039dc <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80039c8:	f7fd ff2e 	bl	8001828 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039d6:	d901      	bls.n	80039dc <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e007      	b.n	80039ec <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d0ee      	beq.n	80039c8 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 80039ea:	2300      	movs	r3, #0
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3710      	adds	r7, #16
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00b      	beq.n	8003a22 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2e>
  {
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f7fd fbc4 	bl	8001198 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	b2da      	uxtb	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003a20:	60da      	str	r2, [r3, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8003a22:	4b06      	ldr	r3, [pc, #24]	; (8003a3c <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8003a24:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003a28:	60da      	str	r2, [r3, #12]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8003a32:	bf00      	nop
 8003a34:	3708      	adds	r7, #8
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	58000800 	.word	0x58000800

08003a40 <LL_RCC_GetUSARTClockSource>:
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8003a48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a4c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	4013      	ands	r3, r2
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <LL_RCC_GetLPUARTClockSource>:
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003a68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a6c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4013      	ands	r3, r2
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d101      	bne.n	8003a92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e042      	b.n	8003b18 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d106      	bne.n	8003aaa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f7fd fc71 	bl	800138c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2224      	movs	r2, #36	; 0x24
 8003aae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f022 0201 	bic.w	r2, r2, #1
 8003ac0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f000 f8c2 	bl	8003c4c <UART_SetConfig>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d101      	bne.n	8003ad2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e022      	b.n	8003b18 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d002      	beq.n	8003ae0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 fadc 	bl	8004098 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	685a      	ldr	r2, [r3, #4]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003aee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	689a      	ldr	r2, [r3, #8]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003afe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f042 0201 	orr.w	r2, r2, #1
 8003b0e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 fb63 	bl	80041dc <UART_CheckIdleState>
 8003b16:	4603      	mov	r3, r0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3708      	adds	r7, #8
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b08a      	sub	sp, #40	; 0x28
 8003b24:	af02      	add	r7, sp, #8
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	603b      	str	r3, [r7, #0]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b36:	2b20      	cmp	r3, #32
 8003b38:	f040 8083 	bne.w	8003c42 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d002      	beq.n	8003b48 <HAL_UART_Transmit+0x28>
 8003b42:	88fb      	ldrh	r3, [r7, #6]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d101      	bne.n	8003b4c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e07b      	b.n	8003c44 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d101      	bne.n	8003b5a <HAL_UART_Transmit+0x3a>
 8003b56:	2302      	movs	r3, #2
 8003b58:	e074      	b.n	8003c44 <HAL_UART_Transmit+0x124>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2221      	movs	r2, #33	; 0x21
 8003b6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b72:	f7fd fe59 	bl	8001828 <HAL_GetTick>
 8003b76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	88fa      	ldrh	r2, [r7, #6]
 8003b7c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	88fa      	ldrh	r2, [r7, #6]
 8003b84:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b90:	d108      	bne.n	8003ba4 <HAL_UART_Transmit+0x84>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d104      	bne.n	8003ba4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	61bb      	str	r3, [r7, #24]
 8003ba2:	e003      	b.n	8003bac <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8003bb4:	e02c      	b.n	8003c10 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	2180      	movs	r1, #128	; 0x80
 8003bc0:	68f8      	ldr	r0, [r7, #12]
 8003bc2:	f000 fb56 	bl	8004272 <UART_WaitOnFlagUntilTimeout>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d001      	beq.n	8003bd0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e039      	b.n	8003c44 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10b      	bne.n	8003bee <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	881b      	ldrh	r3, [r3, #0]
 8003bda:	461a      	mov	r2, r3
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003be4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	3302      	adds	r3, #2
 8003bea:	61bb      	str	r3, [r7, #24]
 8003bec:	e007      	b.n	8003bfe <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	781a      	ldrb	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	3301      	adds	r3, #1
 8003bfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	3b01      	subs	r3, #1
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1cc      	bne.n	8003bb6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	9300      	str	r3, [sp, #0]
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	2200      	movs	r2, #0
 8003c24:	2140      	movs	r1, #64	; 0x40
 8003c26:	68f8      	ldr	r0, [r7, #12]
 8003c28:	f000 fb23 	bl	8004272 <UART_WaitOnFlagUntilTimeout>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e006      	b.n	8003c44 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2220      	movs	r2, #32
 8003c3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	e000      	b.n	8003c44 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8003c42:	2302      	movs	r3, #2
  }
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3720      	adds	r7, #32
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c50:	b08c      	sub	sp, #48	; 0x30
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c56:	2300      	movs	r3, #0
 8003c58:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	689a      	ldr	r2, [r3, #8]
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	431a      	orrs	r2, r3
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	431a      	orrs	r2, r3
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	69db      	ldr	r3, [r3, #28]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	4baf      	ldr	r3, [pc, #700]	; (8003f38 <UART_SetConfig+0x2ec>)
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	697a      	ldr	r2, [r7, #20]
 8003c80:	6812      	ldr	r2, [r2, #0]
 8003c82:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003c84:	430b      	orrs	r3, r1
 8003c86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4aa4      	ldr	r2, [pc, #656]	; (8003f3c <UART_SetConfig+0x2f0>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d004      	beq.n	8003cb8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003cc2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003cc6:	697a      	ldr	r2, [r7, #20]
 8003cc8:	6812      	ldr	r2, [r2, #0]
 8003cca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ccc:	430b      	orrs	r3, r1
 8003cce:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd6:	f023 010f 	bic.w	r1, r3, #15
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a95      	ldr	r2, [pc, #596]	; (8003f40 <UART_SetConfig+0x2f4>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d125      	bne.n	8003d3c <UART_SetConfig+0xf0>
 8003cf0:	2003      	movs	r0, #3
 8003cf2:	f7ff fea5 	bl	8003a40 <LL_RCC_GetUSARTClockSource>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b03      	cmp	r3, #3
 8003cfa:	d81b      	bhi.n	8003d34 <UART_SetConfig+0xe8>
 8003cfc:	a201      	add	r2, pc, #4	; (adr r2, 8003d04 <UART_SetConfig+0xb8>)
 8003cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d02:	bf00      	nop
 8003d04:	08003d15 	.word	0x08003d15
 8003d08:	08003d25 	.word	0x08003d25
 8003d0c:	08003d1d 	.word	0x08003d1d
 8003d10:	08003d2d 	.word	0x08003d2d
 8003d14:	2301      	movs	r3, #1
 8003d16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d1a:	e042      	b.n	8003da2 <UART_SetConfig+0x156>
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d22:	e03e      	b.n	8003da2 <UART_SetConfig+0x156>
 8003d24:	2304      	movs	r3, #4
 8003d26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d2a:	e03a      	b.n	8003da2 <UART_SetConfig+0x156>
 8003d2c:	2308      	movs	r3, #8
 8003d2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d32:	e036      	b.n	8003da2 <UART_SetConfig+0x156>
 8003d34:	2310      	movs	r3, #16
 8003d36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d3a:	e032      	b.n	8003da2 <UART_SetConfig+0x156>
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a7e      	ldr	r2, [pc, #504]	; (8003f3c <UART_SetConfig+0x2f0>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d12a      	bne.n	8003d9c <UART_SetConfig+0x150>
 8003d46:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003d4a:	f7ff fe89 	bl	8003a60 <LL_RCC_GetLPUARTClockSource>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d54:	d01a      	beq.n	8003d8c <UART_SetConfig+0x140>
 8003d56:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d5a:	d81b      	bhi.n	8003d94 <UART_SetConfig+0x148>
 8003d5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d60:	d00c      	beq.n	8003d7c <UART_SetConfig+0x130>
 8003d62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d66:	d815      	bhi.n	8003d94 <UART_SetConfig+0x148>
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d003      	beq.n	8003d74 <UART_SetConfig+0x128>
 8003d6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d70:	d008      	beq.n	8003d84 <UART_SetConfig+0x138>
 8003d72:	e00f      	b.n	8003d94 <UART_SetConfig+0x148>
 8003d74:	2300      	movs	r3, #0
 8003d76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d7a:	e012      	b.n	8003da2 <UART_SetConfig+0x156>
 8003d7c:	2302      	movs	r3, #2
 8003d7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d82:	e00e      	b.n	8003da2 <UART_SetConfig+0x156>
 8003d84:	2304      	movs	r3, #4
 8003d86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d8a:	e00a      	b.n	8003da2 <UART_SetConfig+0x156>
 8003d8c:	2308      	movs	r3, #8
 8003d8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d92:	e006      	b.n	8003da2 <UART_SetConfig+0x156>
 8003d94:	2310      	movs	r3, #16
 8003d96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d9a:	e002      	b.n	8003da2 <UART_SetConfig+0x156>
 8003d9c:	2310      	movs	r3, #16
 8003d9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a65      	ldr	r2, [pc, #404]	; (8003f3c <UART_SetConfig+0x2f0>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	f040 8097 	bne.w	8003edc <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003dae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003db2:	2b08      	cmp	r3, #8
 8003db4:	d823      	bhi.n	8003dfe <UART_SetConfig+0x1b2>
 8003db6:	a201      	add	r2, pc, #4	; (adr r2, 8003dbc <UART_SetConfig+0x170>)
 8003db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dbc:	08003de1 	.word	0x08003de1
 8003dc0:	08003dff 	.word	0x08003dff
 8003dc4:	08003de9 	.word	0x08003de9
 8003dc8:	08003dff 	.word	0x08003dff
 8003dcc:	08003def 	.word	0x08003def
 8003dd0:	08003dff 	.word	0x08003dff
 8003dd4:	08003dff 	.word	0x08003dff
 8003dd8:	08003dff 	.word	0x08003dff
 8003ddc:	08003df7 	.word	0x08003df7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003de0:	f7ff fa22 	bl	8003228 <HAL_RCC_GetPCLK1Freq>
 8003de4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003de6:	e010      	b.n	8003e0a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003de8:	4b56      	ldr	r3, [pc, #344]	; (8003f44 <UART_SetConfig+0x2f8>)
 8003dea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003dec:	e00d      	b.n	8003e0a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dee:	f7ff f99b 	bl	8003128 <HAL_RCC_GetSysClockFreq>
 8003df2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003df4:	e009      	b.n	8003e0a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003df6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dfa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003dfc:	e005      	b.n	8003e0a <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003e08:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	f000 812a 	beq.w	8004066 <UART_SetConfig+0x41a>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e16:	4a4c      	ldr	r2, [pc, #304]	; (8003f48 <UART_SetConfig+0x2fc>)
 8003e18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e20:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e24:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	685a      	ldr	r2, [r3, #4]
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	005b      	lsls	r3, r3, #1
 8003e2e:	4413      	add	r3, r2
 8003e30:	69ba      	ldr	r2, [r7, #24]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d305      	bcc.n	8003e42 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e3c:	69ba      	ldr	r2, [r7, #24]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d903      	bls.n	8003e4a <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003e48:	e10d      	b.n	8004066 <UART_SetConfig+0x41a>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	60bb      	str	r3, [r7, #8]
 8003e50:	60fa      	str	r2, [r7, #12]
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e56:	4a3c      	ldr	r2, [pc, #240]	; (8003f48 <UART_SetConfig+0x2fc>)
 8003e58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	2200      	movs	r2, #0
 8003e60:	603b      	str	r3, [r7, #0]
 8003e62:	607a      	str	r2, [r7, #4]
 8003e64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e68:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003e6c:	f7fc fe74 	bl	8000b58 <__aeabi_uldivmod>
 8003e70:	4602      	mov	r2, r0
 8003e72:	460b      	mov	r3, r1
 8003e74:	4610      	mov	r0, r2
 8003e76:	4619      	mov	r1, r3
 8003e78:	f04f 0200 	mov.w	r2, #0
 8003e7c:	f04f 0300 	mov.w	r3, #0
 8003e80:	020b      	lsls	r3, r1, #8
 8003e82:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003e86:	0202      	lsls	r2, r0, #8
 8003e88:	6979      	ldr	r1, [r7, #20]
 8003e8a:	6849      	ldr	r1, [r1, #4]
 8003e8c:	0849      	lsrs	r1, r1, #1
 8003e8e:	2000      	movs	r0, #0
 8003e90:	460c      	mov	r4, r1
 8003e92:	4605      	mov	r5, r0
 8003e94:	eb12 0804 	adds.w	r8, r2, r4
 8003e98:	eb43 0905 	adc.w	r9, r3, r5
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	469a      	mov	sl, r3
 8003ea4:	4693      	mov	fp, r2
 8003ea6:	4652      	mov	r2, sl
 8003ea8:	465b      	mov	r3, fp
 8003eaa:	4640      	mov	r0, r8
 8003eac:	4649      	mov	r1, r9
 8003eae:	f7fc fe53 	bl	8000b58 <__aeabi_uldivmod>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	4613      	mov	r3, r2
 8003eb8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003eba:	6a3b      	ldr	r3, [r7, #32]
 8003ebc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ec0:	d308      	bcc.n	8003ed4 <UART_SetConfig+0x288>
 8003ec2:	6a3b      	ldr	r3, [r7, #32]
 8003ec4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ec8:	d204      	bcs.n	8003ed4 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	6a3a      	ldr	r2, [r7, #32]
 8003ed0:	60da      	str	r2, [r3, #12]
 8003ed2:	e0c8      	b.n	8004066 <UART_SetConfig+0x41a>
        }
        else
        {
          ret = HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003eda:	e0c4      	b.n	8004066 <UART_SetConfig+0x41a>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	69db      	ldr	r3, [r3, #28]
 8003ee0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ee4:	d16d      	bne.n	8003fc2 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8003ee6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003eea:	3b01      	subs	r3, #1
 8003eec:	2b07      	cmp	r3, #7
 8003eee:	d82d      	bhi.n	8003f4c <UART_SetConfig+0x300>
 8003ef0:	a201      	add	r2, pc, #4	; (adr r2, 8003ef8 <UART_SetConfig+0x2ac>)
 8003ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ef6:	bf00      	nop
 8003ef8:	08003f19 	.word	0x08003f19
 8003efc:	08003f21 	.word	0x08003f21
 8003f00:	08003f4d 	.word	0x08003f4d
 8003f04:	08003f27 	.word	0x08003f27
 8003f08:	08003f4d 	.word	0x08003f4d
 8003f0c:	08003f4d 	.word	0x08003f4d
 8003f10:	08003f4d 	.word	0x08003f4d
 8003f14:	08003f2f 	.word	0x08003f2f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f18:	f7ff f99c 	bl	8003254 <HAL_RCC_GetPCLK2Freq>
 8003f1c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003f1e:	e01b      	b.n	8003f58 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f20:	4b08      	ldr	r3, [pc, #32]	; (8003f44 <UART_SetConfig+0x2f8>)
 8003f22:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003f24:	e018      	b.n	8003f58 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f26:	f7ff f8ff 	bl	8003128 <HAL_RCC_GetSysClockFreq>
 8003f2a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003f2c:	e014      	b.n	8003f58 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f32:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003f34:	e010      	b.n	8003f58 <UART_SetConfig+0x30c>
 8003f36:	bf00      	nop
 8003f38:	cfff69f3 	.word	0xcfff69f3
 8003f3c:	40008000 	.word	0x40008000
 8003f40:	40013800 	.word	0x40013800
 8003f44:	00f42400 	.word	0x00f42400
 8003f48:	08007210 	.word	0x08007210
      default:
        pclk = 0U;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003f56:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	f000 8083 	beq.w	8004066 <UART_SetConfig+0x41a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f64:	4a4a      	ldr	r2, [pc, #296]	; (8004090 <UART_SetConfig+0x444>)
 8003f66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003f72:	005a      	lsls	r2, r3, #1
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	085b      	lsrs	r3, r3, #1
 8003f7a:	441a      	add	r2, r3
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f84:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f86:	6a3b      	ldr	r3, [r7, #32]
 8003f88:	2b0f      	cmp	r3, #15
 8003f8a:	d916      	bls.n	8003fba <UART_SetConfig+0x36e>
 8003f8c:	6a3b      	ldr	r3, [r7, #32]
 8003f8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f92:	d212      	bcs.n	8003fba <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f94:	6a3b      	ldr	r3, [r7, #32]
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	f023 030f 	bic.w	r3, r3, #15
 8003f9c:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f9e:	6a3b      	ldr	r3, [r7, #32]
 8003fa0:	085b      	lsrs	r3, r3, #1
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	f003 0307 	and.w	r3, r3, #7
 8003fa8:	b29a      	uxth	r2, r3
 8003faa:	8bfb      	ldrh	r3, [r7, #30]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	8bfa      	ldrh	r2, [r7, #30]
 8003fb6:	60da      	str	r2, [r3, #12]
 8003fb8:	e055      	b.n	8004066 <UART_SetConfig+0x41a>
      }
      else
      {
        ret = HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003fc0:	e051      	b.n	8004066 <UART_SetConfig+0x41a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003fc2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	2b07      	cmp	r3, #7
 8003fca:	d822      	bhi.n	8004012 <UART_SetConfig+0x3c6>
 8003fcc:	a201      	add	r2, pc, #4	; (adr r2, 8003fd4 <UART_SetConfig+0x388>)
 8003fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd2:	bf00      	nop
 8003fd4:	08003ff5 	.word	0x08003ff5
 8003fd8:	08003ffd 	.word	0x08003ffd
 8003fdc:	08004013 	.word	0x08004013
 8003fe0:	08004003 	.word	0x08004003
 8003fe4:	08004013 	.word	0x08004013
 8003fe8:	08004013 	.word	0x08004013
 8003fec:	08004013 	.word	0x08004013
 8003ff0:	0800400b 	.word	0x0800400b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ff4:	f7ff f92e 	bl	8003254 <HAL_RCC_GetPCLK2Freq>
 8003ff8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003ffa:	e010      	b.n	800401e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ffc:	4b25      	ldr	r3, [pc, #148]	; (8004094 <UART_SetConfig+0x448>)
 8003ffe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004000:	e00d      	b.n	800401e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004002:	f7ff f891 	bl	8003128 <HAL_RCC_GetSysClockFreq>
 8004006:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004008:	e009      	b.n	800401e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800400a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800400e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004010:	e005      	b.n	800401e <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8004012:	2300      	movs	r3, #0
 8004014:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800401c:	bf00      	nop
    }

    if (pclk != 0U)
 800401e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004020:	2b00      	cmp	r3, #0
 8004022:	d020      	beq.n	8004066 <UART_SetConfig+0x41a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004028:	4a19      	ldr	r2, [pc, #100]	; (8004090 <UART_SetConfig+0x444>)
 800402a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800402e:	461a      	mov	r2, r3
 8004030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004032:	fbb3 f2f2 	udiv	r2, r3, r2
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	085b      	lsrs	r3, r3, #1
 800403c:	441a      	add	r2, r3
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	fbb2 f3f3 	udiv	r3, r2, r3
 8004046:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004048:	6a3b      	ldr	r3, [r7, #32]
 800404a:	2b0f      	cmp	r3, #15
 800404c:	d908      	bls.n	8004060 <UART_SetConfig+0x414>
 800404e:	6a3b      	ldr	r3, [r7, #32]
 8004050:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004054:	d204      	bcs.n	8004060 <UART_SetConfig+0x414>
      {
        huart->Instance->BRR = usartdiv;
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	6a3a      	ldr	r2, [r7, #32]
 800405c:	60da      	str	r2, [r3, #12]
 800405e:	e002      	b.n	8004066 <UART_SetConfig+0x41a>
      }
      else
      {
        ret = HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	2201      	movs	r2, #1
 800406a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	2201      	movs	r2, #1
 8004072:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	2200      	movs	r2, #0
 800407a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	2200      	movs	r2, #0
 8004080:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004082:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004086:	4618      	mov	r0, r3
 8004088:	3730      	adds	r7, #48	; 0x30
 800408a:	46bd      	mov	sp, r7
 800408c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004090:	08007210 	.word	0x08007210
 8004094:	00f42400 	.word	0x00f42400

08004098 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040a4:	f003 0301 	and.w	r3, r3, #1
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d00a      	beq.n	80040c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	430a      	orrs	r2, r1
 80040c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040c6:	f003 0302 	and.w	r3, r3, #2
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d00a      	beq.n	80040e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	430a      	orrs	r2, r1
 80040e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e8:	f003 0304 	and.w	r3, r3, #4
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d00a      	beq.n	8004106 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	430a      	orrs	r2, r1
 8004104:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410a:	f003 0308 	and.w	r3, r3, #8
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00a      	beq.n	8004128 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	430a      	orrs	r2, r1
 8004126:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800412c:	f003 0310 	and.w	r3, r3, #16
 8004130:	2b00      	cmp	r3, #0
 8004132:	d00a      	beq.n	800414a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	430a      	orrs	r2, r1
 8004148:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800414e:	f003 0320 	and.w	r3, r3, #32
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00a      	beq.n	800416c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	430a      	orrs	r2, r1
 800416a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004174:	2b00      	cmp	r3, #0
 8004176:	d01a      	beq.n	80041ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	430a      	orrs	r2, r1
 800418c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004192:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004196:	d10a      	bne.n	80041ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00a      	beq.n	80041d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	605a      	str	r2, [r3, #4]
  }
}
 80041d0:	bf00      	nop
 80041d2:	370c      	adds	r7, #12
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr

080041dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af02      	add	r7, sp, #8
 80041e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80041ec:	f7fd fb1c 	bl	8001828 <HAL_GetTick>
 80041f0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0308 	and.w	r3, r3, #8
 80041fc:	2b08      	cmp	r3, #8
 80041fe:	d10e      	bne.n	800421e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004200:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004204:	9300      	str	r3, [sp, #0]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2200      	movs	r2, #0
 800420a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f000 f82f 	bl	8004272 <UART_WaitOnFlagUntilTimeout>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d001      	beq.n	800421e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e025      	b.n	800426a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0304 	and.w	r3, r3, #4
 8004228:	2b04      	cmp	r3, #4
 800422a:	d10e      	bne.n	800424a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800422c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004230:	9300      	str	r3, [sp, #0]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 f819 	bl	8004272 <UART_WaitOnFlagUntilTimeout>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d001      	beq.n	800424a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e00f      	b.n	800426a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2220      	movs	r2, #32
 800424e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2220      	movs	r2, #32
 8004256:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3710      	adds	r7, #16
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}

08004272 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004272:	b580      	push	{r7, lr}
 8004274:	b09c      	sub	sp, #112	; 0x70
 8004276:	af00      	add	r7, sp, #0
 8004278:	60f8      	str	r0, [r7, #12]
 800427a:	60b9      	str	r1, [r7, #8]
 800427c:	603b      	str	r3, [r7, #0]
 800427e:	4613      	mov	r3, r2
 8004280:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004282:	e0a9      	b.n	80043d8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004284:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800428a:	f000 80a5 	beq.w	80043d8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800428e:	f7fd facb 	bl	8001828 <HAL_GetTick>
 8004292:	4602      	mov	r2, r0
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800429a:	429a      	cmp	r2, r3
 800429c:	d302      	bcc.n	80042a4 <UART_WaitOnFlagUntilTimeout+0x32>
 800429e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d140      	bne.n	8004326 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042ac:	e853 3f00 	ldrex	r3, [r3]
 80042b0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80042b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80042b8:	667b      	str	r3, [r7, #100]	; 0x64
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	461a      	mov	r2, r3
 80042c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80042c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80042c4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80042c8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80042ca:	e841 2300 	strex	r3, r2, [r1]
 80042ce:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80042d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1e6      	bne.n	80042a4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	3308      	adds	r3, #8
 80042dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042e0:	e853 3f00 	ldrex	r3, [r3]
 80042e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80042e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042e8:	f023 0301 	bic.w	r3, r3, #1
 80042ec:	663b      	str	r3, [r7, #96]	; 0x60
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	3308      	adds	r3, #8
 80042f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80042f6:	64ba      	str	r2, [r7, #72]	; 0x48
 80042f8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80042fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042fe:	e841 2300 	strex	r3, r2, [r1]
 8004302:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004304:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004306:	2b00      	cmp	r3, #0
 8004308:	d1e5      	bne.n	80042d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2220      	movs	r2, #32
 800430e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2220      	movs	r2, #32
 8004316:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e069      	b.n	80043fa <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	2b00      	cmp	r3, #0
 8004332:	d051      	beq.n	80043d8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	69db      	ldr	r3, [r3, #28]
 800433a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800433e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004342:	d149      	bne.n	80043d8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800434c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004356:	e853 3f00 	ldrex	r3, [r3]
 800435a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800435c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800435e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004362:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	461a      	mov	r2, r3
 800436a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800436c:	637b      	str	r3, [r7, #52]	; 0x34
 800436e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004370:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004372:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004374:	e841 2300 	strex	r3, r2, [r1]
 8004378:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800437a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800437c:	2b00      	cmp	r3, #0
 800437e:	d1e6      	bne.n	800434e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	3308      	adds	r3, #8
 8004386:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	e853 3f00 	ldrex	r3, [r3]
 800438e:	613b      	str	r3, [r7, #16]
   return(result);
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	f023 0301 	bic.w	r3, r3, #1
 8004396:	66bb      	str	r3, [r7, #104]	; 0x68
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	3308      	adds	r3, #8
 800439e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80043a0:	623a      	str	r2, [r7, #32]
 80043a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a4:	69f9      	ldr	r1, [r7, #28]
 80043a6:	6a3a      	ldr	r2, [r7, #32]
 80043a8:	e841 2300 	strex	r3, r2, [r1]
 80043ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80043ae:	69bb      	ldr	r3, [r7, #24]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d1e5      	bne.n	8004380 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2220      	movs	r2, #32
 80043b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2220      	movs	r2, #32
 80043c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2220      	movs	r2, #32
 80043c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80043d4:	2303      	movs	r3, #3
 80043d6:	e010      	b.n	80043fa <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	69da      	ldr	r2, [r3, #28]
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	4013      	ands	r3, r2
 80043e2:	68ba      	ldr	r2, [r7, #8]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	bf0c      	ite	eq
 80043e8:	2301      	moveq	r3, #1
 80043ea:	2300      	movne	r3, #0
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	461a      	mov	r2, r3
 80043f0:	79fb      	ldrb	r3, [r7, #7]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	f43f af46 	beq.w	8004284 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043f8:	2300      	movs	r3, #0
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3770      	adds	r7, #112	; 0x70
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}

08004402 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004402:	b480      	push	{r7}
 8004404:	b085      	sub	sp, #20
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004410:	2b01      	cmp	r3, #1
 8004412:	d101      	bne.n	8004418 <HAL_UARTEx_DisableFifoMode+0x16>
 8004414:	2302      	movs	r3, #2
 8004416:	e027      	b.n	8004468 <HAL_UARTEx_DisableFifoMode+0x66>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2224      	movs	r2, #36	; 0x24
 8004424:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f022 0201 	bic.w	r2, r2, #1
 800443e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004446:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68fa      	ldr	r2, [r7, #12]
 8004454:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2220      	movs	r2, #32
 800445a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004466:	2300      	movs	r3, #0
}
 8004468:	4618      	mov	r0, r3
 800446a:	3714      	adds	r7, #20
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b084      	sub	sp, #16
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004484:	2b01      	cmp	r3, #1
 8004486:	d101      	bne.n	800448c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004488:	2302      	movs	r3, #2
 800448a:	e02d      	b.n	80044e8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2224      	movs	r2, #36	; 0x24
 8004498:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f022 0201 	bic.w	r2, r2, #1
 80044b2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	430a      	orrs	r2, r1
 80044c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 f84f 	bl	800456c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	68fa      	ldr	r2, [r7, #12]
 80044d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2220      	movs	r2, #32
 80044da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3710      	adds	r7, #16
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004500:	2b01      	cmp	r3, #1
 8004502:	d101      	bne.n	8004508 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004504:	2302      	movs	r3, #2
 8004506:	e02d      	b.n	8004564 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2224      	movs	r2, #36	; 0x24
 8004514:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0201 	bic.w	r2, r2, #1
 800452e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	683a      	ldr	r2, [r7, #0]
 8004540:	430a      	orrs	r2, r1
 8004542:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 f811 	bl	800456c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	68fa      	ldr	r2, [r7, #12]
 8004550:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2220      	movs	r2, #32
 8004556:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004562:	2300      	movs	r3, #0
}
 8004564:	4618      	mov	r0, r3
 8004566:	3710      	adds	r7, #16
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800456c:	b480      	push	{r7}
 800456e:	b085      	sub	sp, #20
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004578:	2b00      	cmp	r3, #0
 800457a:	d108      	bne.n	800458e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800458c:	e031      	b.n	80045f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800458e:	2308      	movs	r3, #8
 8004590:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004592:	2308      	movs	r3, #8
 8004594:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	0e5b      	lsrs	r3, r3, #25
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	f003 0307 	and.w	r3, r3, #7
 80045a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	0f5b      	lsrs	r3, r3, #29
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	f003 0307 	and.w	r3, r3, #7
 80045b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80045b6:	7bbb      	ldrb	r3, [r7, #14]
 80045b8:	7b3a      	ldrb	r2, [r7, #12]
 80045ba:	4911      	ldr	r1, [pc, #68]	; (8004600 <UARTEx_SetNbDataToProcess+0x94>)
 80045bc:	5c8a      	ldrb	r2, [r1, r2]
 80045be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80045c2:	7b3a      	ldrb	r2, [r7, #12]
 80045c4:	490f      	ldr	r1, [pc, #60]	; (8004604 <UARTEx_SetNbDataToProcess+0x98>)
 80045c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80045c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80045cc:	b29a      	uxth	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80045d4:	7bfb      	ldrb	r3, [r7, #15]
 80045d6:	7b7a      	ldrb	r2, [r7, #13]
 80045d8:	4909      	ldr	r1, [pc, #36]	; (8004600 <UARTEx_SetNbDataToProcess+0x94>)
 80045da:	5c8a      	ldrb	r2, [r1, r2]
 80045dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80045e0:	7b7a      	ldrb	r2, [r7, #13]
 80045e2:	4908      	ldr	r1, [pc, #32]	; (8004604 <UARTEx_SetNbDataToProcess+0x98>)
 80045e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80045e6:	fb93 f3f2 	sdiv	r3, r3, r2
 80045ea:	b29a      	uxth	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80045f2:	bf00      	nop
 80045f4:	3714      	adds	r7, #20
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	08007228 	.word	0x08007228
 8004604:	08007230 	.word	0x08007230

08004608 <__errno>:
 8004608:	4b01      	ldr	r3, [pc, #4]	; (8004610 <__errno+0x8>)
 800460a:	6818      	ldr	r0, [r3, #0]
 800460c:	4770      	bx	lr
 800460e:	bf00      	nop
 8004610:	20000010 	.word	0x20000010

08004614 <__libc_init_array>:
 8004614:	b570      	push	{r4, r5, r6, lr}
 8004616:	4d0d      	ldr	r5, [pc, #52]	; (800464c <__libc_init_array+0x38>)
 8004618:	4c0d      	ldr	r4, [pc, #52]	; (8004650 <__libc_init_array+0x3c>)
 800461a:	1b64      	subs	r4, r4, r5
 800461c:	10a4      	asrs	r4, r4, #2
 800461e:	2600      	movs	r6, #0
 8004620:	42a6      	cmp	r6, r4
 8004622:	d109      	bne.n	8004638 <__libc_init_array+0x24>
 8004624:	4d0b      	ldr	r5, [pc, #44]	; (8004654 <__libc_init_array+0x40>)
 8004626:	4c0c      	ldr	r4, [pc, #48]	; (8004658 <__libc_init_array+0x44>)
 8004628:	f002 fd4e 	bl	80070c8 <_init>
 800462c:	1b64      	subs	r4, r4, r5
 800462e:	10a4      	asrs	r4, r4, #2
 8004630:	2600      	movs	r6, #0
 8004632:	42a6      	cmp	r6, r4
 8004634:	d105      	bne.n	8004642 <__libc_init_array+0x2e>
 8004636:	bd70      	pop	{r4, r5, r6, pc}
 8004638:	f855 3b04 	ldr.w	r3, [r5], #4
 800463c:	4798      	blx	r3
 800463e:	3601      	adds	r6, #1
 8004640:	e7ee      	b.n	8004620 <__libc_init_array+0xc>
 8004642:	f855 3b04 	ldr.w	r3, [r5], #4
 8004646:	4798      	blx	r3
 8004648:	3601      	adds	r6, #1
 800464a:	e7f2      	b.n	8004632 <__libc_init_array+0x1e>
 800464c:	0800761c 	.word	0x0800761c
 8004650:	0800761c 	.word	0x0800761c
 8004654:	0800761c 	.word	0x0800761c
 8004658:	08007620 	.word	0x08007620

0800465c <memset>:
 800465c:	4402      	add	r2, r0
 800465e:	4603      	mov	r3, r0
 8004660:	4293      	cmp	r3, r2
 8004662:	d100      	bne.n	8004666 <memset+0xa>
 8004664:	4770      	bx	lr
 8004666:	f803 1b01 	strb.w	r1, [r3], #1
 800466a:	e7f9      	b.n	8004660 <memset+0x4>

0800466c <__cvt>:
 800466c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004670:	ec55 4b10 	vmov	r4, r5, d0
 8004674:	2d00      	cmp	r5, #0
 8004676:	460e      	mov	r6, r1
 8004678:	4619      	mov	r1, r3
 800467a:	462b      	mov	r3, r5
 800467c:	bfbb      	ittet	lt
 800467e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004682:	461d      	movlt	r5, r3
 8004684:	2300      	movge	r3, #0
 8004686:	232d      	movlt	r3, #45	; 0x2d
 8004688:	700b      	strb	r3, [r1, #0]
 800468a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800468c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004690:	4691      	mov	r9, r2
 8004692:	f023 0820 	bic.w	r8, r3, #32
 8004696:	bfbc      	itt	lt
 8004698:	4622      	movlt	r2, r4
 800469a:	4614      	movlt	r4, r2
 800469c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80046a0:	d005      	beq.n	80046ae <__cvt+0x42>
 80046a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80046a6:	d100      	bne.n	80046aa <__cvt+0x3e>
 80046a8:	3601      	adds	r6, #1
 80046aa:	2102      	movs	r1, #2
 80046ac:	e000      	b.n	80046b0 <__cvt+0x44>
 80046ae:	2103      	movs	r1, #3
 80046b0:	ab03      	add	r3, sp, #12
 80046b2:	9301      	str	r3, [sp, #4]
 80046b4:	ab02      	add	r3, sp, #8
 80046b6:	9300      	str	r3, [sp, #0]
 80046b8:	ec45 4b10 	vmov	d0, r4, r5
 80046bc:	4653      	mov	r3, sl
 80046be:	4632      	mov	r2, r6
 80046c0:	f000 fce2 	bl	8005088 <_dtoa_r>
 80046c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80046c8:	4607      	mov	r7, r0
 80046ca:	d102      	bne.n	80046d2 <__cvt+0x66>
 80046cc:	f019 0f01 	tst.w	r9, #1
 80046d0:	d022      	beq.n	8004718 <__cvt+0xac>
 80046d2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80046d6:	eb07 0906 	add.w	r9, r7, r6
 80046da:	d110      	bne.n	80046fe <__cvt+0x92>
 80046dc:	783b      	ldrb	r3, [r7, #0]
 80046de:	2b30      	cmp	r3, #48	; 0x30
 80046e0:	d10a      	bne.n	80046f8 <__cvt+0x8c>
 80046e2:	2200      	movs	r2, #0
 80046e4:	2300      	movs	r3, #0
 80046e6:	4620      	mov	r0, r4
 80046e8:	4629      	mov	r1, r5
 80046ea:	f7fc f9c5 	bl	8000a78 <__aeabi_dcmpeq>
 80046ee:	b918      	cbnz	r0, 80046f8 <__cvt+0x8c>
 80046f0:	f1c6 0601 	rsb	r6, r6, #1
 80046f4:	f8ca 6000 	str.w	r6, [sl]
 80046f8:	f8da 3000 	ldr.w	r3, [sl]
 80046fc:	4499      	add	r9, r3
 80046fe:	2200      	movs	r2, #0
 8004700:	2300      	movs	r3, #0
 8004702:	4620      	mov	r0, r4
 8004704:	4629      	mov	r1, r5
 8004706:	f7fc f9b7 	bl	8000a78 <__aeabi_dcmpeq>
 800470a:	b108      	cbz	r0, 8004710 <__cvt+0xa4>
 800470c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004710:	2230      	movs	r2, #48	; 0x30
 8004712:	9b03      	ldr	r3, [sp, #12]
 8004714:	454b      	cmp	r3, r9
 8004716:	d307      	bcc.n	8004728 <__cvt+0xbc>
 8004718:	9b03      	ldr	r3, [sp, #12]
 800471a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800471c:	1bdb      	subs	r3, r3, r7
 800471e:	4638      	mov	r0, r7
 8004720:	6013      	str	r3, [r2, #0]
 8004722:	b004      	add	sp, #16
 8004724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004728:	1c59      	adds	r1, r3, #1
 800472a:	9103      	str	r1, [sp, #12]
 800472c:	701a      	strb	r2, [r3, #0]
 800472e:	e7f0      	b.n	8004712 <__cvt+0xa6>

08004730 <__exponent>:
 8004730:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004732:	4603      	mov	r3, r0
 8004734:	2900      	cmp	r1, #0
 8004736:	bfb8      	it	lt
 8004738:	4249      	neglt	r1, r1
 800473a:	f803 2b02 	strb.w	r2, [r3], #2
 800473e:	bfb4      	ite	lt
 8004740:	222d      	movlt	r2, #45	; 0x2d
 8004742:	222b      	movge	r2, #43	; 0x2b
 8004744:	2909      	cmp	r1, #9
 8004746:	7042      	strb	r2, [r0, #1]
 8004748:	dd2a      	ble.n	80047a0 <__exponent+0x70>
 800474a:	f10d 0407 	add.w	r4, sp, #7
 800474e:	46a4      	mov	ip, r4
 8004750:	270a      	movs	r7, #10
 8004752:	46a6      	mov	lr, r4
 8004754:	460a      	mov	r2, r1
 8004756:	fb91 f6f7 	sdiv	r6, r1, r7
 800475a:	fb07 1516 	mls	r5, r7, r6, r1
 800475e:	3530      	adds	r5, #48	; 0x30
 8004760:	2a63      	cmp	r2, #99	; 0x63
 8004762:	f104 34ff 	add.w	r4, r4, #4294967295
 8004766:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800476a:	4631      	mov	r1, r6
 800476c:	dcf1      	bgt.n	8004752 <__exponent+0x22>
 800476e:	3130      	adds	r1, #48	; 0x30
 8004770:	f1ae 0502 	sub.w	r5, lr, #2
 8004774:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004778:	1c44      	adds	r4, r0, #1
 800477a:	4629      	mov	r1, r5
 800477c:	4561      	cmp	r1, ip
 800477e:	d30a      	bcc.n	8004796 <__exponent+0x66>
 8004780:	f10d 0209 	add.w	r2, sp, #9
 8004784:	eba2 020e 	sub.w	r2, r2, lr
 8004788:	4565      	cmp	r5, ip
 800478a:	bf88      	it	hi
 800478c:	2200      	movhi	r2, #0
 800478e:	4413      	add	r3, r2
 8004790:	1a18      	subs	r0, r3, r0
 8004792:	b003      	add	sp, #12
 8004794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004796:	f811 2b01 	ldrb.w	r2, [r1], #1
 800479a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800479e:	e7ed      	b.n	800477c <__exponent+0x4c>
 80047a0:	2330      	movs	r3, #48	; 0x30
 80047a2:	3130      	adds	r1, #48	; 0x30
 80047a4:	7083      	strb	r3, [r0, #2]
 80047a6:	70c1      	strb	r1, [r0, #3]
 80047a8:	1d03      	adds	r3, r0, #4
 80047aa:	e7f1      	b.n	8004790 <__exponent+0x60>

080047ac <_printf_float>:
 80047ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047b0:	ed2d 8b02 	vpush	{d8}
 80047b4:	b08d      	sub	sp, #52	; 0x34
 80047b6:	460c      	mov	r4, r1
 80047b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80047bc:	4616      	mov	r6, r2
 80047be:	461f      	mov	r7, r3
 80047c0:	4605      	mov	r5, r0
 80047c2:	f001 fb45 	bl	8005e50 <_localeconv_r>
 80047c6:	f8d0 a000 	ldr.w	sl, [r0]
 80047ca:	4650      	mov	r0, sl
 80047cc:	f7fb fcd8 	bl	8000180 <strlen>
 80047d0:	2300      	movs	r3, #0
 80047d2:	930a      	str	r3, [sp, #40]	; 0x28
 80047d4:	6823      	ldr	r3, [r4, #0]
 80047d6:	9305      	str	r3, [sp, #20]
 80047d8:	f8d8 3000 	ldr.w	r3, [r8]
 80047dc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80047e0:	3307      	adds	r3, #7
 80047e2:	f023 0307 	bic.w	r3, r3, #7
 80047e6:	f103 0208 	add.w	r2, r3, #8
 80047ea:	f8c8 2000 	str.w	r2, [r8]
 80047ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80047f6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80047fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80047fe:	9307      	str	r3, [sp, #28]
 8004800:	f8cd 8018 	str.w	r8, [sp, #24]
 8004804:	ee08 0a10 	vmov	s16, r0
 8004808:	4b9f      	ldr	r3, [pc, #636]	; (8004a88 <_printf_float+0x2dc>)
 800480a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800480e:	f04f 32ff 	mov.w	r2, #4294967295
 8004812:	f7fc f963 	bl	8000adc <__aeabi_dcmpun>
 8004816:	bb88      	cbnz	r0, 800487c <_printf_float+0xd0>
 8004818:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800481c:	4b9a      	ldr	r3, [pc, #616]	; (8004a88 <_printf_float+0x2dc>)
 800481e:	f04f 32ff 	mov.w	r2, #4294967295
 8004822:	f7fc f93d 	bl	8000aa0 <__aeabi_dcmple>
 8004826:	bb48      	cbnz	r0, 800487c <_printf_float+0xd0>
 8004828:	2200      	movs	r2, #0
 800482a:	2300      	movs	r3, #0
 800482c:	4640      	mov	r0, r8
 800482e:	4649      	mov	r1, r9
 8004830:	f7fc f92c 	bl	8000a8c <__aeabi_dcmplt>
 8004834:	b110      	cbz	r0, 800483c <_printf_float+0x90>
 8004836:	232d      	movs	r3, #45	; 0x2d
 8004838:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800483c:	4b93      	ldr	r3, [pc, #588]	; (8004a8c <_printf_float+0x2e0>)
 800483e:	4894      	ldr	r0, [pc, #592]	; (8004a90 <_printf_float+0x2e4>)
 8004840:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004844:	bf94      	ite	ls
 8004846:	4698      	movls	r8, r3
 8004848:	4680      	movhi	r8, r0
 800484a:	2303      	movs	r3, #3
 800484c:	6123      	str	r3, [r4, #16]
 800484e:	9b05      	ldr	r3, [sp, #20]
 8004850:	f023 0204 	bic.w	r2, r3, #4
 8004854:	6022      	str	r2, [r4, #0]
 8004856:	f04f 0900 	mov.w	r9, #0
 800485a:	9700      	str	r7, [sp, #0]
 800485c:	4633      	mov	r3, r6
 800485e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004860:	4621      	mov	r1, r4
 8004862:	4628      	mov	r0, r5
 8004864:	f000 f9d8 	bl	8004c18 <_printf_common>
 8004868:	3001      	adds	r0, #1
 800486a:	f040 8090 	bne.w	800498e <_printf_float+0x1e2>
 800486e:	f04f 30ff 	mov.w	r0, #4294967295
 8004872:	b00d      	add	sp, #52	; 0x34
 8004874:	ecbd 8b02 	vpop	{d8}
 8004878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800487c:	4642      	mov	r2, r8
 800487e:	464b      	mov	r3, r9
 8004880:	4640      	mov	r0, r8
 8004882:	4649      	mov	r1, r9
 8004884:	f7fc f92a 	bl	8000adc <__aeabi_dcmpun>
 8004888:	b140      	cbz	r0, 800489c <_printf_float+0xf0>
 800488a:	464b      	mov	r3, r9
 800488c:	2b00      	cmp	r3, #0
 800488e:	bfbc      	itt	lt
 8004890:	232d      	movlt	r3, #45	; 0x2d
 8004892:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004896:	487f      	ldr	r0, [pc, #508]	; (8004a94 <_printf_float+0x2e8>)
 8004898:	4b7f      	ldr	r3, [pc, #508]	; (8004a98 <_printf_float+0x2ec>)
 800489a:	e7d1      	b.n	8004840 <_printf_float+0x94>
 800489c:	6863      	ldr	r3, [r4, #4]
 800489e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80048a2:	9206      	str	r2, [sp, #24]
 80048a4:	1c5a      	adds	r2, r3, #1
 80048a6:	d13f      	bne.n	8004928 <_printf_float+0x17c>
 80048a8:	2306      	movs	r3, #6
 80048aa:	6063      	str	r3, [r4, #4]
 80048ac:	9b05      	ldr	r3, [sp, #20]
 80048ae:	6861      	ldr	r1, [r4, #4]
 80048b0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80048b4:	2300      	movs	r3, #0
 80048b6:	9303      	str	r3, [sp, #12]
 80048b8:	ab0a      	add	r3, sp, #40	; 0x28
 80048ba:	e9cd b301 	strd	fp, r3, [sp, #4]
 80048be:	ab09      	add	r3, sp, #36	; 0x24
 80048c0:	ec49 8b10 	vmov	d0, r8, r9
 80048c4:	9300      	str	r3, [sp, #0]
 80048c6:	6022      	str	r2, [r4, #0]
 80048c8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80048cc:	4628      	mov	r0, r5
 80048ce:	f7ff fecd 	bl	800466c <__cvt>
 80048d2:	9b06      	ldr	r3, [sp, #24]
 80048d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80048d6:	2b47      	cmp	r3, #71	; 0x47
 80048d8:	4680      	mov	r8, r0
 80048da:	d108      	bne.n	80048ee <_printf_float+0x142>
 80048dc:	1cc8      	adds	r0, r1, #3
 80048de:	db02      	blt.n	80048e6 <_printf_float+0x13a>
 80048e0:	6863      	ldr	r3, [r4, #4]
 80048e2:	4299      	cmp	r1, r3
 80048e4:	dd41      	ble.n	800496a <_printf_float+0x1be>
 80048e6:	f1ab 0b02 	sub.w	fp, fp, #2
 80048ea:	fa5f fb8b 	uxtb.w	fp, fp
 80048ee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80048f2:	d820      	bhi.n	8004936 <_printf_float+0x18a>
 80048f4:	3901      	subs	r1, #1
 80048f6:	465a      	mov	r2, fp
 80048f8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80048fc:	9109      	str	r1, [sp, #36]	; 0x24
 80048fe:	f7ff ff17 	bl	8004730 <__exponent>
 8004902:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004904:	1813      	adds	r3, r2, r0
 8004906:	2a01      	cmp	r2, #1
 8004908:	4681      	mov	r9, r0
 800490a:	6123      	str	r3, [r4, #16]
 800490c:	dc02      	bgt.n	8004914 <_printf_float+0x168>
 800490e:	6822      	ldr	r2, [r4, #0]
 8004910:	07d2      	lsls	r2, r2, #31
 8004912:	d501      	bpl.n	8004918 <_printf_float+0x16c>
 8004914:	3301      	adds	r3, #1
 8004916:	6123      	str	r3, [r4, #16]
 8004918:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800491c:	2b00      	cmp	r3, #0
 800491e:	d09c      	beq.n	800485a <_printf_float+0xae>
 8004920:	232d      	movs	r3, #45	; 0x2d
 8004922:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004926:	e798      	b.n	800485a <_printf_float+0xae>
 8004928:	9a06      	ldr	r2, [sp, #24]
 800492a:	2a47      	cmp	r2, #71	; 0x47
 800492c:	d1be      	bne.n	80048ac <_printf_float+0x100>
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1bc      	bne.n	80048ac <_printf_float+0x100>
 8004932:	2301      	movs	r3, #1
 8004934:	e7b9      	b.n	80048aa <_printf_float+0xfe>
 8004936:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800493a:	d118      	bne.n	800496e <_printf_float+0x1c2>
 800493c:	2900      	cmp	r1, #0
 800493e:	6863      	ldr	r3, [r4, #4]
 8004940:	dd0b      	ble.n	800495a <_printf_float+0x1ae>
 8004942:	6121      	str	r1, [r4, #16]
 8004944:	b913      	cbnz	r3, 800494c <_printf_float+0x1a0>
 8004946:	6822      	ldr	r2, [r4, #0]
 8004948:	07d0      	lsls	r0, r2, #31
 800494a:	d502      	bpl.n	8004952 <_printf_float+0x1a6>
 800494c:	3301      	adds	r3, #1
 800494e:	440b      	add	r3, r1
 8004950:	6123      	str	r3, [r4, #16]
 8004952:	65a1      	str	r1, [r4, #88]	; 0x58
 8004954:	f04f 0900 	mov.w	r9, #0
 8004958:	e7de      	b.n	8004918 <_printf_float+0x16c>
 800495a:	b913      	cbnz	r3, 8004962 <_printf_float+0x1b6>
 800495c:	6822      	ldr	r2, [r4, #0]
 800495e:	07d2      	lsls	r2, r2, #31
 8004960:	d501      	bpl.n	8004966 <_printf_float+0x1ba>
 8004962:	3302      	adds	r3, #2
 8004964:	e7f4      	b.n	8004950 <_printf_float+0x1a4>
 8004966:	2301      	movs	r3, #1
 8004968:	e7f2      	b.n	8004950 <_printf_float+0x1a4>
 800496a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800496e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004970:	4299      	cmp	r1, r3
 8004972:	db05      	blt.n	8004980 <_printf_float+0x1d4>
 8004974:	6823      	ldr	r3, [r4, #0]
 8004976:	6121      	str	r1, [r4, #16]
 8004978:	07d8      	lsls	r0, r3, #31
 800497a:	d5ea      	bpl.n	8004952 <_printf_float+0x1a6>
 800497c:	1c4b      	adds	r3, r1, #1
 800497e:	e7e7      	b.n	8004950 <_printf_float+0x1a4>
 8004980:	2900      	cmp	r1, #0
 8004982:	bfd4      	ite	le
 8004984:	f1c1 0202 	rsble	r2, r1, #2
 8004988:	2201      	movgt	r2, #1
 800498a:	4413      	add	r3, r2
 800498c:	e7e0      	b.n	8004950 <_printf_float+0x1a4>
 800498e:	6823      	ldr	r3, [r4, #0]
 8004990:	055a      	lsls	r2, r3, #21
 8004992:	d407      	bmi.n	80049a4 <_printf_float+0x1f8>
 8004994:	6923      	ldr	r3, [r4, #16]
 8004996:	4642      	mov	r2, r8
 8004998:	4631      	mov	r1, r6
 800499a:	4628      	mov	r0, r5
 800499c:	47b8      	blx	r7
 800499e:	3001      	adds	r0, #1
 80049a0:	d12c      	bne.n	80049fc <_printf_float+0x250>
 80049a2:	e764      	b.n	800486e <_printf_float+0xc2>
 80049a4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80049a8:	f240 80e0 	bls.w	8004b6c <_printf_float+0x3c0>
 80049ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80049b0:	2200      	movs	r2, #0
 80049b2:	2300      	movs	r3, #0
 80049b4:	f7fc f860 	bl	8000a78 <__aeabi_dcmpeq>
 80049b8:	2800      	cmp	r0, #0
 80049ba:	d034      	beq.n	8004a26 <_printf_float+0x27a>
 80049bc:	4a37      	ldr	r2, [pc, #220]	; (8004a9c <_printf_float+0x2f0>)
 80049be:	2301      	movs	r3, #1
 80049c0:	4631      	mov	r1, r6
 80049c2:	4628      	mov	r0, r5
 80049c4:	47b8      	blx	r7
 80049c6:	3001      	adds	r0, #1
 80049c8:	f43f af51 	beq.w	800486e <_printf_float+0xc2>
 80049cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049d0:	429a      	cmp	r2, r3
 80049d2:	db02      	blt.n	80049da <_printf_float+0x22e>
 80049d4:	6823      	ldr	r3, [r4, #0]
 80049d6:	07d8      	lsls	r0, r3, #31
 80049d8:	d510      	bpl.n	80049fc <_printf_float+0x250>
 80049da:	ee18 3a10 	vmov	r3, s16
 80049de:	4652      	mov	r2, sl
 80049e0:	4631      	mov	r1, r6
 80049e2:	4628      	mov	r0, r5
 80049e4:	47b8      	blx	r7
 80049e6:	3001      	adds	r0, #1
 80049e8:	f43f af41 	beq.w	800486e <_printf_float+0xc2>
 80049ec:	f04f 0800 	mov.w	r8, #0
 80049f0:	f104 091a 	add.w	r9, r4, #26
 80049f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049f6:	3b01      	subs	r3, #1
 80049f8:	4543      	cmp	r3, r8
 80049fa:	dc09      	bgt.n	8004a10 <_printf_float+0x264>
 80049fc:	6823      	ldr	r3, [r4, #0]
 80049fe:	079b      	lsls	r3, r3, #30
 8004a00:	f100 8105 	bmi.w	8004c0e <_printf_float+0x462>
 8004a04:	68e0      	ldr	r0, [r4, #12]
 8004a06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a08:	4298      	cmp	r0, r3
 8004a0a:	bfb8      	it	lt
 8004a0c:	4618      	movlt	r0, r3
 8004a0e:	e730      	b.n	8004872 <_printf_float+0xc6>
 8004a10:	2301      	movs	r3, #1
 8004a12:	464a      	mov	r2, r9
 8004a14:	4631      	mov	r1, r6
 8004a16:	4628      	mov	r0, r5
 8004a18:	47b8      	blx	r7
 8004a1a:	3001      	adds	r0, #1
 8004a1c:	f43f af27 	beq.w	800486e <_printf_float+0xc2>
 8004a20:	f108 0801 	add.w	r8, r8, #1
 8004a24:	e7e6      	b.n	80049f4 <_printf_float+0x248>
 8004a26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	dc39      	bgt.n	8004aa0 <_printf_float+0x2f4>
 8004a2c:	4a1b      	ldr	r2, [pc, #108]	; (8004a9c <_printf_float+0x2f0>)
 8004a2e:	2301      	movs	r3, #1
 8004a30:	4631      	mov	r1, r6
 8004a32:	4628      	mov	r0, r5
 8004a34:	47b8      	blx	r7
 8004a36:	3001      	adds	r0, #1
 8004a38:	f43f af19 	beq.w	800486e <_printf_float+0xc2>
 8004a3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a40:	4313      	orrs	r3, r2
 8004a42:	d102      	bne.n	8004a4a <_printf_float+0x29e>
 8004a44:	6823      	ldr	r3, [r4, #0]
 8004a46:	07d9      	lsls	r1, r3, #31
 8004a48:	d5d8      	bpl.n	80049fc <_printf_float+0x250>
 8004a4a:	ee18 3a10 	vmov	r3, s16
 8004a4e:	4652      	mov	r2, sl
 8004a50:	4631      	mov	r1, r6
 8004a52:	4628      	mov	r0, r5
 8004a54:	47b8      	blx	r7
 8004a56:	3001      	adds	r0, #1
 8004a58:	f43f af09 	beq.w	800486e <_printf_float+0xc2>
 8004a5c:	f04f 0900 	mov.w	r9, #0
 8004a60:	f104 0a1a 	add.w	sl, r4, #26
 8004a64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a66:	425b      	negs	r3, r3
 8004a68:	454b      	cmp	r3, r9
 8004a6a:	dc01      	bgt.n	8004a70 <_printf_float+0x2c4>
 8004a6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a6e:	e792      	b.n	8004996 <_printf_float+0x1ea>
 8004a70:	2301      	movs	r3, #1
 8004a72:	4652      	mov	r2, sl
 8004a74:	4631      	mov	r1, r6
 8004a76:	4628      	mov	r0, r5
 8004a78:	47b8      	blx	r7
 8004a7a:	3001      	adds	r0, #1
 8004a7c:	f43f aef7 	beq.w	800486e <_printf_float+0xc2>
 8004a80:	f109 0901 	add.w	r9, r9, #1
 8004a84:	e7ee      	b.n	8004a64 <_printf_float+0x2b8>
 8004a86:	bf00      	nop
 8004a88:	7fefffff 	.word	0x7fefffff
 8004a8c:	0800723c 	.word	0x0800723c
 8004a90:	08007240 	.word	0x08007240
 8004a94:	08007248 	.word	0x08007248
 8004a98:	08007244 	.word	0x08007244
 8004a9c:	0800724c 	.word	0x0800724c
 8004aa0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004aa2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	bfa8      	it	ge
 8004aa8:	461a      	movge	r2, r3
 8004aaa:	2a00      	cmp	r2, #0
 8004aac:	4691      	mov	r9, r2
 8004aae:	dc37      	bgt.n	8004b20 <_printf_float+0x374>
 8004ab0:	f04f 0b00 	mov.w	fp, #0
 8004ab4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ab8:	f104 021a 	add.w	r2, r4, #26
 8004abc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004abe:	9305      	str	r3, [sp, #20]
 8004ac0:	eba3 0309 	sub.w	r3, r3, r9
 8004ac4:	455b      	cmp	r3, fp
 8004ac6:	dc33      	bgt.n	8004b30 <_printf_float+0x384>
 8004ac8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004acc:	429a      	cmp	r2, r3
 8004ace:	db3b      	blt.n	8004b48 <_printf_float+0x39c>
 8004ad0:	6823      	ldr	r3, [r4, #0]
 8004ad2:	07da      	lsls	r2, r3, #31
 8004ad4:	d438      	bmi.n	8004b48 <_printf_float+0x39c>
 8004ad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ad8:	9a05      	ldr	r2, [sp, #20]
 8004ada:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004adc:	1a9a      	subs	r2, r3, r2
 8004ade:	eba3 0901 	sub.w	r9, r3, r1
 8004ae2:	4591      	cmp	r9, r2
 8004ae4:	bfa8      	it	ge
 8004ae6:	4691      	movge	r9, r2
 8004ae8:	f1b9 0f00 	cmp.w	r9, #0
 8004aec:	dc35      	bgt.n	8004b5a <_printf_float+0x3ae>
 8004aee:	f04f 0800 	mov.w	r8, #0
 8004af2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004af6:	f104 0a1a 	add.w	sl, r4, #26
 8004afa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004afe:	1a9b      	subs	r3, r3, r2
 8004b00:	eba3 0309 	sub.w	r3, r3, r9
 8004b04:	4543      	cmp	r3, r8
 8004b06:	f77f af79 	ble.w	80049fc <_printf_float+0x250>
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	4652      	mov	r2, sl
 8004b0e:	4631      	mov	r1, r6
 8004b10:	4628      	mov	r0, r5
 8004b12:	47b8      	blx	r7
 8004b14:	3001      	adds	r0, #1
 8004b16:	f43f aeaa 	beq.w	800486e <_printf_float+0xc2>
 8004b1a:	f108 0801 	add.w	r8, r8, #1
 8004b1e:	e7ec      	b.n	8004afa <_printf_float+0x34e>
 8004b20:	4613      	mov	r3, r2
 8004b22:	4631      	mov	r1, r6
 8004b24:	4642      	mov	r2, r8
 8004b26:	4628      	mov	r0, r5
 8004b28:	47b8      	blx	r7
 8004b2a:	3001      	adds	r0, #1
 8004b2c:	d1c0      	bne.n	8004ab0 <_printf_float+0x304>
 8004b2e:	e69e      	b.n	800486e <_printf_float+0xc2>
 8004b30:	2301      	movs	r3, #1
 8004b32:	4631      	mov	r1, r6
 8004b34:	4628      	mov	r0, r5
 8004b36:	9205      	str	r2, [sp, #20]
 8004b38:	47b8      	blx	r7
 8004b3a:	3001      	adds	r0, #1
 8004b3c:	f43f ae97 	beq.w	800486e <_printf_float+0xc2>
 8004b40:	9a05      	ldr	r2, [sp, #20]
 8004b42:	f10b 0b01 	add.w	fp, fp, #1
 8004b46:	e7b9      	b.n	8004abc <_printf_float+0x310>
 8004b48:	ee18 3a10 	vmov	r3, s16
 8004b4c:	4652      	mov	r2, sl
 8004b4e:	4631      	mov	r1, r6
 8004b50:	4628      	mov	r0, r5
 8004b52:	47b8      	blx	r7
 8004b54:	3001      	adds	r0, #1
 8004b56:	d1be      	bne.n	8004ad6 <_printf_float+0x32a>
 8004b58:	e689      	b.n	800486e <_printf_float+0xc2>
 8004b5a:	9a05      	ldr	r2, [sp, #20]
 8004b5c:	464b      	mov	r3, r9
 8004b5e:	4442      	add	r2, r8
 8004b60:	4631      	mov	r1, r6
 8004b62:	4628      	mov	r0, r5
 8004b64:	47b8      	blx	r7
 8004b66:	3001      	adds	r0, #1
 8004b68:	d1c1      	bne.n	8004aee <_printf_float+0x342>
 8004b6a:	e680      	b.n	800486e <_printf_float+0xc2>
 8004b6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004b6e:	2a01      	cmp	r2, #1
 8004b70:	dc01      	bgt.n	8004b76 <_printf_float+0x3ca>
 8004b72:	07db      	lsls	r3, r3, #31
 8004b74:	d538      	bpl.n	8004be8 <_printf_float+0x43c>
 8004b76:	2301      	movs	r3, #1
 8004b78:	4642      	mov	r2, r8
 8004b7a:	4631      	mov	r1, r6
 8004b7c:	4628      	mov	r0, r5
 8004b7e:	47b8      	blx	r7
 8004b80:	3001      	adds	r0, #1
 8004b82:	f43f ae74 	beq.w	800486e <_printf_float+0xc2>
 8004b86:	ee18 3a10 	vmov	r3, s16
 8004b8a:	4652      	mov	r2, sl
 8004b8c:	4631      	mov	r1, r6
 8004b8e:	4628      	mov	r0, r5
 8004b90:	47b8      	blx	r7
 8004b92:	3001      	adds	r0, #1
 8004b94:	f43f ae6b 	beq.w	800486e <_printf_float+0xc2>
 8004b98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	f7fb ff6a 	bl	8000a78 <__aeabi_dcmpeq>
 8004ba4:	b9d8      	cbnz	r0, 8004bde <_printf_float+0x432>
 8004ba6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ba8:	f108 0201 	add.w	r2, r8, #1
 8004bac:	3b01      	subs	r3, #1
 8004bae:	4631      	mov	r1, r6
 8004bb0:	4628      	mov	r0, r5
 8004bb2:	47b8      	blx	r7
 8004bb4:	3001      	adds	r0, #1
 8004bb6:	d10e      	bne.n	8004bd6 <_printf_float+0x42a>
 8004bb8:	e659      	b.n	800486e <_printf_float+0xc2>
 8004bba:	2301      	movs	r3, #1
 8004bbc:	4652      	mov	r2, sl
 8004bbe:	4631      	mov	r1, r6
 8004bc0:	4628      	mov	r0, r5
 8004bc2:	47b8      	blx	r7
 8004bc4:	3001      	adds	r0, #1
 8004bc6:	f43f ae52 	beq.w	800486e <_printf_float+0xc2>
 8004bca:	f108 0801 	add.w	r8, r8, #1
 8004bce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bd0:	3b01      	subs	r3, #1
 8004bd2:	4543      	cmp	r3, r8
 8004bd4:	dcf1      	bgt.n	8004bba <_printf_float+0x40e>
 8004bd6:	464b      	mov	r3, r9
 8004bd8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004bdc:	e6dc      	b.n	8004998 <_printf_float+0x1ec>
 8004bde:	f04f 0800 	mov.w	r8, #0
 8004be2:	f104 0a1a 	add.w	sl, r4, #26
 8004be6:	e7f2      	b.n	8004bce <_printf_float+0x422>
 8004be8:	2301      	movs	r3, #1
 8004bea:	4642      	mov	r2, r8
 8004bec:	e7df      	b.n	8004bae <_printf_float+0x402>
 8004bee:	2301      	movs	r3, #1
 8004bf0:	464a      	mov	r2, r9
 8004bf2:	4631      	mov	r1, r6
 8004bf4:	4628      	mov	r0, r5
 8004bf6:	47b8      	blx	r7
 8004bf8:	3001      	adds	r0, #1
 8004bfa:	f43f ae38 	beq.w	800486e <_printf_float+0xc2>
 8004bfe:	f108 0801 	add.w	r8, r8, #1
 8004c02:	68e3      	ldr	r3, [r4, #12]
 8004c04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004c06:	1a5b      	subs	r3, r3, r1
 8004c08:	4543      	cmp	r3, r8
 8004c0a:	dcf0      	bgt.n	8004bee <_printf_float+0x442>
 8004c0c:	e6fa      	b.n	8004a04 <_printf_float+0x258>
 8004c0e:	f04f 0800 	mov.w	r8, #0
 8004c12:	f104 0919 	add.w	r9, r4, #25
 8004c16:	e7f4      	b.n	8004c02 <_printf_float+0x456>

08004c18 <_printf_common>:
 8004c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c1c:	4616      	mov	r6, r2
 8004c1e:	4699      	mov	r9, r3
 8004c20:	688a      	ldr	r2, [r1, #8]
 8004c22:	690b      	ldr	r3, [r1, #16]
 8004c24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	bfb8      	it	lt
 8004c2c:	4613      	movlt	r3, r2
 8004c2e:	6033      	str	r3, [r6, #0]
 8004c30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c34:	4607      	mov	r7, r0
 8004c36:	460c      	mov	r4, r1
 8004c38:	b10a      	cbz	r2, 8004c3e <_printf_common+0x26>
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	6033      	str	r3, [r6, #0]
 8004c3e:	6823      	ldr	r3, [r4, #0]
 8004c40:	0699      	lsls	r1, r3, #26
 8004c42:	bf42      	ittt	mi
 8004c44:	6833      	ldrmi	r3, [r6, #0]
 8004c46:	3302      	addmi	r3, #2
 8004c48:	6033      	strmi	r3, [r6, #0]
 8004c4a:	6825      	ldr	r5, [r4, #0]
 8004c4c:	f015 0506 	ands.w	r5, r5, #6
 8004c50:	d106      	bne.n	8004c60 <_printf_common+0x48>
 8004c52:	f104 0a19 	add.w	sl, r4, #25
 8004c56:	68e3      	ldr	r3, [r4, #12]
 8004c58:	6832      	ldr	r2, [r6, #0]
 8004c5a:	1a9b      	subs	r3, r3, r2
 8004c5c:	42ab      	cmp	r3, r5
 8004c5e:	dc26      	bgt.n	8004cae <_printf_common+0x96>
 8004c60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004c64:	1e13      	subs	r3, r2, #0
 8004c66:	6822      	ldr	r2, [r4, #0]
 8004c68:	bf18      	it	ne
 8004c6a:	2301      	movne	r3, #1
 8004c6c:	0692      	lsls	r2, r2, #26
 8004c6e:	d42b      	bmi.n	8004cc8 <_printf_common+0xb0>
 8004c70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c74:	4649      	mov	r1, r9
 8004c76:	4638      	mov	r0, r7
 8004c78:	47c0      	blx	r8
 8004c7a:	3001      	adds	r0, #1
 8004c7c:	d01e      	beq.n	8004cbc <_printf_common+0xa4>
 8004c7e:	6823      	ldr	r3, [r4, #0]
 8004c80:	68e5      	ldr	r5, [r4, #12]
 8004c82:	6832      	ldr	r2, [r6, #0]
 8004c84:	f003 0306 	and.w	r3, r3, #6
 8004c88:	2b04      	cmp	r3, #4
 8004c8a:	bf08      	it	eq
 8004c8c:	1aad      	subeq	r5, r5, r2
 8004c8e:	68a3      	ldr	r3, [r4, #8]
 8004c90:	6922      	ldr	r2, [r4, #16]
 8004c92:	bf0c      	ite	eq
 8004c94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c98:	2500      	movne	r5, #0
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	bfc4      	itt	gt
 8004c9e:	1a9b      	subgt	r3, r3, r2
 8004ca0:	18ed      	addgt	r5, r5, r3
 8004ca2:	2600      	movs	r6, #0
 8004ca4:	341a      	adds	r4, #26
 8004ca6:	42b5      	cmp	r5, r6
 8004ca8:	d11a      	bne.n	8004ce0 <_printf_common+0xc8>
 8004caa:	2000      	movs	r0, #0
 8004cac:	e008      	b.n	8004cc0 <_printf_common+0xa8>
 8004cae:	2301      	movs	r3, #1
 8004cb0:	4652      	mov	r2, sl
 8004cb2:	4649      	mov	r1, r9
 8004cb4:	4638      	mov	r0, r7
 8004cb6:	47c0      	blx	r8
 8004cb8:	3001      	adds	r0, #1
 8004cba:	d103      	bne.n	8004cc4 <_printf_common+0xac>
 8004cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8004cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cc4:	3501      	adds	r5, #1
 8004cc6:	e7c6      	b.n	8004c56 <_printf_common+0x3e>
 8004cc8:	18e1      	adds	r1, r4, r3
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	2030      	movs	r0, #48	; 0x30
 8004cce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004cd2:	4422      	add	r2, r4
 8004cd4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004cd8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004cdc:	3302      	adds	r3, #2
 8004cde:	e7c7      	b.n	8004c70 <_printf_common+0x58>
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	4622      	mov	r2, r4
 8004ce4:	4649      	mov	r1, r9
 8004ce6:	4638      	mov	r0, r7
 8004ce8:	47c0      	blx	r8
 8004cea:	3001      	adds	r0, #1
 8004cec:	d0e6      	beq.n	8004cbc <_printf_common+0xa4>
 8004cee:	3601      	adds	r6, #1
 8004cf0:	e7d9      	b.n	8004ca6 <_printf_common+0x8e>
	...

08004cf4 <_printf_i>:
 8004cf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004cf8:	7e0f      	ldrb	r7, [r1, #24]
 8004cfa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004cfc:	2f78      	cmp	r7, #120	; 0x78
 8004cfe:	4691      	mov	r9, r2
 8004d00:	4680      	mov	r8, r0
 8004d02:	460c      	mov	r4, r1
 8004d04:	469a      	mov	sl, r3
 8004d06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004d0a:	d807      	bhi.n	8004d1c <_printf_i+0x28>
 8004d0c:	2f62      	cmp	r7, #98	; 0x62
 8004d0e:	d80a      	bhi.n	8004d26 <_printf_i+0x32>
 8004d10:	2f00      	cmp	r7, #0
 8004d12:	f000 80d8 	beq.w	8004ec6 <_printf_i+0x1d2>
 8004d16:	2f58      	cmp	r7, #88	; 0x58
 8004d18:	f000 80a3 	beq.w	8004e62 <_printf_i+0x16e>
 8004d1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d24:	e03a      	b.n	8004d9c <_printf_i+0xa8>
 8004d26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d2a:	2b15      	cmp	r3, #21
 8004d2c:	d8f6      	bhi.n	8004d1c <_printf_i+0x28>
 8004d2e:	a101      	add	r1, pc, #4	; (adr r1, 8004d34 <_printf_i+0x40>)
 8004d30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d34:	08004d8d 	.word	0x08004d8d
 8004d38:	08004da1 	.word	0x08004da1
 8004d3c:	08004d1d 	.word	0x08004d1d
 8004d40:	08004d1d 	.word	0x08004d1d
 8004d44:	08004d1d 	.word	0x08004d1d
 8004d48:	08004d1d 	.word	0x08004d1d
 8004d4c:	08004da1 	.word	0x08004da1
 8004d50:	08004d1d 	.word	0x08004d1d
 8004d54:	08004d1d 	.word	0x08004d1d
 8004d58:	08004d1d 	.word	0x08004d1d
 8004d5c:	08004d1d 	.word	0x08004d1d
 8004d60:	08004ead 	.word	0x08004ead
 8004d64:	08004dd1 	.word	0x08004dd1
 8004d68:	08004e8f 	.word	0x08004e8f
 8004d6c:	08004d1d 	.word	0x08004d1d
 8004d70:	08004d1d 	.word	0x08004d1d
 8004d74:	08004ecf 	.word	0x08004ecf
 8004d78:	08004d1d 	.word	0x08004d1d
 8004d7c:	08004dd1 	.word	0x08004dd1
 8004d80:	08004d1d 	.word	0x08004d1d
 8004d84:	08004d1d 	.word	0x08004d1d
 8004d88:	08004e97 	.word	0x08004e97
 8004d8c:	682b      	ldr	r3, [r5, #0]
 8004d8e:	1d1a      	adds	r2, r3, #4
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	602a      	str	r2, [r5, #0]
 8004d94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e0a3      	b.n	8004ee8 <_printf_i+0x1f4>
 8004da0:	6820      	ldr	r0, [r4, #0]
 8004da2:	6829      	ldr	r1, [r5, #0]
 8004da4:	0606      	lsls	r6, r0, #24
 8004da6:	f101 0304 	add.w	r3, r1, #4
 8004daa:	d50a      	bpl.n	8004dc2 <_printf_i+0xce>
 8004dac:	680e      	ldr	r6, [r1, #0]
 8004dae:	602b      	str	r3, [r5, #0]
 8004db0:	2e00      	cmp	r6, #0
 8004db2:	da03      	bge.n	8004dbc <_printf_i+0xc8>
 8004db4:	232d      	movs	r3, #45	; 0x2d
 8004db6:	4276      	negs	r6, r6
 8004db8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dbc:	485e      	ldr	r0, [pc, #376]	; (8004f38 <_printf_i+0x244>)
 8004dbe:	230a      	movs	r3, #10
 8004dc0:	e019      	b.n	8004df6 <_printf_i+0x102>
 8004dc2:	680e      	ldr	r6, [r1, #0]
 8004dc4:	602b      	str	r3, [r5, #0]
 8004dc6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004dca:	bf18      	it	ne
 8004dcc:	b236      	sxthne	r6, r6
 8004dce:	e7ef      	b.n	8004db0 <_printf_i+0xbc>
 8004dd0:	682b      	ldr	r3, [r5, #0]
 8004dd2:	6820      	ldr	r0, [r4, #0]
 8004dd4:	1d19      	adds	r1, r3, #4
 8004dd6:	6029      	str	r1, [r5, #0]
 8004dd8:	0601      	lsls	r1, r0, #24
 8004dda:	d501      	bpl.n	8004de0 <_printf_i+0xec>
 8004ddc:	681e      	ldr	r6, [r3, #0]
 8004dde:	e002      	b.n	8004de6 <_printf_i+0xf2>
 8004de0:	0646      	lsls	r6, r0, #25
 8004de2:	d5fb      	bpl.n	8004ddc <_printf_i+0xe8>
 8004de4:	881e      	ldrh	r6, [r3, #0]
 8004de6:	4854      	ldr	r0, [pc, #336]	; (8004f38 <_printf_i+0x244>)
 8004de8:	2f6f      	cmp	r7, #111	; 0x6f
 8004dea:	bf0c      	ite	eq
 8004dec:	2308      	moveq	r3, #8
 8004dee:	230a      	movne	r3, #10
 8004df0:	2100      	movs	r1, #0
 8004df2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004df6:	6865      	ldr	r5, [r4, #4]
 8004df8:	60a5      	str	r5, [r4, #8]
 8004dfa:	2d00      	cmp	r5, #0
 8004dfc:	bfa2      	ittt	ge
 8004dfe:	6821      	ldrge	r1, [r4, #0]
 8004e00:	f021 0104 	bicge.w	r1, r1, #4
 8004e04:	6021      	strge	r1, [r4, #0]
 8004e06:	b90e      	cbnz	r6, 8004e0c <_printf_i+0x118>
 8004e08:	2d00      	cmp	r5, #0
 8004e0a:	d04d      	beq.n	8004ea8 <_printf_i+0x1b4>
 8004e0c:	4615      	mov	r5, r2
 8004e0e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004e12:	fb03 6711 	mls	r7, r3, r1, r6
 8004e16:	5dc7      	ldrb	r7, [r0, r7]
 8004e18:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004e1c:	4637      	mov	r7, r6
 8004e1e:	42bb      	cmp	r3, r7
 8004e20:	460e      	mov	r6, r1
 8004e22:	d9f4      	bls.n	8004e0e <_printf_i+0x11a>
 8004e24:	2b08      	cmp	r3, #8
 8004e26:	d10b      	bne.n	8004e40 <_printf_i+0x14c>
 8004e28:	6823      	ldr	r3, [r4, #0]
 8004e2a:	07de      	lsls	r6, r3, #31
 8004e2c:	d508      	bpl.n	8004e40 <_printf_i+0x14c>
 8004e2e:	6923      	ldr	r3, [r4, #16]
 8004e30:	6861      	ldr	r1, [r4, #4]
 8004e32:	4299      	cmp	r1, r3
 8004e34:	bfde      	ittt	le
 8004e36:	2330      	movle	r3, #48	; 0x30
 8004e38:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e3c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e40:	1b52      	subs	r2, r2, r5
 8004e42:	6122      	str	r2, [r4, #16]
 8004e44:	f8cd a000 	str.w	sl, [sp]
 8004e48:	464b      	mov	r3, r9
 8004e4a:	aa03      	add	r2, sp, #12
 8004e4c:	4621      	mov	r1, r4
 8004e4e:	4640      	mov	r0, r8
 8004e50:	f7ff fee2 	bl	8004c18 <_printf_common>
 8004e54:	3001      	adds	r0, #1
 8004e56:	d14c      	bne.n	8004ef2 <_printf_i+0x1fe>
 8004e58:	f04f 30ff 	mov.w	r0, #4294967295
 8004e5c:	b004      	add	sp, #16
 8004e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e62:	4835      	ldr	r0, [pc, #212]	; (8004f38 <_printf_i+0x244>)
 8004e64:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004e68:	6829      	ldr	r1, [r5, #0]
 8004e6a:	6823      	ldr	r3, [r4, #0]
 8004e6c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004e70:	6029      	str	r1, [r5, #0]
 8004e72:	061d      	lsls	r5, r3, #24
 8004e74:	d514      	bpl.n	8004ea0 <_printf_i+0x1ac>
 8004e76:	07df      	lsls	r7, r3, #31
 8004e78:	bf44      	itt	mi
 8004e7a:	f043 0320 	orrmi.w	r3, r3, #32
 8004e7e:	6023      	strmi	r3, [r4, #0]
 8004e80:	b91e      	cbnz	r6, 8004e8a <_printf_i+0x196>
 8004e82:	6823      	ldr	r3, [r4, #0]
 8004e84:	f023 0320 	bic.w	r3, r3, #32
 8004e88:	6023      	str	r3, [r4, #0]
 8004e8a:	2310      	movs	r3, #16
 8004e8c:	e7b0      	b.n	8004df0 <_printf_i+0xfc>
 8004e8e:	6823      	ldr	r3, [r4, #0]
 8004e90:	f043 0320 	orr.w	r3, r3, #32
 8004e94:	6023      	str	r3, [r4, #0]
 8004e96:	2378      	movs	r3, #120	; 0x78
 8004e98:	4828      	ldr	r0, [pc, #160]	; (8004f3c <_printf_i+0x248>)
 8004e9a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e9e:	e7e3      	b.n	8004e68 <_printf_i+0x174>
 8004ea0:	0659      	lsls	r1, r3, #25
 8004ea2:	bf48      	it	mi
 8004ea4:	b2b6      	uxthmi	r6, r6
 8004ea6:	e7e6      	b.n	8004e76 <_printf_i+0x182>
 8004ea8:	4615      	mov	r5, r2
 8004eaa:	e7bb      	b.n	8004e24 <_printf_i+0x130>
 8004eac:	682b      	ldr	r3, [r5, #0]
 8004eae:	6826      	ldr	r6, [r4, #0]
 8004eb0:	6961      	ldr	r1, [r4, #20]
 8004eb2:	1d18      	adds	r0, r3, #4
 8004eb4:	6028      	str	r0, [r5, #0]
 8004eb6:	0635      	lsls	r5, r6, #24
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	d501      	bpl.n	8004ec0 <_printf_i+0x1cc>
 8004ebc:	6019      	str	r1, [r3, #0]
 8004ebe:	e002      	b.n	8004ec6 <_printf_i+0x1d2>
 8004ec0:	0670      	lsls	r0, r6, #25
 8004ec2:	d5fb      	bpl.n	8004ebc <_printf_i+0x1c8>
 8004ec4:	8019      	strh	r1, [r3, #0]
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	6123      	str	r3, [r4, #16]
 8004eca:	4615      	mov	r5, r2
 8004ecc:	e7ba      	b.n	8004e44 <_printf_i+0x150>
 8004ece:	682b      	ldr	r3, [r5, #0]
 8004ed0:	1d1a      	adds	r2, r3, #4
 8004ed2:	602a      	str	r2, [r5, #0]
 8004ed4:	681d      	ldr	r5, [r3, #0]
 8004ed6:	6862      	ldr	r2, [r4, #4]
 8004ed8:	2100      	movs	r1, #0
 8004eda:	4628      	mov	r0, r5
 8004edc:	f7fb f958 	bl	8000190 <memchr>
 8004ee0:	b108      	cbz	r0, 8004ee6 <_printf_i+0x1f2>
 8004ee2:	1b40      	subs	r0, r0, r5
 8004ee4:	6060      	str	r0, [r4, #4]
 8004ee6:	6863      	ldr	r3, [r4, #4]
 8004ee8:	6123      	str	r3, [r4, #16]
 8004eea:	2300      	movs	r3, #0
 8004eec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ef0:	e7a8      	b.n	8004e44 <_printf_i+0x150>
 8004ef2:	6923      	ldr	r3, [r4, #16]
 8004ef4:	462a      	mov	r2, r5
 8004ef6:	4649      	mov	r1, r9
 8004ef8:	4640      	mov	r0, r8
 8004efa:	47d0      	blx	sl
 8004efc:	3001      	adds	r0, #1
 8004efe:	d0ab      	beq.n	8004e58 <_printf_i+0x164>
 8004f00:	6823      	ldr	r3, [r4, #0]
 8004f02:	079b      	lsls	r3, r3, #30
 8004f04:	d413      	bmi.n	8004f2e <_printf_i+0x23a>
 8004f06:	68e0      	ldr	r0, [r4, #12]
 8004f08:	9b03      	ldr	r3, [sp, #12]
 8004f0a:	4298      	cmp	r0, r3
 8004f0c:	bfb8      	it	lt
 8004f0e:	4618      	movlt	r0, r3
 8004f10:	e7a4      	b.n	8004e5c <_printf_i+0x168>
 8004f12:	2301      	movs	r3, #1
 8004f14:	4632      	mov	r2, r6
 8004f16:	4649      	mov	r1, r9
 8004f18:	4640      	mov	r0, r8
 8004f1a:	47d0      	blx	sl
 8004f1c:	3001      	adds	r0, #1
 8004f1e:	d09b      	beq.n	8004e58 <_printf_i+0x164>
 8004f20:	3501      	adds	r5, #1
 8004f22:	68e3      	ldr	r3, [r4, #12]
 8004f24:	9903      	ldr	r1, [sp, #12]
 8004f26:	1a5b      	subs	r3, r3, r1
 8004f28:	42ab      	cmp	r3, r5
 8004f2a:	dcf2      	bgt.n	8004f12 <_printf_i+0x21e>
 8004f2c:	e7eb      	b.n	8004f06 <_printf_i+0x212>
 8004f2e:	2500      	movs	r5, #0
 8004f30:	f104 0619 	add.w	r6, r4, #25
 8004f34:	e7f5      	b.n	8004f22 <_printf_i+0x22e>
 8004f36:	bf00      	nop
 8004f38:	0800724e 	.word	0x0800724e
 8004f3c:	0800725f 	.word	0x0800725f

08004f40 <iprintf>:
 8004f40:	b40f      	push	{r0, r1, r2, r3}
 8004f42:	4b0a      	ldr	r3, [pc, #40]	; (8004f6c <iprintf+0x2c>)
 8004f44:	b513      	push	{r0, r1, r4, lr}
 8004f46:	681c      	ldr	r4, [r3, #0]
 8004f48:	b124      	cbz	r4, 8004f54 <iprintf+0x14>
 8004f4a:	69a3      	ldr	r3, [r4, #24]
 8004f4c:	b913      	cbnz	r3, 8004f54 <iprintf+0x14>
 8004f4e:	4620      	mov	r0, r4
 8004f50:	f000 fee0 	bl	8005d14 <__sinit>
 8004f54:	ab05      	add	r3, sp, #20
 8004f56:	9a04      	ldr	r2, [sp, #16]
 8004f58:	68a1      	ldr	r1, [r4, #8]
 8004f5a:	9301      	str	r3, [sp, #4]
 8004f5c:	4620      	mov	r0, r4
 8004f5e:	f001 fc39 	bl	80067d4 <_vfiprintf_r>
 8004f62:	b002      	add	sp, #8
 8004f64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f68:	b004      	add	sp, #16
 8004f6a:	4770      	bx	lr
 8004f6c:	20000010 	.word	0x20000010

08004f70 <quorem>:
 8004f70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f74:	6903      	ldr	r3, [r0, #16]
 8004f76:	690c      	ldr	r4, [r1, #16]
 8004f78:	42a3      	cmp	r3, r4
 8004f7a:	4607      	mov	r7, r0
 8004f7c:	f2c0 8081 	blt.w	8005082 <quorem+0x112>
 8004f80:	3c01      	subs	r4, #1
 8004f82:	f101 0814 	add.w	r8, r1, #20
 8004f86:	f100 0514 	add.w	r5, r0, #20
 8004f8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f8e:	9301      	str	r3, [sp, #4]
 8004f90:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004f94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f98:	3301      	adds	r3, #1
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004fa0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004fa4:	fbb2 f6f3 	udiv	r6, r2, r3
 8004fa8:	d331      	bcc.n	800500e <quorem+0x9e>
 8004faa:	f04f 0e00 	mov.w	lr, #0
 8004fae:	4640      	mov	r0, r8
 8004fb0:	46ac      	mov	ip, r5
 8004fb2:	46f2      	mov	sl, lr
 8004fb4:	f850 2b04 	ldr.w	r2, [r0], #4
 8004fb8:	b293      	uxth	r3, r2
 8004fba:	fb06 e303 	mla	r3, r6, r3, lr
 8004fbe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	ebaa 0303 	sub.w	r3, sl, r3
 8004fc8:	f8dc a000 	ldr.w	sl, [ip]
 8004fcc:	0c12      	lsrs	r2, r2, #16
 8004fce:	fa13 f38a 	uxtah	r3, r3, sl
 8004fd2:	fb06 e202 	mla	r2, r6, r2, lr
 8004fd6:	9300      	str	r3, [sp, #0]
 8004fd8:	9b00      	ldr	r3, [sp, #0]
 8004fda:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004fde:	b292      	uxth	r2, r2
 8004fe0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004fe4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004fe8:	f8bd 3000 	ldrh.w	r3, [sp]
 8004fec:	4581      	cmp	r9, r0
 8004fee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ff2:	f84c 3b04 	str.w	r3, [ip], #4
 8004ff6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004ffa:	d2db      	bcs.n	8004fb4 <quorem+0x44>
 8004ffc:	f855 300b 	ldr.w	r3, [r5, fp]
 8005000:	b92b      	cbnz	r3, 800500e <quorem+0x9e>
 8005002:	9b01      	ldr	r3, [sp, #4]
 8005004:	3b04      	subs	r3, #4
 8005006:	429d      	cmp	r5, r3
 8005008:	461a      	mov	r2, r3
 800500a:	d32e      	bcc.n	800506a <quorem+0xfa>
 800500c:	613c      	str	r4, [r7, #16]
 800500e:	4638      	mov	r0, r7
 8005010:	f001 f9be 	bl	8006390 <__mcmp>
 8005014:	2800      	cmp	r0, #0
 8005016:	db24      	blt.n	8005062 <quorem+0xf2>
 8005018:	3601      	adds	r6, #1
 800501a:	4628      	mov	r0, r5
 800501c:	f04f 0c00 	mov.w	ip, #0
 8005020:	f858 2b04 	ldr.w	r2, [r8], #4
 8005024:	f8d0 e000 	ldr.w	lr, [r0]
 8005028:	b293      	uxth	r3, r2
 800502a:	ebac 0303 	sub.w	r3, ip, r3
 800502e:	0c12      	lsrs	r2, r2, #16
 8005030:	fa13 f38e 	uxtah	r3, r3, lr
 8005034:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005038:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800503c:	b29b      	uxth	r3, r3
 800503e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005042:	45c1      	cmp	r9, r8
 8005044:	f840 3b04 	str.w	r3, [r0], #4
 8005048:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800504c:	d2e8      	bcs.n	8005020 <quorem+0xb0>
 800504e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005052:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005056:	b922      	cbnz	r2, 8005062 <quorem+0xf2>
 8005058:	3b04      	subs	r3, #4
 800505a:	429d      	cmp	r5, r3
 800505c:	461a      	mov	r2, r3
 800505e:	d30a      	bcc.n	8005076 <quorem+0x106>
 8005060:	613c      	str	r4, [r7, #16]
 8005062:	4630      	mov	r0, r6
 8005064:	b003      	add	sp, #12
 8005066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800506a:	6812      	ldr	r2, [r2, #0]
 800506c:	3b04      	subs	r3, #4
 800506e:	2a00      	cmp	r2, #0
 8005070:	d1cc      	bne.n	800500c <quorem+0x9c>
 8005072:	3c01      	subs	r4, #1
 8005074:	e7c7      	b.n	8005006 <quorem+0x96>
 8005076:	6812      	ldr	r2, [r2, #0]
 8005078:	3b04      	subs	r3, #4
 800507a:	2a00      	cmp	r2, #0
 800507c:	d1f0      	bne.n	8005060 <quorem+0xf0>
 800507e:	3c01      	subs	r4, #1
 8005080:	e7eb      	b.n	800505a <quorem+0xea>
 8005082:	2000      	movs	r0, #0
 8005084:	e7ee      	b.n	8005064 <quorem+0xf4>
	...

08005088 <_dtoa_r>:
 8005088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800508c:	ed2d 8b04 	vpush	{d8-d9}
 8005090:	ec57 6b10 	vmov	r6, r7, d0
 8005094:	b093      	sub	sp, #76	; 0x4c
 8005096:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005098:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800509c:	9106      	str	r1, [sp, #24]
 800509e:	ee10 aa10 	vmov	sl, s0
 80050a2:	4604      	mov	r4, r0
 80050a4:	9209      	str	r2, [sp, #36]	; 0x24
 80050a6:	930c      	str	r3, [sp, #48]	; 0x30
 80050a8:	46bb      	mov	fp, r7
 80050aa:	b975      	cbnz	r5, 80050ca <_dtoa_r+0x42>
 80050ac:	2010      	movs	r0, #16
 80050ae:	f000 fed7 	bl	8005e60 <malloc>
 80050b2:	4602      	mov	r2, r0
 80050b4:	6260      	str	r0, [r4, #36]	; 0x24
 80050b6:	b920      	cbnz	r0, 80050c2 <_dtoa_r+0x3a>
 80050b8:	4ba7      	ldr	r3, [pc, #668]	; (8005358 <_dtoa_r+0x2d0>)
 80050ba:	21ea      	movs	r1, #234	; 0xea
 80050bc:	48a7      	ldr	r0, [pc, #668]	; (800535c <_dtoa_r+0x2d4>)
 80050be:	f001 fddf 	bl	8006c80 <__assert_func>
 80050c2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80050c6:	6005      	str	r5, [r0, #0]
 80050c8:	60c5      	str	r5, [r0, #12]
 80050ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80050cc:	6819      	ldr	r1, [r3, #0]
 80050ce:	b151      	cbz	r1, 80050e6 <_dtoa_r+0x5e>
 80050d0:	685a      	ldr	r2, [r3, #4]
 80050d2:	604a      	str	r2, [r1, #4]
 80050d4:	2301      	movs	r3, #1
 80050d6:	4093      	lsls	r3, r2
 80050d8:	608b      	str	r3, [r1, #8]
 80050da:	4620      	mov	r0, r4
 80050dc:	f000 ff16 	bl	8005f0c <_Bfree>
 80050e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80050e2:	2200      	movs	r2, #0
 80050e4:	601a      	str	r2, [r3, #0]
 80050e6:	1e3b      	subs	r3, r7, #0
 80050e8:	bfaa      	itet	ge
 80050ea:	2300      	movge	r3, #0
 80050ec:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80050f0:	f8c8 3000 	strge.w	r3, [r8]
 80050f4:	4b9a      	ldr	r3, [pc, #616]	; (8005360 <_dtoa_r+0x2d8>)
 80050f6:	bfbc      	itt	lt
 80050f8:	2201      	movlt	r2, #1
 80050fa:	f8c8 2000 	strlt.w	r2, [r8]
 80050fe:	ea33 030b 	bics.w	r3, r3, fp
 8005102:	d11b      	bne.n	800513c <_dtoa_r+0xb4>
 8005104:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005106:	f242 730f 	movw	r3, #9999	; 0x270f
 800510a:	6013      	str	r3, [r2, #0]
 800510c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005110:	4333      	orrs	r3, r6
 8005112:	f000 8592 	beq.w	8005c3a <_dtoa_r+0xbb2>
 8005116:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005118:	b963      	cbnz	r3, 8005134 <_dtoa_r+0xac>
 800511a:	4b92      	ldr	r3, [pc, #584]	; (8005364 <_dtoa_r+0x2dc>)
 800511c:	e022      	b.n	8005164 <_dtoa_r+0xdc>
 800511e:	4b92      	ldr	r3, [pc, #584]	; (8005368 <_dtoa_r+0x2e0>)
 8005120:	9301      	str	r3, [sp, #4]
 8005122:	3308      	adds	r3, #8
 8005124:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005126:	6013      	str	r3, [r2, #0]
 8005128:	9801      	ldr	r0, [sp, #4]
 800512a:	b013      	add	sp, #76	; 0x4c
 800512c:	ecbd 8b04 	vpop	{d8-d9}
 8005130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005134:	4b8b      	ldr	r3, [pc, #556]	; (8005364 <_dtoa_r+0x2dc>)
 8005136:	9301      	str	r3, [sp, #4]
 8005138:	3303      	adds	r3, #3
 800513a:	e7f3      	b.n	8005124 <_dtoa_r+0x9c>
 800513c:	2200      	movs	r2, #0
 800513e:	2300      	movs	r3, #0
 8005140:	4650      	mov	r0, sl
 8005142:	4659      	mov	r1, fp
 8005144:	f7fb fc98 	bl	8000a78 <__aeabi_dcmpeq>
 8005148:	ec4b ab19 	vmov	d9, sl, fp
 800514c:	4680      	mov	r8, r0
 800514e:	b158      	cbz	r0, 8005168 <_dtoa_r+0xe0>
 8005150:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005152:	2301      	movs	r3, #1
 8005154:	6013      	str	r3, [r2, #0]
 8005156:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005158:	2b00      	cmp	r3, #0
 800515a:	f000 856b 	beq.w	8005c34 <_dtoa_r+0xbac>
 800515e:	4883      	ldr	r0, [pc, #524]	; (800536c <_dtoa_r+0x2e4>)
 8005160:	6018      	str	r0, [r3, #0]
 8005162:	1e43      	subs	r3, r0, #1
 8005164:	9301      	str	r3, [sp, #4]
 8005166:	e7df      	b.n	8005128 <_dtoa_r+0xa0>
 8005168:	ec4b ab10 	vmov	d0, sl, fp
 800516c:	aa10      	add	r2, sp, #64	; 0x40
 800516e:	a911      	add	r1, sp, #68	; 0x44
 8005170:	4620      	mov	r0, r4
 8005172:	f001 f9b3 	bl	80064dc <__d2b>
 8005176:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800517a:	ee08 0a10 	vmov	s16, r0
 800517e:	2d00      	cmp	r5, #0
 8005180:	f000 8084 	beq.w	800528c <_dtoa_r+0x204>
 8005184:	ee19 3a90 	vmov	r3, s19
 8005188:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800518c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005190:	4656      	mov	r6, sl
 8005192:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005196:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800519a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800519e:	4b74      	ldr	r3, [pc, #464]	; (8005370 <_dtoa_r+0x2e8>)
 80051a0:	2200      	movs	r2, #0
 80051a2:	4630      	mov	r0, r6
 80051a4:	4639      	mov	r1, r7
 80051a6:	f7fb f847 	bl	8000238 <__aeabi_dsub>
 80051aa:	a365      	add	r3, pc, #404	; (adr r3, 8005340 <_dtoa_r+0x2b8>)
 80051ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b0:	f7fb f9fa 	bl	80005a8 <__aeabi_dmul>
 80051b4:	a364      	add	r3, pc, #400	; (adr r3, 8005348 <_dtoa_r+0x2c0>)
 80051b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ba:	f7fb f83f 	bl	800023c <__adddf3>
 80051be:	4606      	mov	r6, r0
 80051c0:	4628      	mov	r0, r5
 80051c2:	460f      	mov	r7, r1
 80051c4:	f7fb f986 	bl	80004d4 <__aeabi_i2d>
 80051c8:	a361      	add	r3, pc, #388	; (adr r3, 8005350 <_dtoa_r+0x2c8>)
 80051ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ce:	f7fb f9eb 	bl	80005a8 <__aeabi_dmul>
 80051d2:	4602      	mov	r2, r0
 80051d4:	460b      	mov	r3, r1
 80051d6:	4630      	mov	r0, r6
 80051d8:	4639      	mov	r1, r7
 80051da:	f7fb f82f 	bl	800023c <__adddf3>
 80051de:	4606      	mov	r6, r0
 80051e0:	460f      	mov	r7, r1
 80051e2:	f7fb fc91 	bl	8000b08 <__aeabi_d2iz>
 80051e6:	2200      	movs	r2, #0
 80051e8:	9000      	str	r0, [sp, #0]
 80051ea:	2300      	movs	r3, #0
 80051ec:	4630      	mov	r0, r6
 80051ee:	4639      	mov	r1, r7
 80051f0:	f7fb fc4c 	bl	8000a8c <__aeabi_dcmplt>
 80051f4:	b150      	cbz	r0, 800520c <_dtoa_r+0x184>
 80051f6:	9800      	ldr	r0, [sp, #0]
 80051f8:	f7fb f96c 	bl	80004d4 <__aeabi_i2d>
 80051fc:	4632      	mov	r2, r6
 80051fe:	463b      	mov	r3, r7
 8005200:	f7fb fc3a 	bl	8000a78 <__aeabi_dcmpeq>
 8005204:	b910      	cbnz	r0, 800520c <_dtoa_r+0x184>
 8005206:	9b00      	ldr	r3, [sp, #0]
 8005208:	3b01      	subs	r3, #1
 800520a:	9300      	str	r3, [sp, #0]
 800520c:	9b00      	ldr	r3, [sp, #0]
 800520e:	2b16      	cmp	r3, #22
 8005210:	d85a      	bhi.n	80052c8 <_dtoa_r+0x240>
 8005212:	9a00      	ldr	r2, [sp, #0]
 8005214:	4b57      	ldr	r3, [pc, #348]	; (8005374 <_dtoa_r+0x2ec>)
 8005216:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800521a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800521e:	ec51 0b19 	vmov	r0, r1, d9
 8005222:	f7fb fc33 	bl	8000a8c <__aeabi_dcmplt>
 8005226:	2800      	cmp	r0, #0
 8005228:	d050      	beq.n	80052cc <_dtoa_r+0x244>
 800522a:	9b00      	ldr	r3, [sp, #0]
 800522c:	3b01      	subs	r3, #1
 800522e:	9300      	str	r3, [sp, #0]
 8005230:	2300      	movs	r3, #0
 8005232:	930b      	str	r3, [sp, #44]	; 0x2c
 8005234:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005236:	1b5d      	subs	r5, r3, r5
 8005238:	1e6b      	subs	r3, r5, #1
 800523a:	9305      	str	r3, [sp, #20]
 800523c:	bf45      	ittet	mi
 800523e:	f1c5 0301 	rsbmi	r3, r5, #1
 8005242:	9304      	strmi	r3, [sp, #16]
 8005244:	2300      	movpl	r3, #0
 8005246:	2300      	movmi	r3, #0
 8005248:	bf4c      	ite	mi
 800524a:	9305      	strmi	r3, [sp, #20]
 800524c:	9304      	strpl	r3, [sp, #16]
 800524e:	9b00      	ldr	r3, [sp, #0]
 8005250:	2b00      	cmp	r3, #0
 8005252:	db3d      	blt.n	80052d0 <_dtoa_r+0x248>
 8005254:	9b05      	ldr	r3, [sp, #20]
 8005256:	9a00      	ldr	r2, [sp, #0]
 8005258:	920a      	str	r2, [sp, #40]	; 0x28
 800525a:	4413      	add	r3, r2
 800525c:	9305      	str	r3, [sp, #20]
 800525e:	2300      	movs	r3, #0
 8005260:	9307      	str	r3, [sp, #28]
 8005262:	9b06      	ldr	r3, [sp, #24]
 8005264:	2b09      	cmp	r3, #9
 8005266:	f200 8089 	bhi.w	800537c <_dtoa_r+0x2f4>
 800526a:	2b05      	cmp	r3, #5
 800526c:	bfc4      	itt	gt
 800526e:	3b04      	subgt	r3, #4
 8005270:	9306      	strgt	r3, [sp, #24]
 8005272:	9b06      	ldr	r3, [sp, #24]
 8005274:	f1a3 0302 	sub.w	r3, r3, #2
 8005278:	bfcc      	ite	gt
 800527a:	2500      	movgt	r5, #0
 800527c:	2501      	movle	r5, #1
 800527e:	2b03      	cmp	r3, #3
 8005280:	f200 8087 	bhi.w	8005392 <_dtoa_r+0x30a>
 8005284:	e8df f003 	tbb	[pc, r3]
 8005288:	59383a2d 	.word	0x59383a2d
 800528c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005290:	441d      	add	r5, r3
 8005292:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005296:	2b20      	cmp	r3, #32
 8005298:	bfc1      	itttt	gt
 800529a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800529e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80052a2:	fa0b f303 	lslgt.w	r3, fp, r3
 80052a6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80052aa:	bfda      	itte	le
 80052ac:	f1c3 0320 	rsble	r3, r3, #32
 80052b0:	fa06 f003 	lslle.w	r0, r6, r3
 80052b4:	4318      	orrgt	r0, r3
 80052b6:	f7fb f8fd 	bl	80004b4 <__aeabi_ui2d>
 80052ba:	2301      	movs	r3, #1
 80052bc:	4606      	mov	r6, r0
 80052be:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80052c2:	3d01      	subs	r5, #1
 80052c4:	930e      	str	r3, [sp, #56]	; 0x38
 80052c6:	e76a      	b.n	800519e <_dtoa_r+0x116>
 80052c8:	2301      	movs	r3, #1
 80052ca:	e7b2      	b.n	8005232 <_dtoa_r+0x1aa>
 80052cc:	900b      	str	r0, [sp, #44]	; 0x2c
 80052ce:	e7b1      	b.n	8005234 <_dtoa_r+0x1ac>
 80052d0:	9b04      	ldr	r3, [sp, #16]
 80052d2:	9a00      	ldr	r2, [sp, #0]
 80052d4:	1a9b      	subs	r3, r3, r2
 80052d6:	9304      	str	r3, [sp, #16]
 80052d8:	4253      	negs	r3, r2
 80052da:	9307      	str	r3, [sp, #28]
 80052dc:	2300      	movs	r3, #0
 80052de:	930a      	str	r3, [sp, #40]	; 0x28
 80052e0:	e7bf      	b.n	8005262 <_dtoa_r+0x1da>
 80052e2:	2300      	movs	r3, #0
 80052e4:	9308      	str	r3, [sp, #32]
 80052e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	dc55      	bgt.n	8005398 <_dtoa_r+0x310>
 80052ec:	2301      	movs	r3, #1
 80052ee:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80052f2:	461a      	mov	r2, r3
 80052f4:	9209      	str	r2, [sp, #36]	; 0x24
 80052f6:	e00c      	b.n	8005312 <_dtoa_r+0x28a>
 80052f8:	2301      	movs	r3, #1
 80052fa:	e7f3      	b.n	80052e4 <_dtoa_r+0x25c>
 80052fc:	2300      	movs	r3, #0
 80052fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005300:	9308      	str	r3, [sp, #32]
 8005302:	9b00      	ldr	r3, [sp, #0]
 8005304:	4413      	add	r3, r2
 8005306:	9302      	str	r3, [sp, #8]
 8005308:	3301      	adds	r3, #1
 800530a:	2b01      	cmp	r3, #1
 800530c:	9303      	str	r3, [sp, #12]
 800530e:	bfb8      	it	lt
 8005310:	2301      	movlt	r3, #1
 8005312:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005314:	2200      	movs	r2, #0
 8005316:	6042      	str	r2, [r0, #4]
 8005318:	2204      	movs	r2, #4
 800531a:	f102 0614 	add.w	r6, r2, #20
 800531e:	429e      	cmp	r6, r3
 8005320:	6841      	ldr	r1, [r0, #4]
 8005322:	d93d      	bls.n	80053a0 <_dtoa_r+0x318>
 8005324:	4620      	mov	r0, r4
 8005326:	f000 fdb1 	bl	8005e8c <_Balloc>
 800532a:	9001      	str	r0, [sp, #4]
 800532c:	2800      	cmp	r0, #0
 800532e:	d13b      	bne.n	80053a8 <_dtoa_r+0x320>
 8005330:	4b11      	ldr	r3, [pc, #68]	; (8005378 <_dtoa_r+0x2f0>)
 8005332:	4602      	mov	r2, r0
 8005334:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005338:	e6c0      	b.n	80050bc <_dtoa_r+0x34>
 800533a:	2301      	movs	r3, #1
 800533c:	e7df      	b.n	80052fe <_dtoa_r+0x276>
 800533e:	bf00      	nop
 8005340:	636f4361 	.word	0x636f4361
 8005344:	3fd287a7 	.word	0x3fd287a7
 8005348:	8b60c8b3 	.word	0x8b60c8b3
 800534c:	3fc68a28 	.word	0x3fc68a28
 8005350:	509f79fb 	.word	0x509f79fb
 8005354:	3fd34413 	.word	0x3fd34413
 8005358:	0800727d 	.word	0x0800727d
 800535c:	08007294 	.word	0x08007294
 8005360:	7ff00000 	.word	0x7ff00000
 8005364:	08007279 	.word	0x08007279
 8005368:	08007270 	.word	0x08007270
 800536c:	0800724d 	.word	0x0800724d
 8005370:	3ff80000 	.word	0x3ff80000
 8005374:	080073e8 	.word	0x080073e8
 8005378:	080072ef 	.word	0x080072ef
 800537c:	2501      	movs	r5, #1
 800537e:	2300      	movs	r3, #0
 8005380:	9306      	str	r3, [sp, #24]
 8005382:	9508      	str	r5, [sp, #32]
 8005384:	f04f 33ff 	mov.w	r3, #4294967295
 8005388:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800538c:	2200      	movs	r2, #0
 800538e:	2312      	movs	r3, #18
 8005390:	e7b0      	b.n	80052f4 <_dtoa_r+0x26c>
 8005392:	2301      	movs	r3, #1
 8005394:	9308      	str	r3, [sp, #32]
 8005396:	e7f5      	b.n	8005384 <_dtoa_r+0x2fc>
 8005398:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800539a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800539e:	e7b8      	b.n	8005312 <_dtoa_r+0x28a>
 80053a0:	3101      	adds	r1, #1
 80053a2:	6041      	str	r1, [r0, #4]
 80053a4:	0052      	lsls	r2, r2, #1
 80053a6:	e7b8      	b.n	800531a <_dtoa_r+0x292>
 80053a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053aa:	9a01      	ldr	r2, [sp, #4]
 80053ac:	601a      	str	r2, [r3, #0]
 80053ae:	9b03      	ldr	r3, [sp, #12]
 80053b0:	2b0e      	cmp	r3, #14
 80053b2:	f200 809d 	bhi.w	80054f0 <_dtoa_r+0x468>
 80053b6:	2d00      	cmp	r5, #0
 80053b8:	f000 809a 	beq.w	80054f0 <_dtoa_r+0x468>
 80053bc:	9b00      	ldr	r3, [sp, #0]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	dd32      	ble.n	8005428 <_dtoa_r+0x3a0>
 80053c2:	4ab7      	ldr	r2, [pc, #732]	; (80056a0 <_dtoa_r+0x618>)
 80053c4:	f003 030f 	and.w	r3, r3, #15
 80053c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80053cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80053d0:	9b00      	ldr	r3, [sp, #0]
 80053d2:	05d8      	lsls	r0, r3, #23
 80053d4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80053d8:	d516      	bpl.n	8005408 <_dtoa_r+0x380>
 80053da:	4bb2      	ldr	r3, [pc, #712]	; (80056a4 <_dtoa_r+0x61c>)
 80053dc:	ec51 0b19 	vmov	r0, r1, d9
 80053e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80053e4:	f7fb fa0a 	bl	80007fc <__aeabi_ddiv>
 80053e8:	f007 070f 	and.w	r7, r7, #15
 80053ec:	4682      	mov	sl, r0
 80053ee:	468b      	mov	fp, r1
 80053f0:	2503      	movs	r5, #3
 80053f2:	4eac      	ldr	r6, [pc, #688]	; (80056a4 <_dtoa_r+0x61c>)
 80053f4:	b957      	cbnz	r7, 800540c <_dtoa_r+0x384>
 80053f6:	4642      	mov	r2, r8
 80053f8:	464b      	mov	r3, r9
 80053fa:	4650      	mov	r0, sl
 80053fc:	4659      	mov	r1, fp
 80053fe:	f7fb f9fd 	bl	80007fc <__aeabi_ddiv>
 8005402:	4682      	mov	sl, r0
 8005404:	468b      	mov	fp, r1
 8005406:	e028      	b.n	800545a <_dtoa_r+0x3d2>
 8005408:	2502      	movs	r5, #2
 800540a:	e7f2      	b.n	80053f2 <_dtoa_r+0x36a>
 800540c:	07f9      	lsls	r1, r7, #31
 800540e:	d508      	bpl.n	8005422 <_dtoa_r+0x39a>
 8005410:	4640      	mov	r0, r8
 8005412:	4649      	mov	r1, r9
 8005414:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005418:	f7fb f8c6 	bl	80005a8 <__aeabi_dmul>
 800541c:	3501      	adds	r5, #1
 800541e:	4680      	mov	r8, r0
 8005420:	4689      	mov	r9, r1
 8005422:	107f      	asrs	r7, r7, #1
 8005424:	3608      	adds	r6, #8
 8005426:	e7e5      	b.n	80053f4 <_dtoa_r+0x36c>
 8005428:	f000 809b 	beq.w	8005562 <_dtoa_r+0x4da>
 800542c:	9b00      	ldr	r3, [sp, #0]
 800542e:	4f9d      	ldr	r7, [pc, #628]	; (80056a4 <_dtoa_r+0x61c>)
 8005430:	425e      	negs	r6, r3
 8005432:	4b9b      	ldr	r3, [pc, #620]	; (80056a0 <_dtoa_r+0x618>)
 8005434:	f006 020f 	and.w	r2, r6, #15
 8005438:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800543c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005440:	ec51 0b19 	vmov	r0, r1, d9
 8005444:	f7fb f8b0 	bl	80005a8 <__aeabi_dmul>
 8005448:	1136      	asrs	r6, r6, #4
 800544a:	4682      	mov	sl, r0
 800544c:	468b      	mov	fp, r1
 800544e:	2300      	movs	r3, #0
 8005450:	2502      	movs	r5, #2
 8005452:	2e00      	cmp	r6, #0
 8005454:	d17a      	bne.n	800554c <_dtoa_r+0x4c4>
 8005456:	2b00      	cmp	r3, #0
 8005458:	d1d3      	bne.n	8005402 <_dtoa_r+0x37a>
 800545a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800545c:	2b00      	cmp	r3, #0
 800545e:	f000 8082 	beq.w	8005566 <_dtoa_r+0x4de>
 8005462:	4b91      	ldr	r3, [pc, #580]	; (80056a8 <_dtoa_r+0x620>)
 8005464:	2200      	movs	r2, #0
 8005466:	4650      	mov	r0, sl
 8005468:	4659      	mov	r1, fp
 800546a:	f7fb fb0f 	bl	8000a8c <__aeabi_dcmplt>
 800546e:	2800      	cmp	r0, #0
 8005470:	d079      	beq.n	8005566 <_dtoa_r+0x4de>
 8005472:	9b03      	ldr	r3, [sp, #12]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d076      	beq.n	8005566 <_dtoa_r+0x4de>
 8005478:	9b02      	ldr	r3, [sp, #8]
 800547a:	2b00      	cmp	r3, #0
 800547c:	dd36      	ble.n	80054ec <_dtoa_r+0x464>
 800547e:	9b00      	ldr	r3, [sp, #0]
 8005480:	4650      	mov	r0, sl
 8005482:	4659      	mov	r1, fp
 8005484:	1e5f      	subs	r7, r3, #1
 8005486:	2200      	movs	r2, #0
 8005488:	4b88      	ldr	r3, [pc, #544]	; (80056ac <_dtoa_r+0x624>)
 800548a:	f7fb f88d 	bl	80005a8 <__aeabi_dmul>
 800548e:	9e02      	ldr	r6, [sp, #8]
 8005490:	4682      	mov	sl, r0
 8005492:	468b      	mov	fp, r1
 8005494:	3501      	adds	r5, #1
 8005496:	4628      	mov	r0, r5
 8005498:	f7fb f81c 	bl	80004d4 <__aeabi_i2d>
 800549c:	4652      	mov	r2, sl
 800549e:	465b      	mov	r3, fp
 80054a0:	f7fb f882 	bl	80005a8 <__aeabi_dmul>
 80054a4:	4b82      	ldr	r3, [pc, #520]	; (80056b0 <_dtoa_r+0x628>)
 80054a6:	2200      	movs	r2, #0
 80054a8:	f7fa fec8 	bl	800023c <__adddf3>
 80054ac:	46d0      	mov	r8, sl
 80054ae:	46d9      	mov	r9, fp
 80054b0:	4682      	mov	sl, r0
 80054b2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80054b6:	2e00      	cmp	r6, #0
 80054b8:	d158      	bne.n	800556c <_dtoa_r+0x4e4>
 80054ba:	4b7e      	ldr	r3, [pc, #504]	; (80056b4 <_dtoa_r+0x62c>)
 80054bc:	2200      	movs	r2, #0
 80054be:	4640      	mov	r0, r8
 80054c0:	4649      	mov	r1, r9
 80054c2:	f7fa feb9 	bl	8000238 <__aeabi_dsub>
 80054c6:	4652      	mov	r2, sl
 80054c8:	465b      	mov	r3, fp
 80054ca:	4680      	mov	r8, r0
 80054cc:	4689      	mov	r9, r1
 80054ce:	f7fb fafb 	bl	8000ac8 <__aeabi_dcmpgt>
 80054d2:	2800      	cmp	r0, #0
 80054d4:	f040 8295 	bne.w	8005a02 <_dtoa_r+0x97a>
 80054d8:	4652      	mov	r2, sl
 80054da:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80054de:	4640      	mov	r0, r8
 80054e0:	4649      	mov	r1, r9
 80054e2:	f7fb fad3 	bl	8000a8c <__aeabi_dcmplt>
 80054e6:	2800      	cmp	r0, #0
 80054e8:	f040 8289 	bne.w	80059fe <_dtoa_r+0x976>
 80054ec:	ec5b ab19 	vmov	sl, fp, d9
 80054f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	f2c0 8148 	blt.w	8005788 <_dtoa_r+0x700>
 80054f8:	9a00      	ldr	r2, [sp, #0]
 80054fa:	2a0e      	cmp	r2, #14
 80054fc:	f300 8144 	bgt.w	8005788 <_dtoa_r+0x700>
 8005500:	4b67      	ldr	r3, [pc, #412]	; (80056a0 <_dtoa_r+0x618>)
 8005502:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005506:	e9d3 8900 	ldrd	r8, r9, [r3]
 800550a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800550c:	2b00      	cmp	r3, #0
 800550e:	f280 80d5 	bge.w	80056bc <_dtoa_r+0x634>
 8005512:	9b03      	ldr	r3, [sp, #12]
 8005514:	2b00      	cmp	r3, #0
 8005516:	f300 80d1 	bgt.w	80056bc <_dtoa_r+0x634>
 800551a:	f040 826f 	bne.w	80059fc <_dtoa_r+0x974>
 800551e:	4b65      	ldr	r3, [pc, #404]	; (80056b4 <_dtoa_r+0x62c>)
 8005520:	2200      	movs	r2, #0
 8005522:	4640      	mov	r0, r8
 8005524:	4649      	mov	r1, r9
 8005526:	f7fb f83f 	bl	80005a8 <__aeabi_dmul>
 800552a:	4652      	mov	r2, sl
 800552c:	465b      	mov	r3, fp
 800552e:	f7fb fac1 	bl	8000ab4 <__aeabi_dcmpge>
 8005532:	9e03      	ldr	r6, [sp, #12]
 8005534:	4637      	mov	r7, r6
 8005536:	2800      	cmp	r0, #0
 8005538:	f040 8245 	bne.w	80059c6 <_dtoa_r+0x93e>
 800553c:	9d01      	ldr	r5, [sp, #4]
 800553e:	2331      	movs	r3, #49	; 0x31
 8005540:	f805 3b01 	strb.w	r3, [r5], #1
 8005544:	9b00      	ldr	r3, [sp, #0]
 8005546:	3301      	adds	r3, #1
 8005548:	9300      	str	r3, [sp, #0]
 800554a:	e240      	b.n	80059ce <_dtoa_r+0x946>
 800554c:	07f2      	lsls	r2, r6, #31
 800554e:	d505      	bpl.n	800555c <_dtoa_r+0x4d4>
 8005550:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005554:	f7fb f828 	bl	80005a8 <__aeabi_dmul>
 8005558:	3501      	adds	r5, #1
 800555a:	2301      	movs	r3, #1
 800555c:	1076      	asrs	r6, r6, #1
 800555e:	3708      	adds	r7, #8
 8005560:	e777      	b.n	8005452 <_dtoa_r+0x3ca>
 8005562:	2502      	movs	r5, #2
 8005564:	e779      	b.n	800545a <_dtoa_r+0x3d2>
 8005566:	9f00      	ldr	r7, [sp, #0]
 8005568:	9e03      	ldr	r6, [sp, #12]
 800556a:	e794      	b.n	8005496 <_dtoa_r+0x40e>
 800556c:	9901      	ldr	r1, [sp, #4]
 800556e:	4b4c      	ldr	r3, [pc, #304]	; (80056a0 <_dtoa_r+0x618>)
 8005570:	4431      	add	r1, r6
 8005572:	910d      	str	r1, [sp, #52]	; 0x34
 8005574:	9908      	ldr	r1, [sp, #32]
 8005576:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800557a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800557e:	2900      	cmp	r1, #0
 8005580:	d043      	beq.n	800560a <_dtoa_r+0x582>
 8005582:	494d      	ldr	r1, [pc, #308]	; (80056b8 <_dtoa_r+0x630>)
 8005584:	2000      	movs	r0, #0
 8005586:	f7fb f939 	bl	80007fc <__aeabi_ddiv>
 800558a:	4652      	mov	r2, sl
 800558c:	465b      	mov	r3, fp
 800558e:	f7fa fe53 	bl	8000238 <__aeabi_dsub>
 8005592:	9d01      	ldr	r5, [sp, #4]
 8005594:	4682      	mov	sl, r0
 8005596:	468b      	mov	fp, r1
 8005598:	4649      	mov	r1, r9
 800559a:	4640      	mov	r0, r8
 800559c:	f7fb fab4 	bl	8000b08 <__aeabi_d2iz>
 80055a0:	4606      	mov	r6, r0
 80055a2:	f7fa ff97 	bl	80004d4 <__aeabi_i2d>
 80055a6:	4602      	mov	r2, r0
 80055a8:	460b      	mov	r3, r1
 80055aa:	4640      	mov	r0, r8
 80055ac:	4649      	mov	r1, r9
 80055ae:	f7fa fe43 	bl	8000238 <__aeabi_dsub>
 80055b2:	3630      	adds	r6, #48	; 0x30
 80055b4:	f805 6b01 	strb.w	r6, [r5], #1
 80055b8:	4652      	mov	r2, sl
 80055ba:	465b      	mov	r3, fp
 80055bc:	4680      	mov	r8, r0
 80055be:	4689      	mov	r9, r1
 80055c0:	f7fb fa64 	bl	8000a8c <__aeabi_dcmplt>
 80055c4:	2800      	cmp	r0, #0
 80055c6:	d163      	bne.n	8005690 <_dtoa_r+0x608>
 80055c8:	4642      	mov	r2, r8
 80055ca:	464b      	mov	r3, r9
 80055cc:	4936      	ldr	r1, [pc, #216]	; (80056a8 <_dtoa_r+0x620>)
 80055ce:	2000      	movs	r0, #0
 80055d0:	f7fa fe32 	bl	8000238 <__aeabi_dsub>
 80055d4:	4652      	mov	r2, sl
 80055d6:	465b      	mov	r3, fp
 80055d8:	f7fb fa58 	bl	8000a8c <__aeabi_dcmplt>
 80055dc:	2800      	cmp	r0, #0
 80055de:	f040 80b5 	bne.w	800574c <_dtoa_r+0x6c4>
 80055e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055e4:	429d      	cmp	r5, r3
 80055e6:	d081      	beq.n	80054ec <_dtoa_r+0x464>
 80055e8:	4b30      	ldr	r3, [pc, #192]	; (80056ac <_dtoa_r+0x624>)
 80055ea:	2200      	movs	r2, #0
 80055ec:	4650      	mov	r0, sl
 80055ee:	4659      	mov	r1, fp
 80055f0:	f7fa ffda 	bl	80005a8 <__aeabi_dmul>
 80055f4:	4b2d      	ldr	r3, [pc, #180]	; (80056ac <_dtoa_r+0x624>)
 80055f6:	4682      	mov	sl, r0
 80055f8:	468b      	mov	fp, r1
 80055fa:	4640      	mov	r0, r8
 80055fc:	4649      	mov	r1, r9
 80055fe:	2200      	movs	r2, #0
 8005600:	f7fa ffd2 	bl	80005a8 <__aeabi_dmul>
 8005604:	4680      	mov	r8, r0
 8005606:	4689      	mov	r9, r1
 8005608:	e7c6      	b.n	8005598 <_dtoa_r+0x510>
 800560a:	4650      	mov	r0, sl
 800560c:	4659      	mov	r1, fp
 800560e:	f7fa ffcb 	bl	80005a8 <__aeabi_dmul>
 8005612:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005614:	9d01      	ldr	r5, [sp, #4]
 8005616:	930f      	str	r3, [sp, #60]	; 0x3c
 8005618:	4682      	mov	sl, r0
 800561a:	468b      	mov	fp, r1
 800561c:	4649      	mov	r1, r9
 800561e:	4640      	mov	r0, r8
 8005620:	f7fb fa72 	bl	8000b08 <__aeabi_d2iz>
 8005624:	4606      	mov	r6, r0
 8005626:	f7fa ff55 	bl	80004d4 <__aeabi_i2d>
 800562a:	3630      	adds	r6, #48	; 0x30
 800562c:	4602      	mov	r2, r0
 800562e:	460b      	mov	r3, r1
 8005630:	4640      	mov	r0, r8
 8005632:	4649      	mov	r1, r9
 8005634:	f7fa fe00 	bl	8000238 <__aeabi_dsub>
 8005638:	f805 6b01 	strb.w	r6, [r5], #1
 800563c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800563e:	429d      	cmp	r5, r3
 8005640:	4680      	mov	r8, r0
 8005642:	4689      	mov	r9, r1
 8005644:	f04f 0200 	mov.w	r2, #0
 8005648:	d124      	bne.n	8005694 <_dtoa_r+0x60c>
 800564a:	4b1b      	ldr	r3, [pc, #108]	; (80056b8 <_dtoa_r+0x630>)
 800564c:	4650      	mov	r0, sl
 800564e:	4659      	mov	r1, fp
 8005650:	f7fa fdf4 	bl	800023c <__adddf3>
 8005654:	4602      	mov	r2, r0
 8005656:	460b      	mov	r3, r1
 8005658:	4640      	mov	r0, r8
 800565a:	4649      	mov	r1, r9
 800565c:	f7fb fa34 	bl	8000ac8 <__aeabi_dcmpgt>
 8005660:	2800      	cmp	r0, #0
 8005662:	d173      	bne.n	800574c <_dtoa_r+0x6c4>
 8005664:	4652      	mov	r2, sl
 8005666:	465b      	mov	r3, fp
 8005668:	4913      	ldr	r1, [pc, #76]	; (80056b8 <_dtoa_r+0x630>)
 800566a:	2000      	movs	r0, #0
 800566c:	f7fa fde4 	bl	8000238 <__aeabi_dsub>
 8005670:	4602      	mov	r2, r0
 8005672:	460b      	mov	r3, r1
 8005674:	4640      	mov	r0, r8
 8005676:	4649      	mov	r1, r9
 8005678:	f7fb fa08 	bl	8000a8c <__aeabi_dcmplt>
 800567c:	2800      	cmp	r0, #0
 800567e:	f43f af35 	beq.w	80054ec <_dtoa_r+0x464>
 8005682:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005684:	1e6b      	subs	r3, r5, #1
 8005686:	930f      	str	r3, [sp, #60]	; 0x3c
 8005688:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800568c:	2b30      	cmp	r3, #48	; 0x30
 800568e:	d0f8      	beq.n	8005682 <_dtoa_r+0x5fa>
 8005690:	9700      	str	r7, [sp, #0]
 8005692:	e049      	b.n	8005728 <_dtoa_r+0x6a0>
 8005694:	4b05      	ldr	r3, [pc, #20]	; (80056ac <_dtoa_r+0x624>)
 8005696:	f7fa ff87 	bl	80005a8 <__aeabi_dmul>
 800569a:	4680      	mov	r8, r0
 800569c:	4689      	mov	r9, r1
 800569e:	e7bd      	b.n	800561c <_dtoa_r+0x594>
 80056a0:	080073e8 	.word	0x080073e8
 80056a4:	080073c0 	.word	0x080073c0
 80056a8:	3ff00000 	.word	0x3ff00000
 80056ac:	40240000 	.word	0x40240000
 80056b0:	401c0000 	.word	0x401c0000
 80056b4:	40140000 	.word	0x40140000
 80056b8:	3fe00000 	.word	0x3fe00000
 80056bc:	9d01      	ldr	r5, [sp, #4]
 80056be:	4656      	mov	r6, sl
 80056c0:	465f      	mov	r7, fp
 80056c2:	4642      	mov	r2, r8
 80056c4:	464b      	mov	r3, r9
 80056c6:	4630      	mov	r0, r6
 80056c8:	4639      	mov	r1, r7
 80056ca:	f7fb f897 	bl	80007fc <__aeabi_ddiv>
 80056ce:	f7fb fa1b 	bl	8000b08 <__aeabi_d2iz>
 80056d2:	4682      	mov	sl, r0
 80056d4:	f7fa fefe 	bl	80004d4 <__aeabi_i2d>
 80056d8:	4642      	mov	r2, r8
 80056da:	464b      	mov	r3, r9
 80056dc:	f7fa ff64 	bl	80005a8 <__aeabi_dmul>
 80056e0:	4602      	mov	r2, r0
 80056e2:	460b      	mov	r3, r1
 80056e4:	4630      	mov	r0, r6
 80056e6:	4639      	mov	r1, r7
 80056e8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80056ec:	f7fa fda4 	bl	8000238 <__aeabi_dsub>
 80056f0:	f805 6b01 	strb.w	r6, [r5], #1
 80056f4:	9e01      	ldr	r6, [sp, #4]
 80056f6:	9f03      	ldr	r7, [sp, #12]
 80056f8:	1bae      	subs	r6, r5, r6
 80056fa:	42b7      	cmp	r7, r6
 80056fc:	4602      	mov	r2, r0
 80056fe:	460b      	mov	r3, r1
 8005700:	d135      	bne.n	800576e <_dtoa_r+0x6e6>
 8005702:	f7fa fd9b 	bl	800023c <__adddf3>
 8005706:	4642      	mov	r2, r8
 8005708:	464b      	mov	r3, r9
 800570a:	4606      	mov	r6, r0
 800570c:	460f      	mov	r7, r1
 800570e:	f7fb f9db 	bl	8000ac8 <__aeabi_dcmpgt>
 8005712:	b9d0      	cbnz	r0, 800574a <_dtoa_r+0x6c2>
 8005714:	4642      	mov	r2, r8
 8005716:	464b      	mov	r3, r9
 8005718:	4630      	mov	r0, r6
 800571a:	4639      	mov	r1, r7
 800571c:	f7fb f9ac 	bl	8000a78 <__aeabi_dcmpeq>
 8005720:	b110      	cbz	r0, 8005728 <_dtoa_r+0x6a0>
 8005722:	f01a 0f01 	tst.w	sl, #1
 8005726:	d110      	bne.n	800574a <_dtoa_r+0x6c2>
 8005728:	4620      	mov	r0, r4
 800572a:	ee18 1a10 	vmov	r1, s16
 800572e:	f000 fbed 	bl	8005f0c <_Bfree>
 8005732:	2300      	movs	r3, #0
 8005734:	9800      	ldr	r0, [sp, #0]
 8005736:	702b      	strb	r3, [r5, #0]
 8005738:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800573a:	3001      	adds	r0, #1
 800573c:	6018      	str	r0, [r3, #0]
 800573e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005740:	2b00      	cmp	r3, #0
 8005742:	f43f acf1 	beq.w	8005128 <_dtoa_r+0xa0>
 8005746:	601d      	str	r5, [r3, #0]
 8005748:	e4ee      	b.n	8005128 <_dtoa_r+0xa0>
 800574a:	9f00      	ldr	r7, [sp, #0]
 800574c:	462b      	mov	r3, r5
 800574e:	461d      	mov	r5, r3
 8005750:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005754:	2a39      	cmp	r2, #57	; 0x39
 8005756:	d106      	bne.n	8005766 <_dtoa_r+0x6de>
 8005758:	9a01      	ldr	r2, [sp, #4]
 800575a:	429a      	cmp	r2, r3
 800575c:	d1f7      	bne.n	800574e <_dtoa_r+0x6c6>
 800575e:	9901      	ldr	r1, [sp, #4]
 8005760:	2230      	movs	r2, #48	; 0x30
 8005762:	3701      	adds	r7, #1
 8005764:	700a      	strb	r2, [r1, #0]
 8005766:	781a      	ldrb	r2, [r3, #0]
 8005768:	3201      	adds	r2, #1
 800576a:	701a      	strb	r2, [r3, #0]
 800576c:	e790      	b.n	8005690 <_dtoa_r+0x608>
 800576e:	4ba6      	ldr	r3, [pc, #664]	; (8005a08 <_dtoa_r+0x980>)
 8005770:	2200      	movs	r2, #0
 8005772:	f7fa ff19 	bl	80005a8 <__aeabi_dmul>
 8005776:	2200      	movs	r2, #0
 8005778:	2300      	movs	r3, #0
 800577a:	4606      	mov	r6, r0
 800577c:	460f      	mov	r7, r1
 800577e:	f7fb f97b 	bl	8000a78 <__aeabi_dcmpeq>
 8005782:	2800      	cmp	r0, #0
 8005784:	d09d      	beq.n	80056c2 <_dtoa_r+0x63a>
 8005786:	e7cf      	b.n	8005728 <_dtoa_r+0x6a0>
 8005788:	9a08      	ldr	r2, [sp, #32]
 800578a:	2a00      	cmp	r2, #0
 800578c:	f000 80d7 	beq.w	800593e <_dtoa_r+0x8b6>
 8005790:	9a06      	ldr	r2, [sp, #24]
 8005792:	2a01      	cmp	r2, #1
 8005794:	f300 80ba 	bgt.w	800590c <_dtoa_r+0x884>
 8005798:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800579a:	2a00      	cmp	r2, #0
 800579c:	f000 80b2 	beq.w	8005904 <_dtoa_r+0x87c>
 80057a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80057a4:	9e07      	ldr	r6, [sp, #28]
 80057a6:	9d04      	ldr	r5, [sp, #16]
 80057a8:	9a04      	ldr	r2, [sp, #16]
 80057aa:	441a      	add	r2, r3
 80057ac:	9204      	str	r2, [sp, #16]
 80057ae:	9a05      	ldr	r2, [sp, #20]
 80057b0:	2101      	movs	r1, #1
 80057b2:	441a      	add	r2, r3
 80057b4:	4620      	mov	r0, r4
 80057b6:	9205      	str	r2, [sp, #20]
 80057b8:	f000 fc60 	bl	800607c <__i2b>
 80057bc:	4607      	mov	r7, r0
 80057be:	2d00      	cmp	r5, #0
 80057c0:	dd0c      	ble.n	80057dc <_dtoa_r+0x754>
 80057c2:	9b05      	ldr	r3, [sp, #20]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	dd09      	ble.n	80057dc <_dtoa_r+0x754>
 80057c8:	42ab      	cmp	r3, r5
 80057ca:	9a04      	ldr	r2, [sp, #16]
 80057cc:	bfa8      	it	ge
 80057ce:	462b      	movge	r3, r5
 80057d0:	1ad2      	subs	r2, r2, r3
 80057d2:	9204      	str	r2, [sp, #16]
 80057d4:	9a05      	ldr	r2, [sp, #20]
 80057d6:	1aed      	subs	r5, r5, r3
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	9305      	str	r3, [sp, #20]
 80057dc:	9b07      	ldr	r3, [sp, #28]
 80057de:	b31b      	cbz	r3, 8005828 <_dtoa_r+0x7a0>
 80057e0:	9b08      	ldr	r3, [sp, #32]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	f000 80af 	beq.w	8005946 <_dtoa_r+0x8be>
 80057e8:	2e00      	cmp	r6, #0
 80057ea:	dd13      	ble.n	8005814 <_dtoa_r+0x78c>
 80057ec:	4639      	mov	r1, r7
 80057ee:	4632      	mov	r2, r6
 80057f0:	4620      	mov	r0, r4
 80057f2:	f000 fd03 	bl	80061fc <__pow5mult>
 80057f6:	ee18 2a10 	vmov	r2, s16
 80057fa:	4601      	mov	r1, r0
 80057fc:	4607      	mov	r7, r0
 80057fe:	4620      	mov	r0, r4
 8005800:	f000 fc52 	bl	80060a8 <__multiply>
 8005804:	ee18 1a10 	vmov	r1, s16
 8005808:	4680      	mov	r8, r0
 800580a:	4620      	mov	r0, r4
 800580c:	f000 fb7e 	bl	8005f0c <_Bfree>
 8005810:	ee08 8a10 	vmov	s16, r8
 8005814:	9b07      	ldr	r3, [sp, #28]
 8005816:	1b9a      	subs	r2, r3, r6
 8005818:	d006      	beq.n	8005828 <_dtoa_r+0x7a0>
 800581a:	ee18 1a10 	vmov	r1, s16
 800581e:	4620      	mov	r0, r4
 8005820:	f000 fcec 	bl	80061fc <__pow5mult>
 8005824:	ee08 0a10 	vmov	s16, r0
 8005828:	2101      	movs	r1, #1
 800582a:	4620      	mov	r0, r4
 800582c:	f000 fc26 	bl	800607c <__i2b>
 8005830:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005832:	2b00      	cmp	r3, #0
 8005834:	4606      	mov	r6, r0
 8005836:	f340 8088 	ble.w	800594a <_dtoa_r+0x8c2>
 800583a:	461a      	mov	r2, r3
 800583c:	4601      	mov	r1, r0
 800583e:	4620      	mov	r0, r4
 8005840:	f000 fcdc 	bl	80061fc <__pow5mult>
 8005844:	9b06      	ldr	r3, [sp, #24]
 8005846:	2b01      	cmp	r3, #1
 8005848:	4606      	mov	r6, r0
 800584a:	f340 8081 	ble.w	8005950 <_dtoa_r+0x8c8>
 800584e:	f04f 0800 	mov.w	r8, #0
 8005852:	6933      	ldr	r3, [r6, #16]
 8005854:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005858:	6918      	ldr	r0, [r3, #16]
 800585a:	f000 fbbf 	bl	8005fdc <__hi0bits>
 800585e:	f1c0 0020 	rsb	r0, r0, #32
 8005862:	9b05      	ldr	r3, [sp, #20]
 8005864:	4418      	add	r0, r3
 8005866:	f010 001f 	ands.w	r0, r0, #31
 800586a:	f000 8092 	beq.w	8005992 <_dtoa_r+0x90a>
 800586e:	f1c0 0320 	rsb	r3, r0, #32
 8005872:	2b04      	cmp	r3, #4
 8005874:	f340 808a 	ble.w	800598c <_dtoa_r+0x904>
 8005878:	f1c0 001c 	rsb	r0, r0, #28
 800587c:	9b04      	ldr	r3, [sp, #16]
 800587e:	4403      	add	r3, r0
 8005880:	9304      	str	r3, [sp, #16]
 8005882:	9b05      	ldr	r3, [sp, #20]
 8005884:	4403      	add	r3, r0
 8005886:	4405      	add	r5, r0
 8005888:	9305      	str	r3, [sp, #20]
 800588a:	9b04      	ldr	r3, [sp, #16]
 800588c:	2b00      	cmp	r3, #0
 800588e:	dd07      	ble.n	80058a0 <_dtoa_r+0x818>
 8005890:	ee18 1a10 	vmov	r1, s16
 8005894:	461a      	mov	r2, r3
 8005896:	4620      	mov	r0, r4
 8005898:	f000 fd0a 	bl	80062b0 <__lshift>
 800589c:	ee08 0a10 	vmov	s16, r0
 80058a0:	9b05      	ldr	r3, [sp, #20]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	dd05      	ble.n	80058b2 <_dtoa_r+0x82a>
 80058a6:	4631      	mov	r1, r6
 80058a8:	461a      	mov	r2, r3
 80058aa:	4620      	mov	r0, r4
 80058ac:	f000 fd00 	bl	80062b0 <__lshift>
 80058b0:	4606      	mov	r6, r0
 80058b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d06e      	beq.n	8005996 <_dtoa_r+0x90e>
 80058b8:	ee18 0a10 	vmov	r0, s16
 80058bc:	4631      	mov	r1, r6
 80058be:	f000 fd67 	bl	8006390 <__mcmp>
 80058c2:	2800      	cmp	r0, #0
 80058c4:	da67      	bge.n	8005996 <_dtoa_r+0x90e>
 80058c6:	9b00      	ldr	r3, [sp, #0]
 80058c8:	3b01      	subs	r3, #1
 80058ca:	ee18 1a10 	vmov	r1, s16
 80058ce:	9300      	str	r3, [sp, #0]
 80058d0:	220a      	movs	r2, #10
 80058d2:	2300      	movs	r3, #0
 80058d4:	4620      	mov	r0, r4
 80058d6:	f000 fb3b 	bl	8005f50 <__multadd>
 80058da:	9b08      	ldr	r3, [sp, #32]
 80058dc:	ee08 0a10 	vmov	s16, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	f000 81b1 	beq.w	8005c48 <_dtoa_r+0xbc0>
 80058e6:	2300      	movs	r3, #0
 80058e8:	4639      	mov	r1, r7
 80058ea:	220a      	movs	r2, #10
 80058ec:	4620      	mov	r0, r4
 80058ee:	f000 fb2f 	bl	8005f50 <__multadd>
 80058f2:	9b02      	ldr	r3, [sp, #8]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	4607      	mov	r7, r0
 80058f8:	f300 808e 	bgt.w	8005a18 <_dtoa_r+0x990>
 80058fc:	9b06      	ldr	r3, [sp, #24]
 80058fe:	2b02      	cmp	r3, #2
 8005900:	dc51      	bgt.n	80059a6 <_dtoa_r+0x91e>
 8005902:	e089      	b.n	8005a18 <_dtoa_r+0x990>
 8005904:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005906:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800590a:	e74b      	b.n	80057a4 <_dtoa_r+0x71c>
 800590c:	9b03      	ldr	r3, [sp, #12]
 800590e:	1e5e      	subs	r6, r3, #1
 8005910:	9b07      	ldr	r3, [sp, #28]
 8005912:	42b3      	cmp	r3, r6
 8005914:	bfbf      	itttt	lt
 8005916:	9b07      	ldrlt	r3, [sp, #28]
 8005918:	9607      	strlt	r6, [sp, #28]
 800591a:	1af2      	sublt	r2, r6, r3
 800591c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800591e:	bfb6      	itet	lt
 8005920:	189b      	addlt	r3, r3, r2
 8005922:	1b9e      	subge	r6, r3, r6
 8005924:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005926:	9b03      	ldr	r3, [sp, #12]
 8005928:	bfb8      	it	lt
 800592a:	2600      	movlt	r6, #0
 800592c:	2b00      	cmp	r3, #0
 800592e:	bfb7      	itett	lt
 8005930:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005934:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005938:	1a9d      	sublt	r5, r3, r2
 800593a:	2300      	movlt	r3, #0
 800593c:	e734      	b.n	80057a8 <_dtoa_r+0x720>
 800593e:	9e07      	ldr	r6, [sp, #28]
 8005940:	9d04      	ldr	r5, [sp, #16]
 8005942:	9f08      	ldr	r7, [sp, #32]
 8005944:	e73b      	b.n	80057be <_dtoa_r+0x736>
 8005946:	9a07      	ldr	r2, [sp, #28]
 8005948:	e767      	b.n	800581a <_dtoa_r+0x792>
 800594a:	9b06      	ldr	r3, [sp, #24]
 800594c:	2b01      	cmp	r3, #1
 800594e:	dc18      	bgt.n	8005982 <_dtoa_r+0x8fa>
 8005950:	f1ba 0f00 	cmp.w	sl, #0
 8005954:	d115      	bne.n	8005982 <_dtoa_r+0x8fa>
 8005956:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800595a:	b993      	cbnz	r3, 8005982 <_dtoa_r+0x8fa>
 800595c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005960:	0d1b      	lsrs	r3, r3, #20
 8005962:	051b      	lsls	r3, r3, #20
 8005964:	b183      	cbz	r3, 8005988 <_dtoa_r+0x900>
 8005966:	9b04      	ldr	r3, [sp, #16]
 8005968:	3301      	adds	r3, #1
 800596a:	9304      	str	r3, [sp, #16]
 800596c:	9b05      	ldr	r3, [sp, #20]
 800596e:	3301      	adds	r3, #1
 8005970:	9305      	str	r3, [sp, #20]
 8005972:	f04f 0801 	mov.w	r8, #1
 8005976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005978:	2b00      	cmp	r3, #0
 800597a:	f47f af6a 	bne.w	8005852 <_dtoa_r+0x7ca>
 800597e:	2001      	movs	r0, #1
 8005980:	e76f      	b.n	8005862 <_dtoa_r+0x7da>
 8005982:	f04f 0800 	mov.w	r8, #0
 8005986:	e7f6      	b.n	8005976 <_dtoa_r+0x8ee>
 8005988:	4698      	mov	r8, r3
 800598a:	e7f4      	b.n	8005976 <_dtoa_r+0x8ee>
 800598c:	f43f af7d 	beq.w	800588a <_dtoa_r+0x802>
 8005990:	4618      	mov	r0, r3
 8005992:	301c      	adds	r0, #28
 8005994:	e772      	b.n	800587c <_dtoa_r+0x7f4>
 8005996:	9b03      	ldr	r3, [sp, #12]
 8005998:	2b00      	cmp	r3, #0
 800599a:	dc37      	bgt.n	8005a0c <_dtoa_r+0x984>
 800599c:	9b06      	ldr	r3, [sp, #24]
 800599e:	2b02      	cmp	r3, #2
 80059a0:	dd34      	ble.n	8005a0c <_dtoa_r+0x984>
 80059a2:	9b03      	ldr	r3, [sp, #12]
 80059a4:	9302      	str	r3, [sp, #8]
 80059a6:	9b02      	ldr	r3, [sp, #8]
 80059a8:	b96b      	cbnz	r3, 80059c6 <_dtoa_r+0x93e>
 80059aa:	4631      	mov	r1, r6
 80059ac:	2205      	movs	r2, #5
 80059ae:	4620      	mov	r0, r4
 80059b0:	f000 face 	bl	8005f50 <__multadd>
 80059b4:	4601      	mov	r1, r0
 80059b6:	4606      	mov	r6, r0
 80059b8:	ee18 0a10 	vmov	r0, s16
 80059bc:	f000 fce8 	bl	8006390 <__mcmp>
 80059c0:	2800      	cmp	r0, #0
 80059c2:	f73f adbb 	bgt.w	800553c <_dtoa_r+0x4b4>
 80059c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059c8:	9d01      	ldr	r5, [sp, #4]
 80059ca:	43db      	mvns	r3, r3
 80059cc:	9300      	str	r3, [sp, #0]
 80059ce:	f04f 0800 	mov.w	r8, #0
 80059d2:	4631      	mov	r1, r6
 80059d4:	4620      	mov	r0, r4
 80059d6:	f000 fa99 	bl	8005f0c <_Bfree>
 80059da:	2f00      	cmp	r7, #0
 80059dc:	f43f aea4 	beq.w	8005728 <_dtoa_r+0x6a0>
 80059e0:	f1b8 0f00 	cmp.w	r8, #0
 80059e4:	d005      	beq.n	80059f2 <_dtoa_r+0x96a>
 80059e6:	45b8      	cmp	r8, r7
 80059e8:	d003      	beq.n	80059f2 <_dtoa_r+0x96a>
 80059ea:	4641      	mov	r1, r8
 80059ec:	4620      	mov	r0, r4
 80059ee:	f000 fa8d 	bl	8005f0c <_Bfree>
 80059f2:	4639      	mov	r1, r7
 80059f4:	4620      	mov	r0, r4
 80059f6:	f000 fa89 	bl	8005f0c <_Bfree>
 80059fa:	e695      	b.n	8005728 <_dtoa_r+0x6a0>
 80059fc:	2600      	movs	r6, #0
 80059fe:	4637      	mov	r7, r6
 8005a00:	e7e1      	b.n	80059c6 <_dtoa_r+0x93e>
 8005a02:	9700      	str	r7, [sp, #0]
 8005a04:	4637      	mov	r7, r6
 8005a06:	e599      	b.n	800553c <_dtoa_r+0x4b4>
 8005a08:	40240000 	.word	0x40240000
 8005a0c:	9b08      	ldr	r3, [sp, #32]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f000 80ca 	beq.w	8005ba8 <_dtoa_r+0xb20>
 8005a14:	9b03      	ldr	r3, [sp, #12]
 8005a16:	9302      	str	r3, [sp, #8]
 8005a18:	2d00      	cmp	r5, #0
 8005a1a:	dd05      	ble.n	8005a28 <_dtoa_r+0x9a0>
 8005a1c:	4639      	mov	r1, r7
 8005a1e:	462a      	mov	r2, r5
 8005a20:	4620      	mov	r0, r4
 8005a22:	f000 fc45 	bl	80062b0 <__lshift>
 8005a26:	4607      	mov	r7, r0
 8005a28:	f1b8 0f00 	cmp.w	r8, #0
 8005a2c:	d05b      	beq.n	8005ae6 <_dtoa_r+0xa5e>
 8005a2e:	6879      	ldr	r1, [r7, #4]
 8005a30:	4620      	mov	r0, r4
 8005a32:	f000 fa2b 	bl	8005e8c <_Balloc>
 8005a36:	4605      	mov	r5, r0
 8005a38:	b928      	cbnz	r0, 8005a46 <_dtoa_r+0x9be>
 8005a3a:	4b87      	ldr	r3, [pc, #540]	; (8005c58 <_dtoa_r+0xbd0>)
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005a42:	f7ff bb3b 	b.w	80050bc <_dtoa_r+0x34>
 8005a46:	693a      	ldr	r2, [r7, #16]
 8005a48:	3202      	adds	r2, #2
 8005a4a:	0092      	lsls	r2, r2, #2
 8005a4c:	f107 010c 	add.w	r1, r7, #12
 8005a50:	300c      	adds	r0, #12
 8005a52:	f000 fa0d 	bl	8005e70 <memcpy>
 8005a56:	2201      	movs	r2, #1
 8005a58:	4629      	mov	r1, r5
 8005a5a:	4620      	mov	r0, r4
 8005a5c:	f000 fc28 	bl	80062b0 <__lshift>
 8005a60:	9b01      	ldr	r3, [sp, #4]
 8005a62:	f103 0901 	add.w	r9, r3, #1
 8005a66:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8005a6a:	4413      	add	r3, r2
 8005a6c:	9305      	str	r3, [sp, #20]
 8005a6e:	f00a 0301 	and.w	r3, sl, #1
 8005a72:	46b8      	mov	r8, r7
 8005a74:	9304      	str	r3, [sp, #16]
 8005a76:	4607      	mov	r7, r0
 8005a78:	4631      	mov	r1, r6
 8005a7a:	ee18 0a10 	vmov	r0, s16
 8005a7e:	f7ff fa77 	bl	8004f70 <quorem>
 8005a82:	4641      	mov	r1, r8
 8005a84:	9002      	str	r0, [sp, #8]
 8005a86:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005a8a:	ee18 0a10 	vmov	r0, s16
 8005a8e:	f000 fc7f 	bl	8006390 <__mcmp>
 8005a92:	463a      	mov	r2, r7
 8005a94:	9003      	str	r0, [sp, #12]
 8005a96:	4631      	mov	r1, r6
 8005a98:	4620      	mov	r0, r4
 8005a9a:	f000 fc95 	bl	80063c8 <__mdiff>
 8005a9e:	68c2      	ldr	r2, [r0, #12]
 8005aa0:	f109 3bff 	add.w	fp, r9, #4294967295
 8005aa4:	4605      	mov	r5, r0
 8005aa6:	bb02      	cbnz	r2, 8005aea <_dtoa_r+0xa62>
 8005aa8:	4601      	mov	r1, r0
 8005aaa:	ee18 0a10 	vmov	r0, s16
 8005aae:	f000 fc6f 	bl	8006390 <__mcmp>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	4629      	mov	r1, r5
 8005ab6:	4620      	mov	r0, r4
 8005ab8:	9207      	str	r2, [sp, #28]
 8005aba:	f000 fa27 	bl	8005f0c <_Bfree>
 8005abe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8005ac2:	ea43 0102 	orr.w	r1, r3, r2
 8005ac6:	9b04      	ldr	r3, [sp, #16]
 8005ac8:	430b      	orrs	r3, r1
 8005aca:	464d      	mov	r5, r9
 8005acc:	d10f      	bne.n	8005aee <_dtoa_r+0xa66>
 8005ace:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005ad2:	d02a      	beq.n	8005b2a <_dtoa_r+0xaa2>
 8005ad4:	9b03      	ldr	r3, [sp, #12]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	dd02      	ble.n	8005ae0 <_dtoa_r+0xa58>
 8005ada:	9b02      	ldr	r3, [sp, #8]
 8005adc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005ae0:	f88b a000 	strb.w	sl, [fp]
 8005ae4:	e775      	b.n	80059d2 <_dtoa_r+0x94a>
 8005ae6:	4638      	mov	r0, r7
 8005ae8:	e7ba      	b.n	8005a60 <_dtoa_r+0x9d8>
 8005aea:	2201      	movs	r2, #1
 8005aec:	e7e2      	b.n	8005ab4 <_dtoa_r+0xa2c>
 8005aee:	9b03      	ldr	r3, [sp, #12]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	db04      	blt.n	8005afe <_dtoa_r+0xa76>
 8005af4:	9906      	ldr	r1, [sp, #24]
 8005af6:	430b      	orrs	r3, r1
 8005af8:	9904      	ldr	r1, [sp, #16]
 8005afa:	430b      	orrs	r3, r1
 8005afc:	d122      	bne.n	8005b44 <_dtoa_r+0xabc>
 8005afe:	2a00      	cmp	r2, #0
 8005b00:	ddee      	ble.n	8005ae0 <_dtoa_r+0xa58>
 8005b02:	ee18 1a10 	vmov	r1, s16
 8005b06:	2201      	movs	r2, #1
 8005b08:	4620      	mov	r0, r4
 8005b0a:	f000 fbd1 	bl	80062b0 <__lshift>
 8005b0e:	4631      	mov	r1, r6
 8005b10:	ee08 0a10 	vmov	s16, r0
 8005b14:	f000 fc3c 	bl	8006390 <__mcmp>
 8005b18:	2800      	cmp	r0, #0
 8005b1a:	dc03      	bgt.n	8005b24 <_dtoa_r+0xa9c>
 8005b1c:	d1e0      	bne.n	8005ae0 <_dtoa_r+0xa58>
 8005b1e:	f01a 0f01 	tst.w	sl, #1
 8005b22:	d0dd      	beq.n	8005ae0 <_dtoa_r+0xa58>
 8005b24:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005b28:	d1d7      	bne.n	8005ada <_dtoa_r+0xa52>
 8005b2a:	2339      	movs	r3, #57	; 0x39
 8005b2c:	f88b 3000 	strb.w	r3, [fp]
 8005b30:	462b      	mov	r3, r5
 8005b32:	461d      	mov	r5, r3
 8005b34:	3b01      	subs	r3, #1
 8005b36:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005b3a:	2a39      	cmp	r2, #57	; 0x39
 8005b3c:	d071      	beq.n	8005c22 <_dtoa_r+0xb9a>
 8005b3e:	3201      	adds	r2, #1
 8005b40:	701a      	strb	r2, [r3, #0]
 8005b42:	e746      	b.n	80059d2 <_dtoa_r+0x94a>
 8005b44:	2a00      	cmp	r2, #0
 8005b46:	dd07      	ble.n	8005b58 <_dtoa_r+0xad0>
 8005b48:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005b4c:	d0ed      	beq.n	8005b2a <_dtoa_r+0xaa2>
 8005b4e:	f10a 0301 	add.w	r3, sl, #1
 8005b52:	f88b 3000 	strb.w	r3, [fp]
 8005b56:	e73c      	b.n	80059d2 <_dtoa_r+0x94a>
 8005b58:	9b05      	ldr	r3, [sp, #20]
 8005b5a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8005b5e:	4599      	cmp	r9, r3
 8005b60:	d047      	beq.n	8005bf2 <_dtoa_r+0xb6a>
 8005b62:	ee18 1a10 	vmov	r1, s16
 8005b66:	2300      	movs	r3, #0
 8005b68:	220a      	movs	r2, #10
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	f000 f9f0 	bl	8005f50 <__multadd>
 8005b70:	45b8      	cmp	r8, r7
 8005b72:	ee08 0a10 	vmov	s16, r0
 8005b76:	f04f 0300 	mov.w	r3, #0
 8005b7a:	f04f 020a 	mov.w	r2, #10
 8005b7e:	4641      	mov	r1, r8
 8005b80:	4620      	mov	r0, r4
 8005b82:	d106      	bne.n	8005b92 <_dtoa_r+0xb0a>
 8005b84:	f000 f9e4 	bl	8005f50 <__multadd>
 8005b88:	4680      	mov	r8, r0
 8005b8a:	4607      	mov	r7, r0
 8005b8c:	f109 0901 	add.w	r9, r9, #1
 8005b90:	e772      	b.n	8005a78 <_dtoa_r+0x9f0>
 8005b92:	f000 f9dd 	bl	8005f50 <__multadd>
 8005b96:	4639      	mov	r1, r7
 8005b98:	4680      	mov	r8, r0
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	220a      	movs	r2, #10
 8005b9e:	4620      	mov	r0, r4
 8005ba0:	f000 f9d6 	bl	8005f50 <__multadd>
 8005ba4:	4607      	mov	r7, r0
 8005ba6:	e7f1      	b.n	8005b8c <_dtoa_r+0xb04>
 8005ba8:	9b03      	ldr	r3, [sp, #12]
 8005baa:	9302      	str	r3, [sp, #8]
 8005bac:	9d01      	ldr	r5, [sp, #4]
 8005bae:	ee18 0a10 	vmov	r0, s16
 8005bb2:	4631      	mov	r1, r6
 8005bb4:	f7ff f9dc 	bl	8004f70 <quorem>
 8005bb8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005bbc:	9b01      	ldr	r3, [sp, #4]
 8005bbe:	f805 ab01 	strb.w	sl, [r5], #1
 8005bc2:	1aea      	subs	r2, r5, r3
 8005bc4:	9b02      	ldr	r3, [sp, #8]
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	dd09      	ble.n	8005bde <_dtoa_r+0xb56>
 8005bca:	ee18 1a10 	vmov	r1, s16
 8005bce:	2300      	movs	r3, #0
 8005bd0:	220a      	movs	r2, #10
 8005bd2:	4620      	mov	r0, r4
 8005bd4:	f000 f9bc 	bl	8005f50 <__multadd>
 8005bd8:	ee08 0a10 	vmov	s16, r0
 8005bdc:	e7e7      	b.n	8005bae <_dtoa_r+0xb26>
 8005bde:	9b02      	ldr	r3, [sp, #8]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	bfc8      	it	gt
 8005be4:	461d      	movgt	r5, r3
 8005be6:	9b01      	ldr	r3, [sp, #4]
 8005be8:	bfd8      	it	le
 8005bea:	2501      	movle	r5, #1
 8005bec:	441d      	add	r5, r3
 8005bee:	f04f 0800 	mov.w	r8, #0
 8005bf2:	ee18 1a10 	vmov	r1, s16
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	4620      	mov	r0, r4
 8005bfa:	f000 fb59 	bl	80062b0 <__lshift>
 8005bfe:	4631      	mov	r1, r6
 8005c00:	ee08 0a10 	vmov	s16, r0
 8005c04:	f000 fbc4 	bl	8006390 <__mcmp>
 8005c08:	2800      	cmp	r0, #0
 8005c0a:	dc91      	bgt.n	8005b30 <_dtoa_r+0xaa8>
 8005c0c:	d102      	bne.n	8005c14 <_dtoa_r+0xb8c>
 8005c0e:	f01a 0f01 	tst.w	sl, #1
 8005c12:	d18d      	bne.n	8005b30 <_dtoa_r+0xaa8>
 8005c14:	462b      	mov	r3, r5
 8005c16:	461d      	mov	r5, r3
 8005c18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c1c:	2a30      	cmp	r2, #48	; 0x30
 8005c1e:	d0fa      	beq.n	8005c16 <_dtoa_r+0xb8e>
 8005c20:	e6d7      	b.n	80059d2 <_dtoa_r+0x94a>
 8005c22:	9a01      	ldr	r2, [sp, #4]
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d184      	bne.n	8005b32 <_dtoa_r+0xaaa>
 8005c28:	9b00      	ldr	r3, [sp, #0]
 8005c2a:	3301      	adds	r3, #1
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	2331      	movs	r3, #49	; 0x31
 8005c30:	7013      	strb	r3, [r2, #0]
 8005c32:	e6ce      	b.n	80059d2 <_dtoa_r+0x94a>
 8005c34:	4b09      	ldr	r3, [pc, #36]	; (8005c5c <_dtoa_r+0xbd4>)
 8005c36:	f7ff ba95 	b.w	8005164 <_dtoa_r+0xdc>
 8005c3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	f47f aa6e 	bne.w	800511e <_dtoa_r+0x96>
 8005c42:	4b07      	ldr	r3, [pc, #28]	; (8005c60 <_dtoa_r+0xbd8>)
 8005c44:	f7ff ba8e 	b.w	8005164 <_dtoa_r+0xdc>
 8005c48:	9b02      	ldr	r3, [sp, #8]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	dcae      	bgt.n	8005bac <_dtoa_r+0xb24>
 8005c4e:	9b06      	ldr	r3, [sp, #24]
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	f73f aea8 	bgt.w	80059a6 <_dtoa_r+0x91e>
 8005c56:	e7a9      	b.n	8005bac <_dtoa_r+0xb24>
 8005c58:	080072ef 	.word	0x080072ef
 8005c5c:	0800724c 	.word	0x0800724c
 8005c60:	08007270 	.word	0x08007270

08005c64 <std>:
 8005c64:	2300      	movs	r3, #0
 8005c66:	b510      	push	{r4, lr}
 8005c68:	4604      	mov	r4, r0
 8005c6a:	e9c0 3300 	strd	r3, r3, [r0]
 8005c6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c72:	6083      	str	r3, [r0, #8]
 8005c74:	8181      	strh	r1, [r0, #12]
 8005c76:	6643      	str	r3, [r0, #100]	; 0x64
 8005c78:	81c2      	strh	r2, [r0, #14]
 8005c7a:	6183      	str	r3, [r0, #24]
 8005c7c:	4619      	mov	r1, r3
 8005c7e:	2208      	movs	r2, #8
 8005c80:	305c      	adds	r0, #92	; 0x5c
 8005c82:	f7fe fceb 	bl	800465c <memset>
 8005c86:	4b05      	ldr	r3, [pc, #20]	; (8005c9c <std+0x38>)
 8005c88:	6263      	str	r3, [r4, #36]	; 0x24
 8005c8a:	4b05      	ldr	r3, [pc, #20]	; (8005ca0 <std+0x3c>)
 8005c8c:	62a3      	str	r3, [r4, #40]	; 0x28
 8005c8e:	4b05      	ldr	r3, [pc, #20]	; (8005ca4 <std+0x40>)
 8005c90:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005c92:	4b05      	ldr	r3, [pc, #20]	; (8005ca8 <std+0x44>)
 8005c94:	6224      	str	r4, [r4, #32]
 8005c96:	6323      	str	r3, [r4, #48]	; 0x30
 8005c98:	bd10      	pop	{r4, pc}
 8005c9a:	bf00      	nop
 8005c9c:	08006a55 	.word	0x08006a55
 8005ca0:	08006a77 	.word	0x08006a77
 8005ca4:	08006aaf 	.word	0x08006aaf
 8005ca8:	08006ad3 	.word	0x08006ad3

08005cac <_cleanup_r>:
 8005cac:	4901      	ldr	r1, [pc, #4]	; (8005cb4 <_cleanup_r+0x8>)
 8005cae:	f000 b8af 	b.w	8005e10 <_fwalk_reent>
 8005cb2:	bf00      	nop
 8005cb4:	08006de9 	.word	0x08006de9

08005cb8 <__sfmoreglue>:
 8005cb8:	b570      	push	{r4, r5, r6, lr}
 8005cba:	2268      	movs	r2, #104	; 0x68
 8005cbc:	1e4d      	subs	r5, r1, #1
 8005cbe:	4355      	muls	r5, r2
 8005cc0:	460e      	mov	r6, r1
 8005cc2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005cc6:	f000 fce7 	bl	8006698 <_malloc_r>
 8005cca:	4604      	mov	r4, r0
 8005ccc:	b140      	cbz	r0, 8005ce0 <__sfmoreglue+0x28>
 8005cce:	2100      	movs	r1, #0
 8005cd0:	e9c0 1600 	strd	r1, r6, [r0]
 8005cd4:	300c      	adds	r0, #12
 8005cd6:	60a0      	str	r0, [r4, #8]
 8005cd8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005cdc:	f7fe fcbe 	bl	800465c <memset>
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	bd70      	pop	{r4, r5, r6, pc}

08005ce4 <__sfp_lock_acquire>:
 8005ce4:	4801      	ldr	r0, [pc, #4]	; (8005cec <__sfp_lock_acquire+0x8>)
 8005ce6:	f000 b8b8 	b.w	8005e5a <__retarget_lock_acquire_recursive>
 8005cea:	bf00      	nop
 8005cec:	200002f5 	.word	0x200002f5

08005cf0 <__sfp_lock_release>:
 8005cf0:	4801      	ldr	r0, [pc, #4]	; (8005cf8 <__sfp_lock_release+0x8>)
 8005cf2:	f000 b8b3 	b.w	8005e5c <__retarget_lock_release_recursive>
 8005cf6:	bf00      	nop
 8005cf8:	200002f5 	.word	0x200002f5

08005cfc <__sinit_lock_acquire>:
 8005cfc:	4801      	ldr	r0, [pc, #4]	; (8005d04 <__sinit_lock_acquire+0x8>)
 8005cfe:	f000 b8ac 	b.w	8005e5a <__retarget_lock_acquire_recursive>
 8005d02:	bf00      	nop
 8005d04:	200002f6 	.word	0x200002f6

08005d08 <__sinit_lock_release>:
 8005d08:	4801      	ldr	r0, [pc, #4]	; (8005d10 <__sinit_lock_release+0x8>)
 8005d0a:	f000 b8a7 	b.w	8005e5c <__retarget_lock_release_recursive>
 8005d0e:	bf00      	nop
 8005d10:	200002f6 	.word	0x200002f6

08005d14 <__sinit>:
 8005d14:	b510      	push	{r4, lr}
 8005d16:	4604      	mov	r4, r0
 8005d18:	f7ff fff0 	bl	8005cfc <__sinit_lock_acquire>
 8005d1c:	69a3      	ldr	r3, [r4, #24]
 8005d1e:	b11b      	cbz	r3, 8005d28 <__sinit+0x14>
 8005d20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d24:	f7ff bff0 	b.w	8005d08 <__sinit_lock_release>
 8005d28:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005d2c:	6523      	str	r3, [r4, #80]	; 0x50
 8005d2e:	4b13      	ldr	r3, [pc, #76]	; (8005d7c <__sinit+0x68>)
 8005d30:	4a13      	ldr	r2, [pc, #76]	; (8005d80 <__sinit+0x6c>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	62a2      	str	r2, [r4, #40]	; 0x28
 8005d36:	42a3      	cmp	r3, r4
 8005d38:	bf04      	itt	eq
 8005d3a:	2301      	moveq	r3, #1
 8005d3c:	61a3      	streq	r3, [r4, #24]
 8005d3e:	4620      	mov	r0, r4
 8005d40:	f000 f820 	bl	8005d84 <__sfp>
 8005d44:	6060      	str	r0, [r4, #4]
 8005d46:	4620      	mov	r0, r4
 8005d48:	f000 f81c 	bl	8005d84 <__sfp>
 8005d4c:	60a0      	str	r0, [r4, #8]
 8005d4e:	4620      	mov	r0, r4
 8005d50:	f000 f818 	bl	8005d84 <__sfp>
 8005d54:	2200      	movs	r2, #0
 8005d56:	60e0      	str	r0, [r4, #12]
 8005d58:	2104      	movs	r1, #4
 8005d5a:	6860      	ldr	r0, [r4, #4]
 8005d5c:	f7ff ff82 	bl	8005c64 <std>
 8005d60:	68a0      	ldr	r0, [r4, #8]
 8005d62:	2201      	movs	r2, #1
 8005d64:	2109      	movs	r1, #9
 8005d66:	f7ff ff7d 	bl	8005c64 <std>
 8005d6a:	68e0      	ldr	r0, [r4, #12]
 8005d6c:	2202      	movs	r2, #2
 8005d6e:	2112      	movs	r1, #18
 8005d70:	f7ff ff78 	bl	8005c64 <std>
 8005d74:	2301      	movs	r3, #1
 8005d76:	61a3      	str	r3, [r4, #24]
 8005d78:	e7d2      	b.n	8005d20 <__sinit+0xc>
 8005d7a:	bf00      	nop
 8005d7c:	08007238 	.word	0x08007238
 8005d80:	08005cad 	.word	0x08005cad

08005d84 <__sfp>:
 8005d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d86:	4607      	mov	r7, r0
 8005d88:	f7ff ffac 	bl	8005ce4 <__sfp_lock_acquire>
 8005d8c:	4b1e      	ldr	r3, [pc, #120]	; (8005e08 <__sfp+0x84>)
 8005d8e:	681e      	ldr	r6, [r3, #0]
 8005d90:	69b3      	ldr	r3, [r6, #24]
 8005d92:	b913      	cbnz	r3, 8005d9a <__sfp+0x16>
 8005d94:	4630      	mov	r0, r6
 8005d96:	f7ff ffbd 	bl	8005d14 <__sinit>
 8005d9a:	3648      	adds	r6, #72	; 0x48
 8005d9c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005da0:	3b01      	subs	r3, #1
 8005da2:	d503      	bpl.n	8005dac <__sfp+0x28>
 8005da4:	6833      	ldr	r3, [r6, #0]
 8005da6:	b30b      	cbz	r3, 8005dec <__sfp+0x68>
 8005da8:	6836      	ldr	r6, [r6, #0]
 8005daa:	e7f7      	b.n	8005d9c <__sfp+0x18>
 8005dac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005db0:	b9d5      	cbnz	r5, 8005de8 <__sfp+0x64>
 8005db2:	4b16      	ldr	r3, [pc, #88]	; (8005e0c <__sfp+0x88>)
 8005db4:	60e3      	str	r3, [r4, #12]
 8005db6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005dba:	6665      	str	r5, [r4, #100]	; 0x64
 8005dbc:	f000 f84c 	bl	8005e58 <__retarget_lock_init_recursive>
 8005dc0:	f7ff ff96 	bl	8005cf0 <__sfp_lock_release>
 8005dc4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005dc8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005dcc:	6025      	str	r5, [r4, #0]
 8005dce:	61a5      	str	r5, [r4, #24]
 8005dd0:	2208      	movs	r2, #8
 8005dd2:	4629      	mov	r1, r5
 8005dd4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005dd8:	f7fe fc40 	bl	800465c <memset>
 8005ddc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005de0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005de4:	4620      	mov	r0, r4
 8005de6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005de8:	3468      	adds	r4, #104	; 0x68
 8005dea:	e7d9      	b.n	8005da0 <__sfp+0x1c>
 8005dec:	2104      	movs	r1, #4
 8005dee:	4638      	mov	r0, r7
 8005df0:	f7ff ff62 	bl	8005cb8 <__sfmoreglue>
 8005df4:	4604      	mov	r4, r0
 8005df6:	6030      	str	r0, [r6, #0]
 8005df8:	2800      	cmp	r0, #0
 8005dfa:	d1d5      	bne.n	8005da8 <__sfp+0x24>
 8005dfc:	f7ff ff78 	bl	8005cf0 <__sfp_lock_release>
 8005e00:	230c      	movs	r3, #12
 8005e02:	603b      	str	r3, [r7, #0]
 8005e04:	e7ee      	b.n	8005de4 <__sfp+0x60>
 8005e06:	bf00      	nop
 8005e08:	08007238 	.word	0x08007238
 8005e0c:	ffff0001 	.word	0xffff0001

08005e10 <_fwalk_reent>:
 8005e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e14:	4606      	mov	r6, r0
 8005e16:	4688      	mov	r8, r1
 8005e18:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005e1c:	2700      	movs	r7, #0
 8005e1e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e22:	f1b9 0901 	subs.w	r9, r9, #1
 8005e26:	d505      	bpl.n	8005e34 <_fwalk_reent+0x24>
 8005e28:	6824      	ldr	r4, [r4, #0]
 8005e2a:	2c00      	cmp	r4, #0
 8005e2c:	d1f7      	bne.n	8005e1e <_fwalk_reent+0xe>
 8005e2e:	4638      	mov	r0, r7
 8005e30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e34:	89ab      	ldrh	r3, [r5, #12]
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d907      	bls.n	8005e4a <_fwalk_reent+0x3a>
 8005e3a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e3e:	3301      	adds	r3, #1
 8005e40:	d003      	beq.n	8005e4a <_fwalk_reent+0x3a>
 8005e42:	4629      	mov	r1, r5
 8005e44:	4630      	mov	r0, r6
 8005e46:	47c0      	blx	r8
 8005e48:	4307      	orrs	r7, r0
 8005e4a:	3568      	adds	r5, #104	; 0x68
 8005e4c:	e7e9      	b.n	8005e22 <_fwalk_reent+0x12>
	...

08005e50 <_localeconv_r>:
 8005e50:	4800      	ldr	r0, [pc, #0]	; (8005e54 <_localeconv_r+0x4>)
 8005e52:	4770      	bx	lr
 8005e54:	20000164 	.word	0x20000164

08005e58 <__retarget_lock_init_recursive>:
 8005e58:	4770      	bx	lr

08005e5a <__retarget_lock_acquire_recursive>:
 8005e5a:	4770      	bx	lr

08005e5c <__retarget_lock_release_recursive>:
 8005e5c:	4770      	bx	lr
	...

08005e60 <malloc>:
 8005e60:	4b02      	ldr	r3, [pc, #8]	; (8005e6c <malloc+0xc>)
 8005e62:	4601      	mov	r1, r0
 8005e64:	6818      	ldr	r0, [r3, #0]
 8005e66:	f000 bc17 	b.w	8006698 <_malloc_r>
 8005e6a:	bf00      	nop
 8005e6c:	20000010 	.word	0x20000010

08005e70 <memcpy>:
 8005e70:	440a      	add	r2, r1
 8005e72:	4291      	cmp	r1, r2
 8005e74:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e78:	d100      	bne.n	8005e7c <memcpy+0xc>
 8005e7a:	4770      	bx	lr
 8005e7c:	b510      	push	{r4, lr}
 8005e7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e86:	4291      	cmp	r1, r2
 8005e88:	d1f9      	bne.n	8005e7e <memcpy+0xe>
 8005e8a:	bd10      	pop	{r4, pc}

08005e8c <_Balloc>:
 8005e8c:	b570      	push	{r4, r5, r6, lr}
 8005e8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005e90:	4604      	mov	r4, r0
 8005e92:	460d      	mov	r5, r1
 8005e94:	b976      	cbnz	r6, 8005eb4 <_Balloc+0x28>
 8005e96:	2010      	movs	r0, #16
 8005e98:	f7ff ffe2 	bl	8005e60 <malloc>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	6260      	str	r0, [r4, #36]	; 0x24
 8005ea0:	b920      	cbnz	r0, 8005eac <_Balloc+0x20>
 8005ea2:	4b18      	ldr	r3, [pc, #96]	; (8005f04 <_Balloc+0x78>)
 8005ea4:	4818      	ldr	r0, [pc, #96]	; (8005f08 <_Balloc+0x7c>)
 8005ea6:	2166      	movs	r1, #102	; 0x66
 8005ea8:	f000 feea 	bl	8006c80 <__assert_func>
 8005eac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005eb0:	6006      	str	r6, [r0, #0]
 8005eb2:	60c6      	str	r6, [r0, #12]
 8005eb4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005eb6:	68f3      	ldr	r3, [r6, #12]
 8005eb8:	b183      	cbz	r3, 8005edc <_Balloc+0x50>
 8005eba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005ec2:	b9b8      	cbnz	r0, 8005ef4 <_Balloc+0x68>
 8005ec4:	2101      	movs	r1, #1
 8005ec6:	fa01 f605 	lsl.w	r6, r1, r5
 8005eca:	1d72      	adds	r2, r6, #5
 8005ecc:	0092      	lsls	r2, r2, #2
 8005ece:	4620      	mov	r0, r4
 8005ed0:	f000 fb60 	bl	8006594 <_calloc_r>
 8005ed4:	b160      	cbz	r0, 8005ef0 <_Balloc+0x64>
 8005ed6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005eda:	e00e      	b.n	8005efa <_Balloc+0x6e>
 8005edc:	2221      	movs	r2, #33	; 0x21
 8005ede:	2104      	movs	r1, #4
 8005ee0:	4620      	mov	r0, r4
 8005ee2:	f000 fb57 	bl	8006594 <_calloc_r>
 8005ee6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ee8:	60f0      	str	r0, [r6, #12]
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d1e4      	bne.n	8005eba <_Balloc+0x2e>
 8005ef0:	2000      	movs	r0, #0
 8005ef2:	bd70      	pop	{r4, r5, r6, pc}
 8005ef4:	6802      	ldr	r2, [r0, #0]
 8005ef6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005efa:	2300      	movs	r3, #0
 8005efc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005f00:	e7f7      	b.n	8005ef2 <_Balloc+0x66>
 8005f02:	bf00      	nop
 8005f04:	0800727d 	.word	0x0800727d
 8005f08:	08007360 	.word	0x08007360

08005f0c <_Bfree>:
 8005f0c:	b570      	push	{r4, r5, r6, lr}
 8005f0e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005f10:	4605      	mov	r5, r0
 8005f12:	460c      	mov	r4, r1
 8005f14:	b976      	cbnz	r6, 8005f34 <_Bfree+0x28>
 8005f16:	2010      	movs	r0, #16
 8005f18:	f7ff ffa2 	bl	8005e60 <malloc>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	6268      	str	r0, [r5, #36]	; 0x24
 8005f20:	b920      	cbnz	r0, 8005f2c <_Bfree+0x20>
 8005f22:	4b09      	ldr	r3, [pc, #36]	; (8005f48 <_Bfree+0x3c>)
 8005f24:	4809      	ldr	r0, [pc, #36]	; (8005f4c <_Bfree+0x40>)
 8005f26:	218a      	movs	r1, #138	; 0x8a
 8005f28:	f000 feaa 	bl	8006c80 <__assert_func>
 8005f2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f30:	6006      	str	r6, [r0, #0]
 8005f32:	60c6      	str	r6, [r0, #12]
 8005f34:	b13c      	cbz	r4, 8005f46 <_Bfree+0x3a>
 8005f36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005f38:	6862      	ldr	r2, [r4, #4]
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f40:	6021      	str	r1, [r4, #0]
 8005f42:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005f46:	bd70      	pop	{r4, r5, r6, pc}
 8005f48:	0800727d 	.word	0x0800727d
 8005f4c:	08007360 	.word	0x08007360

08005f50 <__multadd>:
 8005f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f54:	690d      	ldr	r5, [r1, #16]
 8005f56:	4607      	mov	r7, r0
 8005f58:	460c      	mov	r4, r1
 8005f5a:	461e      	mov	r6, r3
 8005f5c:	f101 0c14 	add.w	ip, r1, #20
 8005f60:	2000      	movs	r0, #0
 8005f62:	f8dc 3000 	ldr.w	r3, [ip]
 8005f66:	b299      	uxth	r1, r3
 8005f68:	fb02 6101 	mla	r1, r2, r1, r6
 8005f6c:	0c1e      	lsrs	r6, r3, #16
 8005f6e:	0c0b      	lsrs	r3, r1, #16
 8005f70:	fb02 3306 	mla	r3, r2, r6, r3
 8005f74:	b289      	uxth	r1, r1
 8005f76:	3001      	adds	r0, #1
 8005f78:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005f7c:	4285      	cmp	r5, r0
 8005f7e:	f84c 1b04 	str.w	r1, [ip], #4
 8005f82:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005f86:	dcec      	bgt.n	8005f62 <__multadd+0x12>
 8005f88:	b30e      	cbz	r6, 8005fce <__multadd+0x7e>
 8005f8a:	68a3      	ldr	r3, [r4, #8]
 8005f8c:	42ab      	cmp	r3, r5
 8005f8e:	dc19      	bgt.n	8005fc4 <__multadd+0x74>
 8005f90:	6861      	ldr	r1, [r4, #4]
 8005f92:	4638      	mov	r0, r7
 8005f94:	3101      	adds	r1, #1
 8005f96:	f7ff ff79 	bl	8005e8c <_Balloc>
 8005f9a:	4680      	mov	r8, r0
 8005f9c:	b928      	cbnz	r0, 8005faa <__multadd+0x5a>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	4b0c      	ldr	r3, [pc, #48]	; (8005fd4 <__multadd+0x84>)
 8005fa2:	480d      	ldr	r0, [pc, #52]	; (8005fd8 <__multadd+0x88>)
 8005fa4:	21b5      	movs	r1, #181	; 0xb5
 8005fa6:	f000 fe6b 	bl	8006c80 <__assert_func>
 8005faa:	6922      	ldr	r2, [r4, #16]
 8005fac:	3202      	adds	r2, #2
 8005fae:	f104 010c 	add.w	r1, r4, #12
 8005fb2:	0092      	lsls	r2, r2, #2
 8005fb4:	300c      	adds	r0, #12
 8005fb6:	f7ff ff5b 	bl	8005e70 <memcpy>
 8005fba:	4621      	mov	r1, r4
 8005fbc:	4638      	mov	r0, r7
 8005fbe:	f7ff ffa5 	bl	8005f0c <_Bfree>
 8005fc2:	4644      	mov	r4, r8
 8005fc4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005fc8:	3501      	adds	r5, #1
 8005fca:	615e      	str	r6, [r3, #20]
 8005fcc:	6125      	str	r5, [r4, #16]
 8005fce:	4620      	mov	r0, r4
 8005fd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fd4:	080072ef 	.word	0x080072ef
 8005fd8:	08007360 	.word	0x08007360

08005fdc <__hi0bits>:
 8005fdc:	0c03      	lsrs	r3, r0, #16
 8005fde:	041b      	lsls	r3, r3, #16
 8005fe0:	b9d3      	cbnz	r3, 8006018 <__hi0bits+0x3c>
 8005fe2:	0400      	lsls	r0, r0, #16
 8005fe4:	2310      	movs	r3, #16
 8005fe6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005fea:	bf04      	itt	eq
 8005fec:	0200      	lsleq	r0, r0, #8
 8005fee:	3308      	addeq	r3, #8
 8005ff0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005ff4:	bf04      	itt	eq
 8005ff6:	0100      	lsleq	r0, r0, #4
 8005ff8:	3304      	addeq	r3, #4
 8005ffa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005ffe:	bf04      	itt	eq
 8006000:	0080      	lsleq	r0, r0, #2
 8006002:	3302      	addeq	r3, #2
 8006004:	2800      	cmp	r0, #0
 8006006:	db05      	blt.n	8006014 <__hi0bits+0x38>
 8006008:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800600c:	f103 0301 	add.w	r3, r3, #1
 8006010:	bf08      	it	eq
 8006012:	2320      	moveq	r3, #32
 8006014:	4618      	mov	r0, r3
 8006016:	4770      	bx	lr
 8006018:	2300      	movs	r3, #0
 800601a:	e7e4      	b.n	8005fe6 <__hi0bits+0xa>

0800601c <__lo0bits>:
 800601c:	6803      	ldr	r3, [r0, #0]
 800601e:	f013 0207 	ands.w	r2, r3, #7
 8006022:	4601      	mov	r1, r0
 8006024:	d00b      	beq.n	800603e <__lo0bits+0x22>
 8006026:	07da      	lsls	r2, r3, #31
 8006028:	d423      	bmi.n	8006072 <__lo0bits+0x56>
 800602a:	0798      	lsls	r0, r3, #30
 800602c:	bf49      	itett	mi
 800602e:	085b      	lsrmi	r3, r3, #1
 8006030:	089b      	lsrpl	r3, r3, #2
 8006032:	2001      	movmi	r0, #1
 8006034:	600b      	strmi	r3, [r1, #0]
 8006036:	bf5c      	itt	pl
 8006038:	600b      	strpl	r3, [r1, #0]
 800603a:	2002      	movpl	r0, #2
 800603c:	4770      	bx	lr
 800603e:	b298      	uxth	r0, r3
 8006040:	b9a8      	cbnz	r0, 800606e <__lo0bits+0x52>
 8006042:	0c1b      	lsrs	r3, r3, #16
 8006044:	2010      	movs	r0, #16
 8006046:	b2da      	uxtb	r2, r3
 8006048:	b90a      	cbnz	r2, 800604e <__lo0bits+0x32>
 800604a:	3008      	adds	r0, #8
 800604c:	0a1b      	lsrs	r3, r3, #8
 800604e:	071a      	lsls	r2, r3, #28
 8006050:	bf04      	itt	eq
 8006052:	091b      	lsreq	r3, r3, #4
 8006054:	3004      	addeq	r0, #4
 8006056:	079a      	lsls	r2, r3, #30
 8006058:	bf04      	itt	eq
 800605a:	089b      	lsreq	r3, r3, #2
 800605c:	3002      	addeq	r0, #2
 800605e:	07da      	lsls	r2, r3, #31
 8006060:	d403      	bmi.n	800606a <__lo0bits+0x4e>
 8006062:	085b      	lsrs	r3, r3, #1
 8006064:	f100 0001 	add.w	r0, r0, #1
 8006068:	d005      	beq.n	8006076 <__lo0bits+0x5a>
 800606a:	600b      	str	r3, [r1, #0]
 800606c:	4770      	bx	lr
 800606e:	4610      	mov	r0, r2
 8006070:	e7e9      	b.n	8006046 <__lo0bits+0x2a>
 8006072:	2000      	movs	r0, #0
 8006074:	4770      	bx	lr
 8006076:	2020      	movs	r0, #32
 8006078:	4770      	bx	lr
	...

0800607c <__i2b>:
 800607c:	b510      	push	{r4, lr}
 800607e:	460c      	mov	r4, r1
 8006080:	2101      	movs	r1, #1
 8006082:	f7ff ff03 	bl	8005e8c <_Balloc>
 8006086:	4602      	mov	r2, r0
 8006088:	b928      	cbnz	r0, 8006096 <__i2b+0x1a>
 800608a:	4b05      	ldr	r3, [pc, #20]	; (80060a0 <__i2b+0x24>)
 800608c:	4805      	ldr	r0, [pc, #20]	; (80060a4 <__i2b+0x28>)
 800608e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006092:	f000 fdf5 	bl	8006c80 <__assert_func>
 8006096:	2301      	movs	r3, #1
 8006098:	6144      	str	r4, [r0, #20]
 800609a:	6103      	str	r3, [r0, #16]
 800609c:	bd10      	pop	{r4, pc}
 800609e:	bf00      	nop
 80060a0:	080072ef 	.word	0x080072ef
 80060a4:	08007360 	.word	0x08007360

080060a8 <__multiply>:
 80060a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060ac:	4691      	mov	r9, r2
 80060ae:	690a      	ldr	r2, [r1, #16]
 80060b0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80060b4:	429a      	cmp	r2, r3
 80060b6:	bfb8      	it	lt
 80060b8:	460b      	movlt	r3, r1
 80060ba:	460c      	mov	r4, r1
 80060bc:	bfbc      	itt	lt
 80060be:	464c      	movlt	r4, r9
 80060c0:	4699      	movlt	r9, r3
 80060c2:	6927      	ldr	r7, [r4, #16]
 80060c4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80060c8:	68a3      	ldr	r3, [r4, #8]
 80060ca:	6861      	ldr	r1, [r4, #4]
 80060cc:	eb07 060a 	add.w	r6, r7, sl
 80060d0:	42b3      	cmp	r3, r6
 80060d2:	b085      	sub	sp, #20
 80060d4:	bfb8      	it	lt
 80060d6:	3101      	addlt	r1, #1
 80060d8:	f7ff fed8 	bl	8005e8c <_Balloc>
 80060dc:	b930      	cbnz	r0, 80060ec <__multiply+0x44>
 80060de:	4602      	mov	r2, r0
 80060e0:	4b44      	ldr	r3, [pc, #272]	; (80061f4 <__multiply+0x14c>)
 80060e2:	4845      	ldr	r0, [pc, #276]	; (80061f8 <__multiply+0x150>)
 80060e4:	f240 115d 	movw	r1, #349	; 0x15d
 80060e8:	f000 fdca 	bl	8006c80 <__assert_func>
 80060ec:	f100 0514 	add.w	r5, r0, #20
 80060f0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80060f4:	462b      	mov	r3, r5
 80060f6:	2200      	movs	r2, #0
 80060f8:	4543      	cmp	r3, r8
 80060fa:	d321      	bcc.n	8006140 <__multiply+0x98>
 80060fc:	f104 0314 	add.w	r3, r4, #20
 8006100:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006104:	f109 0314 	add.w	r3, r9, #20
 8006108:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800610c:	9202      	str	r2, [sp, #8]
 800610e:	1b3a      	subs	r2, r7, r4
 8006110:	3a15      	subs	r2, #21
 8006112:	f022 0203 	bic.w	r2, r2, #3
 8006116:	3204      	adds	r2, #4
 8006118:	f104 0115 	add.w	r1, r4, #21
 800611c:	428f      	cmp	r7, r1
 800611e:	bf38      	it	cc
 8006120:	2204      	movcc	r2, #4
 8006122:	9201      	str	r2, [sp, #4]
 8006124:	9a02      	ldr	r2, [sp, #8]
 8006126:	9303      	str	r3, [sp, #12]
 8006128:	429a      	cmp	r2, r3
 800612a:	d80c      	bhi.n	8006146 <__multiply+0x9e>
 800612c:	2e00      	cmp	r6, #0
 800612e:	dd03      	ble.n	8006138 <__multiply+0x90>
 8006130:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006134:	2b00      	cmp	r3, #0
 8006136:	d05a      	beq.n	80061ee <__multiply+0x146>
 8006138:	6106      	str	r6, [r0, #16]
 800613a:	b005      	add	sp, #20
 800613c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006140:	f843 2b04 	str.w	r2, [r3], #4
 8006144:	e7d8      	b.n	80060f8 <__multiply+0x50>
 8006146:	f8b3 a000 	ldrh.w	sl, [r3]
 800614a:	f1ba 0f00 	cmp.w	sl, #0
 800614e:	d024      	beq.n	800619a <__multiply+0xf2>
 8006150:	f104 0e14 	add.w	lr, r4, #20
 8006154:	46a9      	mov	r9, r5
 8006156:	f04f 0c00 	mov.w	ip, #0
 800615a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800615e:	f8d9 1000 	ldr.w	r1, [r9]
 8006162:	fa1f fb82 	uxth.w	fp, r2
 8006166:	b289      	uxth	r1, r1
 8006168:	fb0a 110b 	mla	r1, sl, fp, r1
 800616c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006170:	f8d9 2000 	ldr.w	r2, [r9]
 8006174:	4461      	add	r1, ip
 8006176:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800617a:	fb0a c20b 	mla	r2, sl, fp, ip
 800617e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006182:	b289      	uxth	r1, r1
 8006184:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006188:	4577      	cmp	r7, lr
 800618a:	f849 1b04 	str.w	r1, [r9], #4
 800618e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006192:	d8e2      	bhi.n	800615a <__multiply+0xb2>
 8006194:	9a01      	ldr	r2, [sp, #4]
 8006196:	f845 c002 	str.w	ip, [r5, r2]
 800619a:	9a03      	ldr	r2, [sp, #12]
 800619c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80061a0:	3304      	adds	r3, #4
 80061a2:	f1b9 0f00 	cmp.w	r9, #0
 80061a6:	d020      	beq.n	80061ea <__multiply+0x142>
 80061a8:	6829      	ldr	r1, [r5, #0]
 80061aa:	f104 0c14 	add.w	ip, r4, #20
 80061ae:	46ae      	mov	lr, r5
 80061b0:	f04f 0a00 	mov.w	sl, #0
 80061b4:	f8bc b000 	ldrh.w	fp, [ip]
 80061b8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80061bc:	fb09 220b 	mla	r2, r9, fp, r2
 80061c0:	4492      	add	sl, r2
 80061c2:	b289      	uxth	r1, r1
 80061c4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80061c8:	f84e 1b04 	str.w	r1, [lr], #4
 80061cc:	f85c 2b04 	ldr.w	r2, [ip], #4
 80061d0:	f8be 1000 	ldrh.w	r1, [lr]
 80061d4:	0c12      	lsrs	r2, r2, #16
 80061d6:	fb09 1102 	mla	r1, r9, r2, r1
 80061da:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80061de:	4567      	cmp	r7, ip
 80061e0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80061e4:	d8e6      	bhi.n	80061b4 <__multiply+0x10c>
 80061e6:	9a01      	ldr	r2, [sp, #4]
 80061e8:	50a9      	str	r1, [r5, r2]
 80061ea:	3504      	adds	r5, #4
 80061ec:	e79a      	b.n	8006124 <__multiply+0x7c>
 80061ee:	3e01      	subs	r6, #1
 80061f0:	e79c      	b.n	800612c <__multiply+0x84>
 80061f2:	bf00      	nop
 80061f4:	080072ef 	.word	0x080072ef
 80061f8:	08007360 	.word	0x08007360

080061fc <__pow5mult>:
 80061fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006200:	4615      	mov	r5, r2
 8006202:	f012 0203 	ands.w	r2, r2, #3
 8006206:	4606      	mov	r6, r0
 8006208:	460f      	mov	r7, r1
 800620a:	d007      	beq.n	800621c <__pow5mult+0x20>
 800620c:	4c25      	ldr	r4, [pc, #148]	; (80062a4 <__pow5mult+0xa8>)
 800620e:	3a01      	subs	r2, #1
 8006210:	2300      	movs	r3, #0
 8006212:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006216:	f7ff fe9b 	bl	8005f50 <__multadd>
 800621a:	4607      	mov	r7, r0
 800621c:	10ad      	asrs	r5, r5, #2
 800621e:	d03d      	beq.n	800629c <__pow5mult+0xa0>
 8006220:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006222:	b97c      	cbnz	r4, 8006244 <__pow5mult+0x48>
 8006224:	2010      	movs	r0, #16
 8006226:	f7ff fe1b 	bl	8005e60 <malloc>
 800622a:	4602      	mov	r2, r0
 800622c:	6270      	str	r0, [r6, #36]	; 0x24
 800622e:	b928      	cbnz	r0, 800623c <__pow5mult+0x40>
 8006230:	4b1d      	ldr	r3, [pc, #116]	; (80062a8 <__pow5mult+0xac>)
 8006232:	481e      	ldr	r0, [pc, #120]	; (80062ac <__pow5mult+0xb0>)
 8006234:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006238:	f000 fd22 	bl	8006c80 <__assert_func>
 800623c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006240:	6004      	str	r4, [r0, #0]
 8006242:	60c4      	str	r4, [r0, #12]
 8006244:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006248:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800624c:	b94c      	cbnz	r4, 8006262 <__pow5mult+0x66>
 800624e:	f240 2171 	movw	r1, #625	; 0x271
 8006252:	4630      	mov	r0, r6
 8006254:	f7ff ff12 	bl	800607c <__i2b>
 8006258:	2300      	movs	r3, #0
 800625a:	f8c8 0008 	str.w	r0, [r8, #8]
 800625e:	4604      	mov	r4, r0
 8006260:	6003      	str	r3, [r0, #0]
 8006262:	f04f 0900 	mov.w	r9, #0
 8006266:	07eb      	lsls	r3, r5, #31
 8006268:	d50a      	bpl.n	8006280 <__pow5mult+0x84>
 800626a:	4639      	mov	r1, r7
 800626c:	4622      	mov	r2, r4
 800626e:	4630      	mov	r0, r6
 8006270:	f7ff ff1a 	bl	80060a8 <__multiply>
 8006274:	4639      	mov	r1, r7
 8006276:	4680      	mov	r8, r0
 8006278:	4630      	mov	r0, r6
 800627a:	f7ff fe47 	bl	8005f0c <_Bfree>
 800627e:	4647      	mov	r7, r8
 8006280:	106d      	asrs	r5, r5, #1
 8006282:	d00b      	beq.n	800629c <__pow5mult+0xa0>
 8006284:	6820      	ldr	r0, [r4, #0]
 8006286:	b938      	cbnz	r0, 8006298 <__pow5mult+0x9c>
 8006288:	4622      	mov	r2, r4
 800628a:	4621      	mov	r1, r4
 800628c:	4630      	mov	r0, r6
 800628e:	f7ff ff0b 	bl	80060a8 <__multiply>
 8006292:	6020      	str	r0, [r4, #0]
 8006294:	f8c0 9000 	str.w	r9, [r0]
 8006298:	4604      	mov	r4, r0
 800629a:	e7e4      	b.n	8006266 <__pow5mult+0x6a>
 800629c:	4638      	mov	r0, r7
 800629e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062a2:	bf00      	nop
 80062a4:	080074b0 	.word	0x080074b0
 80062a8:	0800727d 	.word	0x0800727d
 80062ac:	08007360 	.word	0x08007360

080062b0 <__lshift>:
 80062b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062b4:	460c      	mov	r4, r1
 80062b6:	6849      	ldr	r1, [r1, #4]
 80062b8:	6923      	ldr	r3, [r4, #16]
 80062ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80062be:	68a3      	ldr	r3, [r4, #8]
 80062c0:	4607      	mov	r7, r0
 80062c2:	4691      	mov	r9, r2
 80062c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80062c8:	f108 0601 	add.w	r6, r8, #1
 80062cc:	42b3      	cmp	r3, r6
 80062ce:	db0b      	blt.n	80062e8 <__lshift+0x38>
 80062d0:	4638      	mov	r0, r7
 80062d2:	f7ff fddb 	bl	8005e8c <_Balloc>
 80062d6:	4605      	mov	r5, r0
 80062d8:	b948      	cbnz	r0, 80062ee <__lshift+0x3e>
 80062da:	4602      	mov	r2, r0
 80062dc:	4b2a      	ldr	r3, [pc, #168]	; (8006388 <__lshift+0xd8>)
 80062de:	482b      	ldr	r0, [pc, #172]	; (800638c <__lshift+0xdc>)
 80062e0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80062e4:	f000 fccc 	bl	8006c80 <__assert_func>
 80062e8:	3101      	adds	r1, #1
 80062ea:	005b      	lsls	r3, r3, #1
 80062ec:	e7ee      	b.n	80062cc <__lshift+0x1c>
 80062ee:	2300      	movs	r3, #0
 80062f0:	f100 0114 	add.w	r1, r0, #20
 80062f4:	f100 0210 	add.w	r2, r0, #16
 80062f8:	4618      	mov	r0, r3
 80062fa:	4553      	cmp	r3, sl
 80062fc:	db37      	blt.n	800636e <__lshift+0xbe>
 80062fe:	6920      	ldr	r0, [r4, #16]
 8006300:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006304:	f104 0314 	add.w	r3, r4, #20
 8006308:	f019 091f 	ands.w	r9, r9, #31
 800630c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006310:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006314:	d02f      	beq.n	8006376 <__lshift+0xc6>
 8006316:	f1c9 0e20 	rsb	lr, r9, #32
 800631a:	468a      	mov	sl, r1
 800631c:	f04f 0c00 	mov.w	ip, #0
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	fa02 f209 	lsl.w	r2, r2, r9
 8006326:	ea42 020c 	orr.w	r2, r2, ip
 800632a:	f84a 2b04 	str.w	r2, [sl], #4
 800632e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006332:	4298      	cmp	r0, r3
 8006334:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006338:	d8f2      	bhi.n	8006320 <__lshift+0x70>
 800633a:	1b03      	subs	r3, r0, r4
 800633c:	3b15      	subs	r3, #21
 800633e:	f023 0303 	bic.w	r3, r3, #3
 8006342:	3304      	adds	r3, #4
 8006344:	f104 0215 	add.w	r2, r4, #21
 8006348:	4290      	cmp	r0, r2
 800634a:	bf38      	it	cc
 800634c:	2304      	movcc	r3, #4
 800634e:	f841 c003 	str.w	ip, [r1, r3]
 8006352:	f1bc 0f00 	cmp.w	ip, #0
 8006356:	d001      	beq.n	800635c <__lshift+0xac>
 8006358:	f108 0602 	add.w	r6, r8, #2
 800635c:	3e01      	subs	r6, #1
 800635e:	4638      	mov	r0, r7
 8006360:	612e      	str	r6, [r5, #16]
 8006362:	4621      	mov	r1, r4
 8006364:	f7ff fdd2 	bl	8005f0c <_Bfree>
 8006368:	4628      	mov	r0, r5
 800636a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800636e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006372:	3301      	adds	r3, #1
 8006374:	e7c1      	b.n	80062fa <__lshift+0x4a>
 8006376:	3904      	subs	r1, #4
 8006378:	f853 2b04 	ldr.w	r2, [r3], #4
 800637c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006380:	4298      	cmp	r0, r3
 8006382:	d8f9      	bhi.n	8006378 <__lshift+0xc8>
 8006384:	e7ea      	b.n	800635c <__lshift+0xac>
 8006386:	bf00      	nop
 8006388:	080072ef 	.word	0x080072ef
 800638c:	08007360 	.word	0x08007360

08006390 <__mcmp>:
 8006390:	b530      	push	{r4, r5, lr}
 8006392:	6902      	ldr	r2, [r0, #16]
 8006394:	690c      	ldr	r4, [r1, #16]
 8006396:	1b12      	subs	r2, r2, r4
 8006398:	d10e      	bne.n	80063b8 <__mcmp+0x28>
 800639a:	f100 0314 	add.w	r3, r0, #20
 800639e:	3114      	adds	r1, #20
 80063a0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80063a4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80063a8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80063ac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80063b0:	42a5      	cmp	r5, r4
 80063b2:	d003      	beq.n	80063bc <__mcmp+0x2c>
 80063b4:	d305      	bcc.n	80063c2 <__mcmp+0x32>
 80063b6:	2201      	movs	r2, #1
 80063b8:	4610      	mov	r0, r2
 80063ba:	bd30      	pop	{r4, r5, pc}
 80063bc:	4283      	cmp	r3, r0
 80063be:	d3f3      	bcc.n	80063a8 <__mcmp+0x18>
 80063c0:	e7fa      	b.n	80063b8 <__mcmp+0x28>
 80063c2:	f04f 32ff 	mov.w	r2, #4294967295
 80063c6:	e7f7      	b.n	80063b8 <__mcmp+0x28>

080063c8 <__mdiff>:
 80063c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063cc:	460c      	mov	r4, r1
 80063ce:	4606      	mov	r6, r0
 80063d0:	4611      	mov	r1, r2
 80063d2:	4620      	mov	r0, r4
 80063d4:	4690      	mov	r8, r2
 80063d6:	f7ff ffdb 	bl	8006390 <__mcmp>
 80063da:	1e05      	subs	r5, r0, #0
 80063dc:	d110      	bne.n	8006400 <__mdiff+0x38>
 80063de:	4629      	mov	r1, r5
 80063e0:	4630      	mov	r0, r6
 80063e2:	f7ff fd53 	bl	8005e8c <_Balloc>
 80063e6:	b930      	cbnz	r0, 80063f6 <__mdiff+0x2e>
 80063e8:	4b3a      	ldr	r3, [pc, #232]	; (80064d4 <__mdiff+0x10c>)
 80063ea:	4602      	mov	r2, r0
 80063ec:	f240 2132 	movw	r1, #562	; 0x232
 80063f0:	4839      	ldr	r0, [pc, #228]	; (80064d8 <__mdiff+0x110>)
 80063f2:	f000 fc45 	bl	8006c80 <__assert_func>
 80063f6:	2301      	movs	r3, #1
 80063f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80063fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006400:	bfa4      	itt	ge
 8006402:	4643      	movge	r3, r8
 8006404:	46a0      	movge	r8, r4
 8006406:	4630      	mov	r0, r6
 8006408:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800640c:	bfa6      	itte	ge
 800640e:	461c      	movge	r4, r3
 8006410:	2500      	movge	r5, #0
 8006412:	2501      	movlt	r5, #1
 8006414:	f7ff fd3a 	bl	8005e8c <_Balloc>
 8006418:	b920      	cbnz	r0, 8006424 <__mdiff+0x5c>
 800641a:	4b2e      	ldr	r3, [pc, #184]	; (80064d4 <__mdiff+0x10c>)
 800641c:	4602      	mov	r2, r0
 800641e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006422:	e7e5      	b.n	80063f0 <__mdiff+0x28>
 8006424:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006428:	6926      	ldr	r6, [r4, #16]
 800642a:	60c5      	str	r5, [r0, #12]
 800642c:	f104 0914 	add.w	r9, r4, #20
 8006430:	f108 0514 	add.w	r5, r8, #20
 8006434:	f100 0e14 	add.w	lr, r0, #20
 8006438:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800643c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006440:	f108 0210 	add.w	r2, r8, #16
 8006444:	46f2      	mov	sl, lr
 8006446:	2100      	movs	r1, #0
 8006448:	f859 3b04 	ldr.w	r3, [r9], #4
 800644c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006450:	fa1f f883 	uxth.w	r8, r3
 8006454:	fa11 f18b 	uxtah	r1, r1, fp
 8006458:	0c1b      	lsrs	r3, r3, #16
 800645a:	eba1 0808 	sub.w	r8, r1, r8
 800645e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006462:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006466:	fa1f f888 	uxth.w	r8, r8
 800646a:	1419      	asrs	r1, r3, #16
 800646c:	454e      	cmp	r6, r9
 800646e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006472:	f84a 3b04 	str.w	r3, [sl], #4
 8006476:	d8e7      	bhi.n	8006448 <__mdiff+0x80>
 8006478:	1b33      	subs	r3, r6, r4
 800647a:	3b15      	subs	r3, #21
 800647c:	f023 0303 	bic.w	r3, r3, #3
 8006480:	3304      	adds	r3, #4
 8006482:	3415      	adds	r4, #21
 8006484:	42a6      	cmp	r6, r4
 8006486:	bf38      	it	cc
 8006488:	2304      	movcc	r3, #4
 800648a:	441d      	add	r5, r3
 800648c:	4473      	add	r3, lr
 800648e:	469e      	mov	lr, r3
 8006490:	462e      	mov	r6, r5
 8006492:	4566      	cmp	r6, ip
 8006494:	d30e      	bcc.n	80064b4 <__mdiff+0xec>
 8006496:	f10c 0203 	add.w	r2, ip, #3
 800649a:	1b52      	subs	r2, r2, r5
 800649c:	f022 0203 	bic.w	r2, r2, #3
 80064a0:	3d03      	subs	r5, #3
 80064a2:	45ac      	cmp	ip, r5
 80064a4:	bf38      	it	cc
 80064a6:	2200      	movcc	r2, #0
 80064a8:	441a      	add	r2, r3
 80064aa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80064ae:	b17b      	cbz	r3, 80064d0 <__mdiff+0x108>
 80064b0:	6107      	str	r7, [r0, #16]
 80064b2:	e7a3      	b.n	80063fc <__mdiff+0x34>
 80064b4:	f856 8b04 	ldr.w	r8, [r6], #4
 80064b8:	fa11 f288 	uxtah	r2, r1, r8
 80064bc:	1414      	asrs	r4, r2, #16
 80064be:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80064c2:	b292      	uxth	r2, r2
 80064c4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80064c8:	f84e 2b04 	str.w	r2, [lr], #4
 80064cc:	1421      	asrs	r1, r4, #16
 80064ce:	e7e0      	b.n	8006492 <__mdiff+0xca>
 80064d0:	3f01      	subs	r7, #1
 80064d2:	e7ea      	b.n	80064aa <__mdiff+0xe2>
 80064d4:	080072ef 	.word	0x080072ef
 80064d8:	08007360 	.word	0x08007360

080064dc <__d2b>:
 80064dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80064e0:	4689      	mov	r9, r1
 80064e2:	2101      	movs	r1, #1
 80064e4:	ec57 6b10 	vmov	r6, r7, d0
 80064e8:	4690      	mov	r8, r2
 80064ea:	f7ff fccf 	bl	8005e8c <_Balloc>
 80064ee:	4604      	mov	r4, r0
 80064f0:	b930      	cbnz	r0, 8006500 <__d2b+0x24>
 80064f2:	4602      	mov	r2, r0
 80064f4:	4b25      	ldr	r3, [pc, #148]	; (800658c <__d2b+0xb0>)
 80064f6:	4826      	ldr	r0, [pc, #152]	; (8006590 <__d2b+0xb4>)
 80064f8:	f240 310a 	movw	r1, #778	; 0x30a
 80064fc:	f000 fbc0 	bl	8006c80 <__assert_func>
 8006500:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006504:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006508:	bb35      	cbnz	r5, 8006558 <__d2b+0x7c>
 800650a:	2e00      	cmp	r6, #0
 800650c:	9301      	str	r3, [sp, #4]
 800650e:	d028      	beq.n	8006562 <__d2b+0x86>
 8006510:	4668      	mov	r0, sp
 8006512:	9600      	str	r6, [sp, #0]
 8006514:	f7ff fd82 	bl	800601c <__lo0bits>
 8006518:	9900      	ldr	r1, [sp, #0]
 800651a:	b300      	cbz	r0, 800655e <__d2b+0x82>
 800651c:	9a01      	ldr	r2, [sp, #4]
 800651e:	f1c0 0320 	rsb	r3, r0, #32
 8006522:	fa02 f303 	lsl.w	r3, r2, r3
 8006526:	430b      	orrs	r3, r1
 8006528:	40c2      	lsrs	r2, r0
 800652a:	6163      	str	r3, [r4, #20]
 800652c:	9201      	str	r2, [sp, #4]
 800652e:	9b01      	ldr	r3, [sp, #4]
 8006530:	61a3      	str	r3, [r4, #24]
 8006532:	2b00      	cmp	r3, #0
 8006534:	bf14      	ite	ne
 8006536:	2202      	movne	r2, #2
 8006538:	2201      	moveq	r2, #1
 800653a:	6122      	str	r2, [r4, #16]
 800653c:	b1d5      	cbz	r5, 8006574 <__d2b+0x98>
 800653e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006542:	4405      	add	r5, r0
 8006544:	f8c9 5000 	str.w	r5, [r9]
 8006548:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800654c:	f8c8 0000 	str.w	r0, [r8]
 8006550:	4620      	mov	r0, r4
 8006552:	b003      	add	sp, #12
 8006554:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006558:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800655c:	e7d5      	b.n	800650a <__d2b+0x2e>
 800655e:	6161      	str	r1, [r4, #20]
 8006560:	e7e5      	b.n	800652e <__d2b+0x52>
 8006562:	a801      	add	r0, sp, #4
 8006564:	f7ff fd5a 	bl	800601c <__lo0bits>
 8006568:	9b01      	ldr	r3, [sp, #4]
 800656a:	6163      	str	r3, [r4, #20]
 800656c:	2201      	movs	r2, #1
 800656e:	6122      	str	r2, [r4, #16]
 8006570:	3020      	adds	r0, #32
 8006572:	e7e3      	b.n	800653c <__d2b+0x60>
 8006574:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006578:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800657c:	f8c9 0000 	str.w	r0, [r9]
 8006580:	6918      	ldr	r0, [r3, #16]
 8006582:	f7ff fd2b 	bl	8005fdc <__hi0bits>
 8006586:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800658a:	e7df      	b.n	800654c <__d2b+0x70>
 800658c:	080072ef 	.word	0x080072ef
 8006590:	08007360 	.word	0x08007360

08006594 <_calloc_r>:
 8006594:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006596:	fba1 2402 	umull	r2, r4, r1, r2
 800659a:	b94c      	cbnz	r4, 80065b0 <_calloc_r+0x1c>
 800659c:	4611      	mov	r1, r2
 800659e:	9201      	str	r2, [sp, #4]
 80065a0:	f000 f87a 	bl	8006698 <_malloc_r>
 80065a4:	9a01      	ldr	r2, [sp, #4]
 80065a6:	4605      	mov	r5, r0
 80065a8:	b930      	cbnz	r0, 80065b8 <_calloc_r+0x24>
 80065aa:	4628      	mov	r0, r5
 80065ac:	b003      	add	sp, #12
 80065ae:	bd30      	pop	{r4, r5, pc}
 80065b0:	220c      	movs	r2, #12
 80065b2:	6002      	str	r2, [r0, #0]
 80065b4:	2500      	movs	r5, #0
 80065b6:	e7f8      	b.n	80065aa <_calloc_r+0x16>
 80065b8:	4621      	mov	r1, r4
 80065ba:	f7fe f84f 	bl	800465c <memset>
 80065be:	e7f4      	b.n	80065aa <_calloc_r+0x16>

080065c0 <_free_r>:
 80065c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80065c2:	2900      	cmp	r1, #0
 80065c4:	d044      	beq.n	8006650 <_free_r+0x90>
 80065c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065ca:	9001      	str	r0, [sp, #4]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	f1a1 0404 	sub.w	r4, r1, #4
 80065d2:	bfb8      	it	lt
 80065d4:	18e4      	addlt	r4, r4, r3
 80065d6:	f000 fcdf 	bl	8006f98 <__malloc_lock>
 80065da:	4a1e      	ldr	r2, [pc, #120]	; (8006654 <_free_r+0x94>)
 80065dc:	9801      	ldr	r0, [sp, #4]
 80065de:	6813      	ldr	r3, [r2, #0]
 80065e0:	b933      	cbnz	r3, 80065f0 <_free_r+0x30>
 80065e2:	6063      	str	r3, [r4, #4]
 80065e4:	6014      	str	r4, [r2, #0]
 80065e6:	b003      	add	sp, #12
 80065e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065ec:	f000 bcda 	b.w	8006fa4 <__malloc_unlock>
 80065f0:	42a3      	cmp	r3, r4
 80065f2:	d908      	bls.n	8006606 <_free_r+0x46>
 80065f4:	6825      	ldr	r5, [r4, #0]
 80065f6:	1961      	adds	r1, r4, r5
 80065f8:	428b      	cmp	r3, r1
 80065fa:	bf01      	itttt	eq
 80065fc:	6819      	ldreq	r1, [r3, #0]
 80065fe:	685b      	ldreq	r3, [r3, #4]
 8006600:	1949      	addeq	r1, r1, r5
 8006602:	6021      	streq	r1, [r4, #0]
 8006604:	e7ed      	b.n	80065e2 <_free_r+0x22>
 8006606:	461a      	mov	r2, r3
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	b10b      	cbz	r3, 8006610 <_free_r+0x50>
 800660c:	42a3      	cmp	r3, r4
 800660e:	d9fa      	bls.n	8006606 <_free_r+0x46>
 8006610:	6811      	ldr	r1, [r2, #0]
 8006612:	1855      	adds	r5, r2, r1
 8006614:	42a5      	cmp	r5, r4
 8006616:	d10b      	bne.n	8006630 <_free_r+0x70>
 8006618:	6824      	ldr	r4, [r4, #0]
 800661a:	4421      	add	r1, r4
 800661c:	1854      	adds	r4, r2, r1
 800661e:	42a3      	cmp	r3, r4
 8006620:	6011      	str	r1, [r2, #0]
 8006622:	d1e0      	bne.n	80065e6 <_free_r+0x26>
 8006624:	681c      	ldr	r4, [r3, #0]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	6053      	str	r3, [r2, #4]
 800662a:	4421      	add	r1, r4
 800662c:	6011      	str	r1, [r2, #0]
 800662e:	e7da      	b.n	80065e6 <_free_r+0x26>
 8006630:	d902      	bls.n	8006638 <_free_r+0x78>
 8006632:	230c      	movs	r3, #12
 8006634:	6003      	str	r3, [r0, #0]
 8006636:	e7d6      	b.n	80065e6 <_free_r+0x26>
 8006638:	6825      	ldr	r5, [r4, #0]
 800663a:	1961      	adds	r1, r4, r5
 800663c:	428b      	cmp	r3, r1
 800663e:	bf04      	itt	eq
 8006640:	6819      	ldreq	r1, [r3, #0]
 8006642:	685b      	ldreq	r3, [r3, #4]
 8006644:	6063      	str	r3, [r4, #4]
 8006646:	bf04      	itt	eq
 8006648:	1949      	addeq	r1, r1, r5
 800664a:	6021      	streq	r1, [r4, #0]
 800664c:	6054      	str	r4, [r2, #4]
 800664e:	e7ca      	b.n	80065e6 <_free_r+0x26>
 8006650:	b003      	add	sp, #12
 8006652:	bd30      	pop	{r4, r5, pc}
 8006654:	200002f8 	.word	0x200002f8

08006658 <sbrk_aligned>:
 8006658:	b570      	push	{r4, r5, r6, lr}
 800665a:	4e0e      	ldr	r6, [pc, #56]	; (8006694 <sbrk_aligned+0x3c>)
 800665c:	460c      	mov	r4, r1
 800665e:	6831      	ldr	r1, [r6, #0]
 8006660:	4605      	mov	r5, r0
 8006662:	b911      	cbnz	r1, 800666a <sbrk_aligned+0x12>
 8006664:	f000 f9e6 	bl	8006a34 <_sbrk_r>
 8006668:	6030      	str	r0, [r6, #0]
 800666a:	4621      	mov	r1, r4
 800666c:	4628      	mov	r0, r5
 800666e:	f000 f9e1 	bl	8006a34 <_sbrk_r>
 8006672:	1c43      	adds	r3, r0, #1
 8006674:	d00a      	beq.n	800668c <sbrk_aligned+0x34>
 8006676:	1cc4      	adds	r4, r0, #3
 8006678:	f024 0403 	bic.w	r4, r4, #3
 800667c:	42a0      	cmp	r0, r4
 800667e:	d007      	beq.n	8006690 <sbrk_aligned+0x38>
 8006680:	1a21      	subs	r1, r4, r0
 8006682:	4628      	mov	r0, r5
 8006684:	f000 f9d6 	bl	8006a34 <_sbrk_r>
 8006688:	3001      	adds	r0, #1
 800668a:	d101      	bne.n	8006690 <sbrk_aligned+0x38>
 800668c:	f04f 34ff 	mov.w	r4, #4294967295
 8006690:	4620      	mov	r0, r4
 8006692:	bd70      	pop	{r4, r5, r6, pc}
 8006694:	200002fc 	.word	0x200002fc

08006698 <_malloc_r>:
 8006698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800669c:	1ccd      	adds	r5, r1, #3
 800669e:	f025 0503 	bic.w	r5, r5, #3
 80066a2:	3508      	adds	r5, #8
 80066a4:	2d0c      	cmp	r5, #12
 80066a6:	bf38      	it	cc
 80066a8:	250c      	movcc	r5, #12
 80066aa:	2d00      	cmp	r5, #0
 80066ac:	4607      	mov	r7, r0
 80066ae:	db01      	blt.n	80066b4 <_malloc_r+0x1c>
 80066b0:	42a9      	cmp	r1, r5
 80066b2:	d905      	bls.n	80066c0 <_malloc_r+0x28>
 80066b4:	230c      	movs	r3, #12
 80066b6:	603b      	str	r3, [r7, #0]
 80066b8:	2600      	movs	r6, #0
 80066ba:	4630      	mov	r0, r6
 80066bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066c0:	4e2e      	ldr	r6, [pc, #184]	; (800677c <_malloc_r+0xe4>)
 80066c2:	f000 fc69 	bl	8006f98 <__malloc_lock>
 80066c6:	6833      	ldr	r3, [r6, #0]
 80066c8:	461c      	mov	r4, r3
 80066ca:	bb34      	cbnz	r4, 800671a <_malloc_r+0x82>
 80066cc:	4629      	mov	r1, r5
 80066ce:	4638      	mov	r0, r7
 80066d0:	f7ff ffc2 	bl	8006658 <sbrk_aligned>
 80066d4:	1c43      	adds	r3, r0, #1
 80066d6:	4604      	mov	r4, r0
 80066d8:	d14d      	bne.n	8006776 <_malloc_r+0xde>
 80066da:	6834      	ldr	r4, [r6, #0]
 80066dc:	4626      	mov	r6, r4
 80066de:	2e00      	cmp	r6, #0
 80066e0:	d140      	bne.n	8006764 <_malloc_r+0xcc>
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	4631      	mov	r1, r6
 80066e6:	4638      	mov	r0, r7
 80066e8:	eb04 0803 	add.w	r8, r4, r3
 80066ec:	f000 f9a2 	bl	8006a34 <_sbrk_r>
 80066f0:	4580      	cmp	r8, r0
 80066f2:	d13a      	bne.n	800676a <_malloc_r+0xd2>
 80066f4:	6821      	ldr	r1, [r4, #0]
 80066f6:	3503      	adds	r5, #3
 80066f8:	1a6d      	subs	r5, r5, r1
 80066fa:	f025 0503 	bic.w	r5, r5, #3
 80066fe:	3508      	adds	r5, #8
 8006700:	2d0c      	cmp	r5, #12
 8006702:	bf38      	it	cc
 8006704:	250c      	movcc	r5, #12
 8006706:	4629      	mov	r1, r5
 8006708:	4638      	mov	r0, r7
 800670a:	f7ff ffa5 	bl	8006658 <sbrk_aligned>
 800670e:	3001      	adds	r0, #1
 8006710:	d02b      	beq.n	800676a <_malloc_r+0xd2>
 8006712:	6823      	ldr	r3, [r4, #0]
 8006714:	442b      	add	r3, r5
 8006716:	6023      	str	r3, [r4, #0]
 8006718:	e00e      	b.n	8006738 <_malloc_r+0xa0>
 800671a:	6822      	ldr	r2, [r4, #0]
 800671c:	1b52      	subs	r2, r2, r5
 800671e:	d41e      	bmi.n	800675e <_malloc_r+0xc6>
 8006720:	2a0b      	cmp	r2, #11
 8006722:	d916      	bls.n	8006752 <_malloc_r+0xba>
 8006724:	1961      	adds	r1, r4, r5
 8006726:	42a3      	cmp	r3, r4
 8006728:	6025      	str	r5, [r4, #0]
 800672a:	bf18      	it	ne
 800672c:	6059      	strne	r1, [r3, #4]
 800672e:	6863      	ldr	r3, [r4, #4]
 8006730:	bf08      	it	eq
 8006732:	6031      	streq	r1, [r6, #0]
 8006734:	5162      	str	r2, [r4, r5]
 8006736:	604b      	str	r3, [r1, #4]
 8006738:	4638      	mov	r0, r7
 800673a:	f104 060b 	add.w	r6, r4, #11
 800673e:	f000 fc31 	bl	8006fa4 <__malloc_unlock>
 8006742:	f026 0607 	bic.w	r6, r6, #7
 8006746:	1d23      	adds	r3, r4, #4
 8006748:	1af2      	subs	r2, r6, r3
 800674a:	d0b6      	beq.n	80066ba <_malloc_r+0x22>
 800674c:	1b9b      	subs	r3, r3, r6
 800674e:	50a3      	str	r3, [r4, r2]
 8006750:	e7b3      	b.n	80066ba <_malloc_r+0x22>
 8006752:	6862      	ldr	r2, [r4, #4]
 8006754:	42a3      	cmp	r3, r4
 8006756:	bf0c      	ite	eq
 8006758:	6032      	streq	r2, [r6, #0]
 800675a:	605a      	strne	r2, [r3, #4]
 800675c:	e7ec      	b.n	8006738 <_malloc_r+0xa0>
 800675e:	4623      	mov	r3, r4
 8006760:	6864      	ldr	r4, [r4, #4]
 8006762:	e7b2      	b.n	80066ca <_malloc_r+0x32>
 8006764:	4634      	mov	r4, r6
 8006766:	6876      	ldr	r6, [r6, #4]
 8006768:	e7b9      	b.n	80066de <_malloc_r+0x46>
 800676a:	230c      	movs	r3, #12
 800676c:	603b      	str	r3, [r7, #0]
 800676e:	4638      	mov	r0, r7
 8006770:	f000 fc18 	bl	8006fa4 <__malloc_unlock>
 8006774:	e7a1      	b.n	80066ba <_malloc_r+0x22>
 8006776:	6025      	str	r5, [r4, #0]
 8006778:	e7de      	b.n	8006738 <_malloc_r+0xa0>
 800677a:	bf00      	nop
 800677c:	200002f8 	.word	0x200002f8

08006780 <__sfputc_r>:
 8006780:	6893      	ldr	r3, [r2, #8]
 8006782:	3b01      	subs	r3, #1
 8006784:	2b00      	cmp	r3, #0
 8006786:	b410      	push	{r4}
 8006788:	6093      	str	r3, [r2, #8]
 800678a:	da08      	bge.n	800679e <__sfputc_r+0x1e>
 800678c:	6994      	ldr	r4, [r2, #24]
 800678e:	42a3      	cmp	r3, r4
 8006790:	db01      	blt.n	8006796 <__sfputc_r+0x16>
 8006792:	290a      	cmp	r1, #10
 8006794:	d103      	bne.n	800679e <__sfputc_r+0x1e>
 8006796:	f85d 4b04 	ldr.w	r4, [sp], #4
 800679a:	f000 b99f 	b.w	8006adc <__swbuf_r>
 800679e:	6813      	ldr	r3, [r2, #0]
 80067a0:	1c58      	adds	r0, r3, #1
 80067a2:	6010      	str	r0, [r2, #0]
 80067a4:	7019      	strb	r1, [r3, #0]
 80067a6:	4608      	mov	r0, r1
 80067a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067ac:	4770      	bx	lr

080067ae <__sfputs_r>:
 80067ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067b0:	4606      	mov	r6, r0
 80067b2:	460f      	mov	r7, r1
 80067b4:	4614      	mov	r4, r2
 80067b6:	18d5      	adds	r5, r2, r3
 80067b8:	42ac      	cmp	r4, r5
 80067ba:	d101      	bne.n	80067c0 <__sfputs_r+0x12>
 80067bc:	2000      	movs	r0, #0
 80067be:	e007      	b.n	80067d0 <__sfputs_r+0x22>
 80067c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067c4:	463a      	mov	r2, r7
 80067c6:	4630      	mov	r0, r6
 80067c8:	f7ff ffda 	bl	8006780 <__sfputc_r>
 80067cc:	1c43      	adds	r3, r0, #1
 80067ce:	d1f3      	bne.n	80067b8 <__sfputs_r+0xa>
 80067d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080067d4 <_vfiprintf_r>:
 80067d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067d8:	460d      	mov	r5, r1
 80067da:	b09d      	sub	sp, #116	; 0x74
 80067dc:	4614      	mov	r4, r2
 80067de:	4698      	mov	r8, r3
 80067e0:	4606      	mov	r6, r0
 80067e2:	b118      	cbz	r0, 80067ec <_vfiprintf_r+0x18>
 80067e4:	6983      	ldr	r3, [r0, #24]
 80067e6:	b90b      	cbnz	r3, 80067ec <_vfiprintf_r+0x18>
 80067e8:	f7ff fa94 	bl	8005d14 <__sinit>
 80067ec:	4b89      	ldr	r3, [pc, #548]	; (8006a14 <_vfiprintf_r+0x240>)
 80067ee:	429d      	cmp	r5, r3
 80067f0:	d11b      	bne.n	800682a <_vfiprintf_r+0x56>
 80067f2:	6875      	ldr	r5, [r6, #4]
 80067f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80067f6:	07d9      	lsls	r1, r3, #31
 80067f8:	d405      	bmi.n	8006806 <_vfiprintf_r+0x32>
 80067fa:	89ab      	ldrh	r3, [r5, #12]
 80067fc:	059a      	lsls	r2, r3, #22
 80067fe:	d402      	bmi.n	8006806 <_vfiprintf_r+0x32>
 8006800:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006802:	f7ff fb2a 	bl	8005e5a <__retarget_lock_acquire_recursive>
 8006806:	89ab      	ldrh	r3, [r5, #12]
 8006808:	071b      	lsls	r3, r3, #28
 800680a:	d501      	bpl.n	8006810 <_vfiprintf_r+0x3c>
 800680c:	692b      	ldr	r3, [r5, #16]
 800680e:	b9eb      	cbnz	r3, 800684c <_vfiprintf_r+0x78>
 8006810:	4629      	mov	r1, r5
 8006812:	4630      	mov	r0, r6
 8006814:	f000 f9c6 	bl	8006ba4 <__swsetup_r>
 8006818:	b1c0      	cbz	r0, 800684c <_vfiprintf_r+0x78>
 800681a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800681c:	07dc      	lsls	r4, r3, #31
 800681e:	d50e      	bpl.n	800683e <_vfiprintf_r+0x6a>
 8006820:	f04f 30ff 	mov.w	r0, #4294967295
 8006824:	b01d      	add	sp, #116	; 0x74
 8006826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800682a:	4b7b      	ldr	r3, [pc, #492]	; (8006a18 <_vfiprintf_r+0x244>)
 800682c:	429d      	cmp	r5, r3
 800682e:	d101      	bne.n	8006834 <_vfiprintf_r+0x60>
 8006830:	68b5      	ldr	r5, [r6, #8]
 8006832:	e7df      	b.n	80067f4 <_vfiprintf_r+0x20>
 8006834:	4b79      	ldr	r3, [pc, #484]	; (8006a1c <_vfiprintf_r+0x248>)
 8006836:	429d      	cmp	r5, r3
 8006838:	bf08      	it	eq
 800683a:	68f5      	ldreq	r5, [r6, #12]
 800683c:	e7da      	b.n	80067f4 <_vfiprintf_r+0x20>
 800683e:	89ab      	ldrh	r3, [r5, #12]
 8006840:	0598      	lsls	r0, r3, #22
 8006842:	d4ed      	bmi.n	8006820 <_vfiprintf_r+0x4c>
 8006844:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006846:	f7ff fb09 	bl	8005e5c <__retarget_lock_release_recursive>
 800684a:	e7e9      	b.n	8006820 <_vfiprintf_r+0x4c>
 800684c:	2300      	movs	r3, #0
 800684e:	9309      	str	r3, [sp, #36]	; 0x24
 8006850:	2320      	movs	r3, #32
 8006852:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006856:	f8cd 800c 	str.w	r8, [sp, #12]
 800685a:	2330      	movs	r3, #48	; 0x30
 800685c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006a20 <_vfiprintf_r+0x24c>
 8006860:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006864:	f04f 0901 	mov.w	r9, #1
 8006868:	4623      	mov	r3, r4
 800686a:	469a      	mov	sl, r3
 800686c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006870:	b10a      	cbz	r2, 8006876 <_vfiprintf_r+0xa2>
 8006872:	2a25      	cmp	r2, #37	; 0x25
 8006874:	d1f9      	bne.n	800686a <_vfiprintf_r+0x96>
 8006876:	ebba 0b04 	subs.w	fp, sl, r4
 800687a:	d00b      	beq.n	8006894 <_vfiprintf_r+0xc0>
 800687c:	465b      	mov	r3, fp
 800687e:	4622      	mov	r2, r4
 8006880:	4629      	mov	r1, r5
 8006882:	4630      	mov	r0, r6
 8006884:	f7ff ff93 	bl	80067ae <__sfputs_r>
 8006888:	3001      	adds	r0, #1
 800688a:	f000 80aa 	beq.w	80069e2 <_vfiprintf_r+0x20e>
 800688e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006890:	445a      	add	r2, fp
 8006892:	9209      	str	r2, [sp, #36]	; 0x24
 8006894:	f89a 3000 	ldrb.w	r3, [sl]
 8006898:	2b00      	cmp	r3, #0
 800689a:	f000 80a2 	beq.w	80069e2 <_vfiprintf_r+0x20e>
 800689e:	2300      	movs	r3, #0
 80068a0:	f04f 32ff 	mov.w	r2, #4294967295
 80068a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068a8:	f10a 0a01 	add.w	sl, sl, #1
 80068ac:	9304      	str	r3, [sp, #16]
 80068ae:	9307      	str	r3, [sp, #28]
 80068b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80068b4:	931a      	str	r3, [sp, #104]	; 0x68
 80068b6:	4654      	mov	r4, sl
 80068b8:	2205      	movs	r2, #5
 80068ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068be:	4858      	ldr	r0, [pc, #352]	; (8006a20 <_vfiprintf_r+0x24c>)
 80068c0:	f7f9 fc66 	bl	8000190 <memchr>
 80068c4:	9a04      	ldr	r2, [sp, #16]
 80068c6:	b9d8      	cbnz	r0, 8006900 <_vfiprintf_r+0x12c>
 80068c8:	06d1      	lsls	r1, r2, #27
 80068ca:	bf44      	itt	mi
 80068cc:	2320      	movmi	r3, #32
 80068ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80068d2:	0713      	lsls	r3, r2, #28
 80068d4:	bf44      	itt	mi
 80068d6:	232b      	movmi	r3, #43	; 0x2b
 80068d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80068dc:	f89a 3000 	ldrb.w	r3, [sl]
 80068e0:	2b2a      	cmp	r3, #42	; 0x2a
 80068e2:	d015      	beq.n	8006910 <_vfiprintf_r+0x13c>
 80068e4:	9a07      	ldr	r2, [sp, #28]
 80068e6:	4654      	mov	r4, sl
 80068e8:	2000      	movs	r0, #0
 80068ea:	f04f 0c0a 	mov.w	ip, #10
 80068ee:	4621      	mov	r1, r4
 80068f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068f4:	3b30      	subs	r3, #48	; 0x30
 80068f6:	2b09      	cmp	r3, #9
 80068f8:	d94e      	bls.n	8006998 <_vfiprintf_r+0x1c4>
 80068fa:	b1b0      	cbz	r0, 800692a <_vfiprintf_r+0x156>
 80068fc:	9207      	str	r2, [sp, #28]
 80068fe:	e014      	b.n	800692a <_vfiprintf_r+0x156>
 8006900:	eba0 0308 	sub.w	r3, r0, r8
 8006904:	fa09 f303 	lsl.w	r3, r9, r3
 8006908:	4313      	orrs	r3, r2
 800690a:	9304      	str	r3, [sp, #16]
 800690c:	46a2      	mov	sl, r4
 800690e:	e7d2      	b.n	80068b6 <_vfiprintf_r+0xe2>
 8006910:	9b03      	ldr	r3, [sp, #12]
 8006912:	1d19      	adds	r1, r3, #4
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	9103      	str	r1, [sp, #12]
 8006918:	2b00      	cmp	r3, #0
 800691a:	bfbb      	ittet	lt
 800691c:	425b      	neglt	r3, r3
 800691e:	f042 0202 	orrlt.w	r2, r2, #2
 8006922:	9307      	strge	r3, [sp, #28]
 8006924:	9307      	strlt	r3, [sp, #28]
 8006926:	bfb8      	it	lt
 8006928:	9204      	strlt	r2, [sp, #16]
 800692a:	7823      	ldrb	r3, [r4, #0]
 800692c:	2b2e      	cmp	r3, #46	; 0x2e
 800692e:	d10c      	bne.n	800694a <_vfiprintf_r+0x176>
 8006930:	7863      	ldrb	r3, [r4, #1]
 8006932:	2b2a      	cmp	r3, #42	; 0x2a
 8006934:	d135      	bne.n	80069a2 <_vfiprintf_r+0x1ce>
 8006936:	9b03      	ldr	r3, [sp, #12]
 8006938:	1d1a      	adds	r2, r3, #4
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	9203      	str	r2, [sp, #12]
 800693e:	2b00      	cmp	r3, #0
 8006940:	bfb8      	it	lt
 8006942:	f04f 33ff 	movlt.w	r3, #4294967295
 8006946:	3402      	adds	r4, #2
 8006948:	9305      	str	r3, [sp, #20]
 800694a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006a30 <_vfiprintf_r+0x25c>
 800694e:	7821      	ldrb	r1, [r4, #0]
 8006950:	2203      	movs	r2, #3
 8006952:	4650      	mov	r0, sl
 8006954:	f7f9 fc1c 	bl	8000190 <memchr>
 8006958:	b140      	cbz	r0, 800696c <_vfiprintf_r+0x198>
 800695a:	2340      	movs	r3, #64	; 0x40
 800695c:	eba0 000a 	sub.w	r0, r0, sl
 8006960:	fa03 f000 	lsl.w	r0, r3, r0
 8006964:	9b04      	ldr	r3, [sp, #16]
 8006966:	4303      	orrs	r3, r0
 8006968:	3401      	adds	r4, #1
 800696a:	9304      	str	r3, [sp, #16]
 800696c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006970:	482c      	ldr	r0, [pc, #176]	; (8006a24 <_vfiprintf_r+0x250>)
 8006972:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006976:	2206      	movs	r2, #6
 8006978:	f7f9 fc0a 	bl	8000190 <memchr>
 800697c:	2800      	cmp	r0, #0
 800697e:	d03f      	beq.n	8006a00 <_vfiprintf_r+0x22c>
 8006980:	4b29      	ldr	r3, [pc, #164]	; (8006a28 <_vfiprintf_r+0x254>)
 8006982:	bb1b      	cbnz	r3, 80069cc <_vfiprintf_r+0x1f8>
 8006984:	9b03      	ldr	r3, [sp, #12]
 8006986:	3307      	adds	r3, #7
 8006988:	f023 0307 	bic.w	r3, r3, #7
 800698c:	3308      	adds	r3, #8
 800698e:	9303      	str	r3, [sp, #12]
 8006990:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006992:	443b      	add	r3, r7
 8006994:	9309      	str	r3, [sp, #36]	; 0x24
 8006996:	e767      	b.n	8006868 <_vfiprintf_r+0x94>
 8006998:	fb0c 3202 	mla	r2, ip, r2, r3
 800699c:	460c      	mov	r4, r1
 800699e:	2001      	movs	r0, #1
 80069a0:	e7a5      	b.n	80068ee <_vfiprintf_r+0x11a>
 80069a2:	2300      	movs	r3, #0
 80069a4:	3401      	adds	r4, #1
 80069a6:	9305      	str	r3, [sp, #20]
 80069a8:	4619      	mov	r1, r3
 80069aa:	f04f 0c0a 	mov.w	ip, #10
 80069ae:	4620      	mov	r0, r4
 80069b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069b4:	3a30      	subs	r2, #48	; 0x30
 80069b6:	2a09      	cmp	r2, #9
 80069b8:	d903      	bls.n	80069c2 <_vfiprintf_r+0x1ee>
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d0c5      	beq.n	800694a <_vfiprintf_r+0x176>
 80069be:	9105      	str	r1, [sp, #20]
 80069c0:	e7c3      	b.n	800694a <_vfiprintf_r+0x176>
 80069c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80069c6:	4604      	mov	r4, r0
 80069c8:	2301      	movs	r3, #1
 80069ca:	e7f0      	b.n	80069ae <_vfiprintf_r+0x1da>
 80069cc:	ab03      	add	r3, sp, #12
 80069ce:	9300      	str	r3, [sp, #0]
 80069d0:	462a      	mov	r2, r5
 80069d2:	4b16      	ldr	r3, [pc, #88]	; (8006a2c <_vfiprintf_r+0x258>)
 80069d4:	a904      	add	r1, sp, #16
 80069d6:	4630      	mov	r0, r6
 80069d8:	f7fd fee8 	bl	80047ac <_printf_float>
 80069dc:	4607      	mov	r7, r0
 80069de:	1c78      	adds	r0, r7, #1
 80069e0:	d1d6      	bne.n	8006990 <_vfiprintf_r+0x1bc>
 80069e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80069e4:	07d9      	lsls	r1, r3, #31
 80069e6:	d405      	bmi.n	80069f4 <_vfiprintf_r+0x220>
 80069e8:	89ab      	ldrh	r3, [r5, #12]
 80069ea:	059a      	lsls	r2, r3, #22
 80069ec:	d402      	bmi.n	80069f4 <_vfiprintf_r+0x220>
 80069ee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80069f0:	f7ff fa34 	bl	8005e5c <__retarget_lock_release_recursive>
 80069f4:	89ab      	ldrh	r3, [r5, #12]
 80069f6:	065b      	lsls	r3, r3, #25
 80069f8:	f53f af12 	bmi.w	8006820 <_vfiprintf_r+0x4c>
 80069fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80069fe:	e711      	b.n	8006824 <_vfiprintf_r+0x50>
 8006a00:	ab03      	add	r3, sp, #12
 8006a02:	9300      	str	r3, [sp, #0]
 8006a04:	462a      	mov	r2, r5
 8006a06:	4b09      	ldr	r3, [pc, #36]	; (8006a2c <_vfiprintf_r+0x258>)
 8006a08:	a904      	add	r1, sp, #16
 8006a0a:	4630      	mov	r0, r6
 8006a0c:	f7fe f972 	bl	8004cf4 <_printf_i>
 8006a10:	e7e4      	b.n	80069dc <_vfiprintf_r+0x208>
 8006a12:	bf00      	nop
 8006a14:	08007320 	.word	0x08007320
 8006a18:	08007340 	.word	0x08007340
 8006a1c:	08007300 	.word	0x08007300
 8006a20:	080074bc 	.word	0x080074bc
 8006a24:	080074c6 	.word	0x080074c6
 8006a28:	080047ad 	.word	0x080047ad
 8006a2c:	080067af 	.word	0x080067af
 8006a30:	080074c2 	.word	0x080074c2

08006a34 <_sbrk_r>:
 8006a34:	b538      	push	{r3, r4, r5, lr}
 8006a36:	4d06      	ldr	r5, [pc, #24]	; (8006a50 <_sbrk_r+0x1c>)
 8006a38:	2300      	movs	r3, #0
 8006a3a:	4604      	mov	r4, r0
 8006a3c:	4608      	mov	r0, r1
 8006a3e:	602b      	str	r3, [r5, #0]
 8006a40:	f7fa fdc8 	bl	80015d4 <_sbrk>
 8006a44:	1c43      	adds	r3, r0, #1
 8006a46:	d102      	bne.n	8006a4e <_sbrk_r+0x1a>
 8006a48:	682b      	ldr	r3, [r5, #0]
 8006a4a:	b103      	cbz	r3, 8006a4e <_sbrk_r+0x1a>
 8006a4c:	6023      	str	r3, [r4, #0]
 8006a4e:	bd38      	pop	{r3, r4, r5, pc}
 8006a50:	20000300 	.word	0x20000300

08006a54 <__sread>:
 8006a54:	b510      	push	{r4, lr}
 8006a56:	460c      	mov	r4, r1
 8006a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a5c:	f000 faa8 	bl	8006fb0 <_read_r>
 8006a60:	2800      	cmp	r0, #0
 8006a62:	bfab      	itete	ge
 8006a64:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006a66:	89a3      	ldrhlt	r3, [r4, #12]
 8006a68:	181b      	addge	r3, r3, r0
 8006a6a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a6e:	bfac      	ite	ge
 8006a70:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a72:	81a3      	strhlt	r3, [r4, #12]
 8006a74:	bd10      	pop	{r4, pc}

08006a76 <__swrite>:
 8006a76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a7a:	461f      	mov	r7, r3
 8006a7c:	898b      	ldrh	r3, [r1, #12]
 8006a7e:	05db      	lsls	r3, r3, #23
 8006a80:	4605      	mov	r5, r0
 8006a82:	460c      	mov	r4, r1
 8006a84:	4616      	mov	r6, r2
 8006a86:	d505      	bpl.n	8006a94 <__swrite+0x1e>
 8006a88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a8c:	2302      	movs	r3, #2
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f000 f9f8 	bl	8006e84 <_lseek_r>
 8006a94:	89a3      	ldrh	r3, [r4, #12]
 8006a96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a9e:	81a3      	strh	r3, [r4, #12]
 8006aa0:	4632      	mov	r2, r6
 8006aa2:	463b      	mov	r3, r7
 8006aa4:	4628      	mov	r0, r5
 8006aa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006aaa:	f000 b869 	b.w	8006b80 <_write_r>

08006aae <__sseek>:
 8006aae:	b510      	push	{r4, lr}
 8006ab0:	460c      	mov	r4, r1
 8006ab2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ab6:	f000 f9e5 	bl	8006e84 <_lseek_r>
 8006aba:	1c43      	adds	r3, r0, #1
 8006abc:	89a3      	ldrh	r3, [r4, #12]
 8006abe:	bf15      	itete	ne
 8006ac0:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ac2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006ac6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006aca:	81a3      	strheq	r3, [r4, #12]
 8006acc:	bf18      	it	ne
 8006ace:	81a3      	strhne	r3, [r4, #12]
 8006ad0:	bd10      	pop	{r4, pc}

08006ad2 <__sclose>:
 8006ad2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ad6:	f000 b8f1 	b.w	8006cbc <_close_r>
	...

08006adc <__swbuf_r>:
 8006adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ade:	460e      	mov	r6, r1
 8006ae0:	4614      	mov	r4, r2
 8006ae2:	4605      	mov	r5, r0
 8006ae4:	b118      	cbz	r0, 8006aee <__swbuf_r+0x12>
 8006ae6:	6983      	ldr	r3, [r0, #24]
 8006ae8:	b90b      	cbnz	r3, 8006aee <__swbuf_r+0x12>
 8006aea:	f7ff f913 	bl	8005d14 <__sinit>
 8006aee:	4b21      	ldr	r3, [pc, #132]	; (8006b74 <__swbuf_r+0x98>)
 8006af0:	429c      	cmp	r4, r3
 8006af2:	d12b      	bne.n	8006b4c <__swbuf_r+0x70>
 8006af4:	686c      	ldr	r4, [r5, #4]
 8006af6:	69a3      	ldr	r3, [r4, #24]
 8006af8:	60a3      	str	r3, [r4, #8]
 8006afa:	89a3      	ldrh	r3, [r4, #12]
 8006afc:	071a      	lsls	r2, r3, #28
 8006afe:	d52f      	bpl.n	8006b60 <__swbuf_r+0x84>
 8006b00:	6923      	ldr	r3, [r4, #16]
 8006b02:	b36b      	cbz	r3, 8006b60 <__swbuf_r+0x84>
 8006b04:	6923      	ldr	r3, [r4, #16]
 8006b06:	6820      	ldr	r0, [r4, #0]
 8006b08:	1ac0      	subs	r0, r0, r3
 8006b0a:	6963      	ldr	r3, [r4, #20]
 8006b0c:	b2f6      	uxtb	r6, r6
 8006b0e:	4283      	cmp	r3, r0
 8006b10:	4637      	mov	r7, r6
 8006b12:	dc04      	bgt.n	8006b1e <__swbuf_r+0x42>
 8006b14:	4621      	mov	r1, r4
 8006b16:	4628      	mov	r0, r5
 8006b18:	f000 f966 	bl	8006de8 <_fflush_r>
 8006b1c:	bb30      	cbnz	r0, 8006b6c <__swbuf_r+0x90>
 8006b1e:	68a3      	ldr	r3, [r4, #8]
 8006b20:	3b01      	subs	r3, #1
 8006b22:	60a3      	str	r3, [r4, #8]
 8006b24:	6823      	ldr	r3, [r4, #0]
 8006b26:	1c5a      	adds	r2, r3, #1
 8006b28:	6022      	str	r2, [r4, #0]
 8006b2a:	701e      	strb	r6, [r3, #0]
 8006b2c:	6963      	ldr	r3, [r4, #20]
 8006b2e:	3001      	adds	r0, #1
 8006b30:	4283      	cmp	r3, r0
 8006b32:	d004      	beq.n	8006b3e <__swbuf_r+0x62>
 8006b34:	89a3      	ldrh	r3, [r4, #12]
 8006b36:	07db      	lsls	r3, r3, #31
 8006b38:	d506      	bpl.n	8006b48 <__swbuf_r+0x6c>
 8006b3a:	2e0a      	cmp	r6, #10
 8006b3c:	d104      	bne.n	8006b48 <__swbuf_r+0x6c>
 8006b3e:	4621      	mov	r1, r4
 8006b40:	4628      	mov	r0, r5
 8006b42:	f000 f951 	bl	8006de8 <_fflush_r>
 8006b46:	b988      	cbnz	r0, 8006b6c <__swbuf_r+0x90>
 8006b48:	4638      	mov	r0, r7
 8006b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b4c:	4b0a      	ldr	r3, [pc, #40]	; (8006b78 <__swbuf_r+0x9c>)
 8006b4e:	429c      	cmp	r4, r3
 8006b50:	d101      	bne.n	8006b56 <__swbuf_r+0x7a>
 8006b52:	68ac      	ldr	r4, [r5, #8]
 8006b54:	e7cf      	b.n	8006af6 <__swbuf_r+0x1a>
 8006b56:	4b09      	ldr	r3, [pc, #36]	; (8006b7c <__swbuf_r+0xa0>)
 8006b58:	429c      	cmp	r4, r3
 8006b5a:	bf08      	it	eq
 8006b5c:	68ec      	ldreq	r4, [r5, #12]
 8006b5e:	e7ca      	b.n	8006af6 <__swbuf_r+0x1a>
 8006b60:	4621      	mov	r1, r4
 8006b62:	4628      	mov	r0, r5
 8006b64:	f000 f81e 	bl	8006ba4 <__swsetup_r>
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	d0cb      	beq.n	8006b04 <__swbuf_r+0x28>
 8006b6c:	f04f 37ff 	mov.w	r7, #4294967295
 8006b70:	e7ea      	b.n	8006b48 <__swbuf_r+0x6c>
 8006b72:	bf00      	nop
 8006b74:	08007320 	.word	0x08007320
 8006b78:	08007340 	.word	0x08007340
 8006b7c:	08007300 	.word	0x08007300

08006b80 <_write_r>:
 8006b80:	b538      	push	{r3, r4, r5, lr}
 8006b82:	4d07      	ldr	r5, [pc, #28]	; (8006ba0 <_write_r+0x20>)
 8006b84:	4604      	mov	r4, r0
 8006b86:	4608      	mov	r0, r1
 8006b88:	4611      	mov	r1, r2
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	602a      	str	r2, [r5, #0]
 8006b8e:	461a      	mov	r2, r3
 8006b90:	f7fa fccf 	bl	8001532 <_write>
 8006b94:	1c43      	adds	r3, r0, #1
 8006b96:	d102      	bne.n	8006b9e <_write_r+0x1e>
 8006b98:	682b      	ldr	r3, [r5, #0]
 8006b9a:	b103      	cbz	r3, 8006b9e <_write_r+0x1e>
 8006b9c:	6023      	str	r3, [r4, #0]
 8006b9e:	bd38      	pop	{r3, r4, r5, pc}
 8006ba0:	20000300 	.word	0x20000300

08006ba4 <__swsetup_r>:
 8006ba4:	4b32      	ldr	r3, [pc, #200]	; (8006c70 <__swsetup_r+0xcc>)
 8006ba6:	b570      	push	{r4, r5, r6, lr}
 8006ba8:	681d      	ldr	r5, [r3, #0]
 8006baa:	4606      	mov	r6, r0
 8006bac:	460c      	mov	r4, r1
 8006bae:	b125      	cbz	r5, 8006bba <__swsetup_r+0x16>
 8006bb0:	69ab      	ldr	r3, [r5, #24]
 8006bb2:	b913      	cbnz	r3, 8006bba <__swsetup_r+0x16>
 8006bb4:	4628      	mov	r0, r5
 8006bb6:	f7ff f8ad 	bl	8005d14 <__sinit>
 8006bba:	4b2e      	ldr	r3, [pc, #184]	; (8006c74 <__swsetup_r+0xd0>)
 8006bbc:	429c      	cmp	r4, r3
 8006bbe:	d10f      	bne.n	8006be0 <__swsetup_r+0x3c>
 8006bc0:	686c      	ldr	r4, [r5, #4]
 8006bc2:	89a3      	ldrh	r3, [r4, #12]
 8006bc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bc8:	0719      	lsls	r1, r3, #28
 8006bca:	d42c      	bmi.n	8006c26 <__swsetup_r+0x82>
 8006bcc:	06dd      	lsls	r5, r3, #27
 8006bce:	d411      	bmi.n	8006bf4 <__swsetup_r+0x50>
 8006bd0:	2309      	movs	r3, #9
 8006bd2:	6033      	str	r3, [r6, #0]
 8006bd4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006bd8:	81a3      	strh	r3, [r4, #12]
 8006bda:	f04f 30ff 	mov.w	r0, #4294967295
 8006bde:	e03e      	b.n	8006c5e <__swsetup_r+0xba>
 8006be0:	4b25      	ldr	r3, [pc, #148]	; (8006c78 <__swsetup_r+0xd4>)
 8006be2:	429c      	cmp	r4, r3
 8006be4:	d101      	bne.n	8006bea <__swsetup_r+0x46>
 8006be6:	68ac      	ldr	r4, [r5, #8]
 8006be8:	e7eb      	b.n	8006bc2 <__swsetup_r+0x1e>
 8006bea:	4b24      	ldr	r3, [pc, #144]	; (8006c7c <__swsetup_r+0xd8>)
 8006bec:	429c      	cmp	r4, r3
 8006bee:	bf08      	it	eq
 8006bf0:	68ec      	ldreq	r4, [r5, #12]
 8006bf2:	e7e6      	b.n	8006bc2 <__swsetup_r+0x1e>
 8006bf4:	0758      	lsls	r0, r3, #29
 8006bf6:	d512      	bpl.n	8006c1e <__swsetup_r+0x7a>
 8006bf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bfa:	b141      	cbz	r1, 8006c0e <__swsetup_r+0x6a>
 8006bfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c00:	4299      	cmp	r1, r3
 8006c02:	d002      	beq.n	8006c0a <__swsetup_r+0x66>
 8006c04:	4630      	mov	r0, r6
 8006c06:	f7ff fcdb 	bl	80065c0 <_free_r>
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	6363      	str	r3, [r4, #52]	; 0x34
 8006c0e:	89a3      	ldrh	r3, [r4, #12]
 8006c10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006c14:	81a3      	strh	r3, [r4, #12]
 8006c16:	2300      	movs	r3, #0
 8006c18:	6063      	str	r3, [r4, #4]
 8006c1a:	6923      	ldr	r3, [r4, #16]
 8006c1c:	6023      	str	r3, [r4, #0]
 8006c1e:	89a3      	ldrh	r3, [r4, #12]
 8006c20:	f043 0308 	orr.w	r3, r3, #8
 8006c24:	81a3      	strh	r3, [r4, #12]
 8006c26:	6923      	ldr	r3, [r4, #16]
 8006c28:	b94b      	cbnz	r3, 8006c3e <__swsetup_r+0x9a>
 8006c2a:	89a3      	ldrh	r3, [r4, #12]
 8006c2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c34:	d003      	beq.n	8006c3e <__swsetup_r+0x9a>
 8006c36:	4621      	mov	r1, r4
 8006c38:	4630      	mov	r0, r6
 8006c3a:	f000 f95b 	bl	8006ef4 <__smakebuf_r>
 8006c3e:	89a0      	ldrh	r0, [r4, #12]
 8006c40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c44:	f010 0301 	ands.w	r3, r0, #1
 8006c48:	d00a      	beq.n	8006c60 <__swsetup_r+0xbc>
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	60a3      	str	r3, [r4, #8]
 8006c4e:	6963      	ldr	r3, [r4, #20]
 8006c50:	425b      	negs	r3, r3
 8006c52:	61a3      	str	r3, [r4, #24]
 8006c54:	6923      	ldr	r3, [r4, #16]
 8006c56:	b943      	cbnz	r3, 8006c6a <__swsetup_r+0xc6>
 8006c58:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006c5c:	d1ba      	bne.n	8006bd4 <__swsetup_r+0x30>
 8006c5e:	bd70      	pop	{r4, r5, r6, pc}
 8006c60:	0781      	lsls	r1, r0, #30
 8006c62:	bf58      	it	pl
 8006c64:	6963      	ldrpl	r3, [r4, #20]
 8006c66:	60a3      	str	r3, [r4, #8]
 8006c68:	e7f4      	b.n	8006c54 <__swsetup_r+0xb0>
 8006c6a:	2000      	movs	r0, #0
 8006c6c:	e7f7      	b.n	8006c5e <__swsetup_r+0xba>
 8006c6e:	bf00      	nop
 8006c70:	20000010 	.word	0x20000010
 8006c74:	08007320 	.word	0x08007320
 8006c78:	08007340 	.word	0x08007340
 8006c7c:	08007300 	.word	0x08007300

08006c80 <__assert_func>:
 8006c80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006c82:	4614      	mov	r4, r2
 8006c84:	461a      	mov	r2, r3
 8006c86:	4b09      	ldr	r3, [pc, #36]	; (8006cac <__assert_func+0x2c>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4605      	mov	r5, r0
 8006c8c:	68d8      	ldr	r0, [r3, #12]
 8006c8e:	b14c      	cbz	r4, 8006ca4 <__assert_func+0x24>
 8006c90:	4b07      	ldr	r3, [pc, #28]	; (8006cb0 <__assert_func+0x30>)
 8006c92:	9100      	str	r1, [sp, #0]
 8006c94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006c98:	4906      	ldr	r1, [pc, #24]	; (8006cb4 <__assert_func+0x34>)
 8006c9a:	462b      	mov	r3, r5
 8006c9c:	f000 f8e0 	bl	8006e60 <fiprintf>
 8006ca0:	f000 f9a5 	bl	8006fee <abort>
 8006ca4:	4b04      	ldr	r3, [pc, #16]	; (8006cb8 <__assert_func+0x38>)
 8006ca6:	461c      	mov	r4, r3
 8006ca8:	e7f3      	b.n	8006c92 <__assert_func+0x12>
 8006caa:	bf00      	nop
 8006cac:	20000010 	.word	0x20000010
 8006cb0:	080074cd 	.word	0x080074cd
 8006cb4:	080074da 	.word	0x080074da
 8006cb8:	08007508 	.word	0x08007508

08006cbc <_close_r>:
 8006cbc:	b538      	push	{r3, r4, r5, lr}
 8006cbe:	4d06      	ldr	r5, [pc, #24]	; (8006cd8 <_close_r+0x1c>)
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	4604      	mov	r4, r0
 8006cc4:	4608      	mov	r0, r1
 8006cc6:	602b      	str	r3, [r5, #0]
 8006cc8:	f7fa fc4f 	bl	800156a <_close>
 8006ccc:	1c43      	adds	r3, r0, #1
 8006cce:	d102      	bne.n	8006cd6 <_close_r+0x1a>
 8006cd0:	682b      	ldr	r3, [r5, #0]
 8006cd2:	b103      	cbz	r3, 8006cd6 <_close_r+0x1a>
 8006cd4:	6023      	str	r3, [r4, #0]
 8006cd6:	bd38      	pop	{r3, r4, r5, pc}
 8006cd8:	20000300 	.word	0x20000300

08006cdc <__sflush_r>:
 8006cdc:	898a      	ldrh	r2, [r1, #12]
 8006cde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ce2:	4605      	mov	r5, r0
 8006ce4:	0710      	lsls	r0, r2, #28
 8006ce6:	460c      	mov	r4, r1
 8006ce8:	d458      	bmi.n	8006d9c <__sflush_r+0xc0>
 8006cea:	684b      	ldr	r3, [r1, #4]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	dc05      	bgt.n	8006cfc <__sflush_r+0x20>
 8006cf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	dc02      	bgt.n	8006cfc <__sflush_r+0x20>
 8006cf6:	2000      	movs	r0, #0
 8006cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006cfe:	2e00      	cmp	r6, #0
 8006d00:	d0f9      	beq.n	8006cf6 <__sflush_r+0x1a>
 8006d02:	2300      	movs	r3, #0
 8006d04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006d08:	682f      	ldr	r7, [r5, #0]
 8006d0a:	602b      	str	r3, [r5, #0]
 8006d0c:	d032      	beq.n	8006d74 <__sflush_r+0x98>
 8006d0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006d10:	89a3      	ldrh	r3, [r4, #12]
 8006d12:	075a      	lsls	r2, r3, #29
 8006d14:	d505      	bpl.n	8006d22 <__sflush_r+0x46>
 8006d16:	6863      	ldr	r3, [r4, #4]
 8006d18:	1ac0      	subs	r0, r0, r3
 8006d1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006d1c:	b10b      	cbz	r3, 8006d22 <__sflush_r+0x46>
 8006d1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006d20:	1ac0      	subs	r0, r0, r3
 8006d22:	2300      	movs	r3, #0
 8006d24:	4602      	mov	r2, r0
 8006d26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d28:	6a21      	ldr	r1, [r4, #32]
 8006d2a:	4628      	mov	r0, r5
 8006d2c:	47b0      	blx	r6
 8006d2e:	1c43      	adds	r3, r0, #1
 8006d30:	89a3      	ldrh	r3, [r4, #12]
 8006d32:	d106      	bne.n	8006d42 <__sflush_r+0x66>
 8006d34:	6829      	ldr	r1, [r5, #0]
 8006d36:	291d      	cmp	r1, #29
 8006d38:	d82c      	bhi.n	8006d94 <__sflush_r+0xb8>
 8006d3a:	4a2a      	ldr	r2, [pc, #168]	; (8006de4 <__sflush_r+0x108>)
 8006d3c:	40ca      	lsrs	r2, r1
 8006d3e:	07d6      	lsls	r6, r2, #31
 8006d40:	d528      	bpl.n	8006d94 <__sflush_r+0xb8>
 8006d42:	2200      	movs	r2, #0
 8006d44:	6062      	str	r2, [r4, #4]
 8006d46:	04d9      	lsls	r1, r3, #19
 8006d48:	6922      	ldr	r2, [r4, #16]
 8006d4a:	6022      	str	r2, [r4, #0]
 8006d4c:	d504      	bpl.n	8006d58 <__sflush_r+0x7c>
 8006d4e:	1c42      	adds	r2, r0, #1
 8006d50:	d101      	bne.n	8006d56 <__sflush_r+0x7a>
 8006d52:	682b      	ldr	r3, [r5, #0]
 8006d54:	b903      	cbnz	r3, 8006d58 <__sflush_r+0x7c>
 8006d56:	6560      	str	r0, [r4, #84]	; 0x54
 8006d58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d5a:	602f      	str	r7, [r5, #0]
 8006d5c:	2900      	cmp	r1, #0
 8006d5e:	d0ca      	beq.n	8006cf6 <__sflush_r+0x1a>
 8006d60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d64:	4299      	cmp	r1, r3
 8006d66:	d002      	beq.n	8006d6e <__sflush_r+0x92>
 8006d68:	4628      	mov	r0, r5
 8006d6a:	f7ff fc29 	bl	80065c0 <_free_r>
 8006d6e:	2000      	movs	r0, #0
 8006d70:	6360      	str	r0, [r4, #52]	; 0x34
 8006d72:	e7c1      	b.n	8006cf8 <__sflush_r+0x1c>
 8006d74:	6a21      	ldr	r1, [r4, #32]
 8006d76:	2301      	movs	r3, #1
 8006d78:	4628      	mov	r0, r5
 8006d7a:	47b0      	blx	r6
 8006d7c:	1c41      	adds	r1, r0, #1
 8006d7e:	d1c7      	bne.n	8006d10 <__sflush_r+0x34>
 8006d80:	682b      	ldr	r3, [r5, #0]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d0c4      	beq.n	8006d10 <__sflush_r+0x34>
 8006d86:	2b1d      	cmp	r3, #29
 8006d88:	d001      	beq.n	8006d8e <__sflush_r+0xb2>
 8006d8a:	2b16      	cmp	r3, #22
 8006d8c:	d101      	bne.n	8006d92 <__sflush_r+0xb6>
 8006d8e:	602f      	str	r7, [r5, #0]
 8006d90:	e7b1      	b.n	8006cf6 <__sflush_r+0x1a>
 8006d92:	89a3      	ldrh	r3, [r4, #12]
 8006d94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d98:	81a3      	strh	r3, [r4, #12]
 8006d9a:	e7ad      	b.n	8006cf8 <__sflush_r+0x1c>
 8006d9c:	690f      	ldr	r7, [r1, #16]
 8006d9e:	2f00      	cmp	r7, #0
 8006da0:	d0a9      	beq.n	8006cf6 <__sflush_r+0x1a>
 8006da2:	0793      	lsls	r3, r2, #30
 8006da4:	680e      	ldr	r6, [r1, #0]
 8006da6:	bf08      	it	eq
 8006da8:	694b      	ldreq	r3, [r1, #20]
 8006daa:	600f      	str	r7, [r1, #0]
 8006dac:	bf18      	it	ne
 8006dae:	2300      	movne	r3, #0
 8006db0:	eba6 0807 	sub.w	r8, r6, r7
 8006db4:	608b      	str	r3, [r1, #8]
 8006db6:	f1b8 0f00 	cmp.w	r8, #0
 8006dba:	dd9c      	ble.n	8006cf6 <__sflush_r+0x1a>
 8006dbc:	6a21      	ldr	r1, [r4, #32]
 8006dbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006dc0:	4643      	mov	r3, r8
 8006dc2:	463a      	mov	r2, r7
 8006dc4:	4628      	mov	r0, r5
 8006dc6:	47b0      	blx	r6
 8006dc8:	2800      	cmp	r0, #0
 8006dca:	dc06      	bgt.n	8006dda <__sflush_r+0xfe>
 8006dcc:	89a3      	ldrh	r3, [r4, #12]
 8006dce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dd2:	81a3      	strh	r3, [r4, #12]
 8006dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd8:	e78e      	b.n	8006cf8 <__sflush_r+0x1c>
 8006dda:	4407      	add	r7, r0
 8006ddc:	eba8 0800 	sub.w	r8, r8, r0
 8006de0:	e7e9      	b.n	8006db6 <__sflush_r+0xda>
 8006de2:	bf00      	nop
 8006de4:	20400001 	.word	0x20400001

08006de8 <_fflush_r>:
 8006de8:	b538      	push	{r3, r4, r5, lr}
 8006dea:	690b      	ldr	r3, [r1, #16]
 8006dec:	4605      	mov	r5, r0
 8006dee:	460c      	mov	r4, r1
 8006df0:	b913      	cbnz	r3, 8006df8 <_fflush_r+0x10>
 8006df2:	2500      	movs	r5, #0
 8006df4:	4628      	mov	r0, r5
 8006df6:	bd38      	pop	{r3, r4, r5, pc}
 8006df8:	b118      	cbz	r0, 8006e02 <_fflush_r+0x1a>
 8006dfa:	6983      	ldr	r3, [r0, #24]
 8006dfc:	b90b      	cbnz	r3, 8006e02 <_fflush_r+0x1a>
 8006dfe:	f7fe ff89 	bl	8005d14 <__sinit>
 8006e02:	4b14      	ldr	r3, [pc, #80]	; (8006e54 <_fflush_r+0x6c>)
 8006e04:	429c      	cmp	r4, r3
 8006e06:	d11b      	bne.n	8006e40 <_fflush_r+0x58>
 8006e08:	686c      	ldr	r4, [r5, #4]
 8006e0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d0ef      	beq.n	8006df2 <_fflush_r+0xa>
 8006e12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006e14:	07d0      	lsls	r0, r2, #31
 8006e16:	d404      	bmi.n	8006e22 <_fflush_r+0x3a>
 8006e18:	0599      	lsls	r1, r3, #22
 8006e1a:	d402      	bmi.n	8006e22 <_fflush_r+0x3a>
 8006e1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e1e:	f7ff f81c 	bl	8005e5a <__retarget_lock_acquire_recursive>
 8006e22:	4628      	mov	r0, r5
 8006e24:	4621      	mov	r1, r4
 8006e26:	f7ff ff59 	bl	8006cdc <__sflush_r>
 8006e2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e2c:	07da      	lsls	r2, r3, #31
 8006e2e:	4605      	mov	r5, r0
 8006e30:	d4e0      	bmi.n	8006df4 <_fflush_r+0xc>
 8006e32:	89a3      	ldrh	r3, [r4, #12]
 8006e34:	059b      	lsls	r3, r3, #22
 8006e36:	d4dd      	bmi.n	8006df4 <_fflush_r+0xc>
 8006e38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e3a:	f7ff f80f 	bl	8005e5c <__retarget_lock_release_recursive>
 8006e3e:	e7d9      	b.n	8006df4 <_fflush_r+0xc>
 8006e40:	4b05      	ldr	r3, [pc, #20]	; (8006e58 <_fflush_r+0x70>)
 8006e42:	429c      	cmp	r4, r3
 8006e44:	d101      	bne.n	8006e4a <_fflush_r+0x62>
 8006e46:	68ac      	ldr	r4, [r5, #8]
 8006e48:	e7df      	b.n	8006e0a <_fflush_r+0x22>
 8006e4a:	4b04      	ldr	r3, [pc, #16]	; (8006e5c <_fflush_r+0x74>)
 8006e4c:	429c      	cmp	r4, r3
 8006e4e:	bf08      	it	eq
 8006e50:	68ec      	ldreq	r4, [r5, #12]
 8006e52:	e7da      	b.n	8006e0a <_fflush_r+0x22>
 8006e54:	08007320 	.word	0x08007320
 8006e58:	08007340 	.word	0x08007340
 8006e5c:	08007300 	.word	0x08007300

08006e60 <fiprintf>:
 8006e60:	b40e      	push	{r1, r2, r3}
 8006e62:	b503      	push	{r0, r1, lr}
 8006e64:	4601      	mov	r1, r0
 8006e66:	ab03      	add	r3, sp, #12
 8006e68:	4805      	ldr	r0, [pc, #20]	; (8006e80 <fiprintf+0x20>)
 8006e6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e6e:	6800      	ldr	r0, [r0, #0]
 8006e70:	9301      	str	r3, [sp, #4]
 8006e72:	f7ff fcaf 	bl	80067d4 <_vfiprintf_r>
 8006e76:	b002      	add	sp, #8
 8006e78:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e7c:	b003      	add	sp, #12
 8006e7e:	4770      	bx	lr
 8006e80:	20000010 	.word	0x20000010

08006e84 <_lseek_r>:
 8006e84:	b538      	push	{r3, r4, r5, lr}
 8006e86:	4d07      	ldr	r5, [pc, #28]	; (8006ea4 <_lseek_r+0x20>)
 8006e88:	4604      	mov	r4, r0
 8006e8a:	4608      	mov	r0, r1
 8006e8c:	4611      	mov	r1, r2
 8006e8e:	2200      	movs	r2, #0
 8006e90:	602a      	str	r2, [r5, #0]
 8006e92:	461a      	mov	r2, r3
 8006e94:	f7fa fb90 	bl	80015b8 <_lseek>
 8006e98:	1c43      	adds	r3, r0, #1
 8006e9a:	d102      	bne.n	8006ea2 <_lseek_r+0x1e>
 8006e9c:	682b      	ldr	r3, [r5, #0]
 8006e9e:	b103      	cbz	r3, 8006ea2 <_lseek_r+0x1e>
 8006ea0:	6023      	str	r3, [r4, #0]
 8006ea2:	bd38      	pop	{r3, r4, r5, pc}
 8006ea4:	20000300 	.word	0x20000300

08006ea8 <__swhatbuf_r>:
 8006ea8:	b570      	push	{r4, r5, r6, lr}
 8006eaa:	460e      	mov	r6, r1
 8006eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eb0:	2900      	cmp	r1, #0
 8006eb2:	b096      	sub	sp, #88	; 0x58
 8006eb4:	4614      	mov	r4, r2
 8006eb6:	461d      	mov	r5, r3
 8006eb8:	da08      	bge.n	8006ecc <__swhatbuf_r+0x24>
 8006eba:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	602a      	str	r2, [r5, #0]
 8006ec2:	061a      	lsls	r2, r3, #24
 8006ec4:	d410      	bmi.n	8006ee8 <__swhatbuf_r+0x40>
 8006ec6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006eca:	e00e      	b.n	8006eea <__swhatbuf_r+0x42>
 8006ecc:	466a      	mov	r2, sp
 8006ece:	f000 f895 	bl	8006ffc <_fstat_r>
 8006ed2:	2800      	cmp	r0, #0
 8006ed4:	dbf1      	blt.n	8006eba <__swhatbuf_r+0x12>
 8006ed6:	9a01      	ldr	r2, [sp, #4]
 8006ed8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006edc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006ee0:	425a      	negs	r2, r3
 8006ee2:	415a      	adcs	r2, r3
 8006ee4:	602a      	str	r2, [r5, #0]
 8006ee6:	e7ee      	b.n	8006ec6 <__swhatbuf_r+0x1e>
 8006ee8:	2340      	movs	r3, #64	; 0x40
 8006eea:	2000      	movs	r0, #0
 8006eec:	6023      	str	r3, [r4, #0]
 8006eee:	b016      	add	sp, #88	; 0x58
 8006ef0:	bd70      	pop	{r4, r5, r6, pc}
	...

08006ef4 <__smakebuf_r>:
 8006ef4:	898b      	ldrh	r3, [r1, #12]
 8006ef6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006ef8:	079d      	lsls	r5, r3, #30
 8006efa:	4606      	mov	r6, r0
 8006efc:	460c      	mov	r4, r1
 8006efe:	d507      	bpl.n	8006f10 <__smakebuf_r+0x1c>
 8006f00:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f04:	6023      	str	r3, [r4, #0]
 8006f06:	6123      	str	r3, [r4, #16]
 8006f08:	2301      	movs	r3, #1
 8006f0a:	6163      	str	r3, [r4, #20]
 8006f0c:	b002      	add	sp, #8
 8006f0e:	bd70      	pop	{r4, r5, r6, pc}
 8006f10:	ab01      	add	r3, sp, #4
 8006f12:	466a      	mov	r2, sp
 8006f14:	f7ff ffc8 	bl	8006ea8 <__swhatbuf_r>
 8006f18:	9900      	ldr	r1, [sp, #0]
 8006f1a:	4605      	mov	r5, r0
 8006f1c:	4630      	mov	r0, r6
 8006f1e:	f7ff fbbb 	bl	8006698 <_malloc_r>
 8006f22:	b948      	cbnz	r0, 8006f38 <__smakebuf_r+0x44>
 8006f24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f28:	059a      	lsls	r2, r3, #22
 8006f2a:	d4ef      	bmi.n	8006f0c <__smakebuf_r+0x18>
 8006f2c:	f023 0303 	bic.w	r3, r3, #3
 8006f30:	f043 0302 	orr.w	r3, r3, #2
 8006f34:	81a3      	strh	r3, [r4, #12]
 8006f36:	e7e3      	b.n	8006f00 <__smakebuf_r+0xc>
 8006f38:	4b0d      	ldr	r3, [pc, #52]	; (8006f70 <__smakebuf_r+0x7c>)
 8006f3a:	62b3      	str	r3, [r6, #40]	; 0x28
 8006f3c:	89a3      	ldrh	r3, [r4, #12]
 8006f3e:	6020      	str	r0, [r4, #0]
 8006f40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f44:	81a3      	strh	r3, [r4, #12]
 8006f46:	9b00      	ldr	r3, [sp, #0]
 8006f48:	6163      	str	r3, [r4, #20]
 8006f4a:	9b01      	ldr	r3, [sp, #4]
 8006f4c:	6120      	str	r0, [r4, #16]
 8006f4e:	b15b      	cbz	r3, 8006f68 <__smakebuf_r+0x74>
 8006f50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f54:	4630      	mov	r0, r6
 8006f56:	f000 f863 	bl	8007020 <_isatty_r>
 8006f5a:	b128      	cbz	r0, 8006f68 <__smakebuf_r+0x74>
 8006f5c:	89a3      	ldrh	r3, [r4, #12]
 8006f5e:	f023 0303 	bic.w	r3, r3, #3
 8006f62:	f043 0301 	orr.w	r3, r3, #1
 8006f66:	81a3      	strh	r3, [r4, #12]
 8006f68:	89a0      	ldrh	r0, [r4, #12]
 8006f6a:	4305      	orrs	r5, r0
 8006f6c:	81a5      	strh	r5, [r4, #12]
 8006f6e:	e7cd      	b.n	8006f0c <__smakebuf_r+0x18>
 8006f70:	08005cad 	.word	0x08005cad

08006f74 <__ascii_mbtowc>:
 8006f74:	b082      	sub	sp, #8
 8006f76:	b901      	cbnz	r1, 8006f7a <__ascii_mbtowc+0x6>
 8006f78:	a901      	add	r1, sp, #4
 8006f7a:	b142      	cbz	r2, 8006f8e <__ascii_mbtowc+0x1a>
 8006f7c:	b14b      	cbz	r3, 8006f92 <__ascii_mbtowc+0x1e>
 8006f7e:	7813      	ldrb	r3, [r2, #0]
 8006f80:	600b      	str	r3, [r1, #0]
 8006f82:	7812      	ldrb	r2, [r2, #0]
 8006f84:	1e10      	subs	r0, r2, #0
 8006f86:	bf18      	it	ne
 8006f88:	2001      	movne	r0, #1
 8006f8a:	b002      	add	sp, #8
 8006f8c:	4770      	bx	lr
 8006f8e:	4610      	mov	r0, r2
 8006f90:	e7fb      	b.n	8006f8a <__ascii_mbtowc+0x16>
 8006f92:	f06f 0001 	mvn.w	r0, #1
 8006f96:	e7f8      	b.n	8006f8a <__ascii_mbtowc+0x16>

08006f98 <__malloc_lock>:
 8006f98:	4801      	ldr	r0, [pc, #4]	; (8006fa0 <__malloc_lock+0x8>)
 8006f9a:	f7fe bf5e 	b.w	8005e5a <__retarget_lock_acquire_recursive>
 8006f9e:	bf00      	nop
 8006fa0:	200002f4 	.word	0x200002f4

08006fa4 <__malloc_unlock>:
 8006fa4:	4801      	ldr	r0, [pc, #4]	; (8006fac <__malloc_unlock+0x8>)
 8006fa6:	f7fe bf59 	b.w	8005e5c <__retarget_lock_release_recursive>
 8006faa:	bf00      	nop
 8006fac:	200002f4 	.word	0x200002f4

08006fb0 <_read_r>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	4d07      	ldr	r5, [pc, #28]	; (8006fd0 <_read_r+0x20>)
 8006fb4:	4604      	mov	r4, r0
 8006fb6:	4608      	mov	r0, r1
 8006fb8:	4611      	mov	r1, r2
 8006fba:	2200      	movs	r2, #0
 8006fbc:	602a      	str	r2, [r5, #0]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	f7fa fa9a 	bl	80014f8 <_read>
 8006fc4:	1c43      	adds	r3, r0, #1
 8006fc6:	d102      	bne.n	8006fce <_read_r+0x1e>
 8006fc8:	682b      	ldr	r3, [r5, #0]
 8006fca:	b103      	cbz	r3, 8006fce <_read_r+0x1e>
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	bd38      	pop	{r3, r4, r5, pc}
 8006fd0:	20000300 	.word	0x20000300

08006fd4 <__ascii_wctomb>:
 8006fd4:	b149      	cbz	r1, 8006fea <__ascii_wctomb+0x16>
 8006fd6:	2aff      	cmp	r2, #255	; 0xff
 8006fd8:	bf85      	ittet	hi
 8006fda:	238a      	movhi	r3, #138	; 0x8a
 8006fdc:	6003      	strhi	r3, [r0, #0]
 8006fde:	700a      	strbls	r2, [r1, #0]
 8006fe0:	f04f 30ff 	movhi.w	r0, #4294967295
 8006fe4:	bf98      	it	ls
 8006fe6:	2001      	movls	r0, #1
 8006fe8:	4770      	bx	lr
 8006fea:	4608      	mov	r0, r1
 8006fec:	4770      	bx	lr

08006fee <abort>:
 8006fee:	b508      	push	{r3, lr}
 8006ff0:	2006      	movs	r0, #6
 8006ff2:	f000 f84d 	bl	8007090 <raise>
 8006ff6:	2001      	movs	r0, #1
 8006ff8:	f7fa fa74 	bl	80014e4 <_exit>

08006ffc <_fstat_r>:
 8006ffc:	b538      	push	{r3, r4, r5, lr}
 8006ffe:	4d07      	ldr	r5, [pc, #28]	; (800701c <_fstat_r+0x20>)
 8007000:	2300      	movs	r3, #0
 8007002:	4604      	mov	r4, r0
 8007004:	4608      	mov	r0, r1
 8007006:	4611      	mov	r1, r2
 8007008:	602b      	str	r3, [r5, #0]
 800700a:	f7fa faba 	bl	8001582 <_fstat>
 800700e:	1c43      	adds	r3, r0, #1
 8007010:	d102      	bne.n	8007018 <_fstat_r+0x1c>
 8007012:	682b      	ldr	r3, [r5, #0]
 8007014:	b103      	cbz	r3, 8007018 <_fstat_r+0x1c>
 8007016:	6023      	str	r3, [r4, #0]
 8007018:	bd38      	pop	{r3, r4, r5, pc}
 800701a:	bf00      	nop
 800701c:	20000300 	.word	0x20000300

08007020 <_isatty_r>:
 8007020:	b538      	push	{r3, r4, r5, lr}
 8007022:	4d06      	ldr	r5, [pc, #24]	; (800703c <_isatty_r+0x1c>)
 8007024:	2300      	movs	r3, #0
 8007026:	4604      	mov	r4, r0
 8007028:	4608      	mov	r0, r1
 800702a:	602b      	str	r3, [r5, #0]
 800702c:	f7fa fab9 	bl	80015a2 <_isatty>
 8007030:	1c43      	adds	r3, r0, #1
 8007032:	d102      	bne.n	800703a <_isatty_r+0x1a>
 8007034:	682b      	ldr	r3, [r5, #0]
 8007036:	b103      	cbz	r3, 800703a <_isatty_r+0x1a>
 8007038:	6023      	str	r3, [r4, #0]
 800703a:	bd38      	pop	{r3, r4, r5, pc}
 800703c:	20000300 	.word	0x20000300

08007040 <_raise_r>:
 8007040:	291f      	cmp	r1, #31
 8007042:	b538      	push	{r3, r4, r5, lr}
 8007044:	4604      	mov	r4, r0
 8007046:	460d      	mov	r5, r1
 8007048:	d904      	bls.n	8007054 <_raise_r+0x14>
 800704a:	2316      	movs	r3, #22
 800704c:	6003      	str	r3, [r0, #0]
 800704e:	f04f 30ff 	mov.w	r0, #4294967295
 8007052:	bd38      	pop	{r3, r4, r5, pc}
 8007054:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007056:	b112      	cbz	r2, 800705e <_raise_r+0x1e>
 8007058:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800705c:	b94b      	cbnz	r3, 8007072 <_raise_r+0x32>
 800705e:	4620      	mov	r0, r4
 8007060:	f000 f830 	bl	80070c4 <_getpid_r>
 8007064:	462a      	mov	r2, r5
 8007066:	4601      	mov	r1, r0
 8007068:	4620      	mov	r0, r4
 800706a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800706e:	f000 b817 	b.w	80070a0 <_kill_r>
 8007072:	2b01      	cmp	r3, #1
 8007074:	d00a      	beq.n	800708c <_raise_r+0x4c>
 8007076:	1c59      	adds	r1, r3, #1
 8007078:	d103      	bne.n	8007082 <_raise_r+0x42>
 800707a:	2316      	movs	r3, #22
 800707c:	6003      	str	r3, [r0, #0]
 800707e:	2001      	movs	r0, #1
 8007080:	e7e7      	b.n	8007052 <_raise_r+0x12>
 8007082:	2400      	movs	r4, #0
 8007084:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007088:	4628      	mov	r0, r5
 800708a:	4798      	blx	r3
 800708c:	2000      	movs	r0, #0
 800708e:	e7e0      	b.n	8007052 <_raise_r+0x12>

08007090 <raise>:
 8007090:	4b02      	ldr	r3, [pc, #8]	; (800709c <raise+0xc>)
 8007092:	4601      	mov	r1, r0
 8007094:	6818      	ldr	r0, [r3, #0]
 8007096:	f7ff bfd3 	b.w	8007040 <_raise_r>
 800709a:	bf00      	nop
 800709c:	20000010 	.word	0x20000010

080070a0 <_kill_r>:
 80070a0:	b538      	push	{r3, r4, r5, lr}
 80070a2:	4d07      	ldr	r5, [pc, #28]	; (80070c0 <_kill_r+0x20>)
 80070a4:	2300      	movs	r3, #0
 80070a6:	4604      	mov	r4, r0
 80070a8:	4608      	mov	r0, r1
 80070aa:	4611      	mov	r1, r2
 80070ac:	602b      	str	r3, [r5, #0]
 80070ae:	f7fa fa09 	bl	80014c4 <_kill>
 80070b2:	1c43      	adds	r3, r0, #1
 80070b4:	d102      	bne.n	80070bc <_kill_r+0x1c>
 80070b6:	682b      	ldr	r3, [r5, #0]
 80070b8:	b103      	cbz	r3, 80070bc <_kill_r+0x1c>
 80070ba:	6023      	str	r3, [r4, #0]
 80070bc:	bd38      	pop	{r3, r4, r5, pc}
 80070be:	bf00      	nop
 80070c0:	20000300 	.word	0x20000300

080070c4 <_getpid_r>:
 80070c4:	f7fa b9f6 	b.w	80014b4 <_getpid>

080070c8 <_init>:
 80070c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ca:	bf00      	nop
 80070cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070ce:	bc08      	pop	{r3}
 80070d0:	469e      	mov	lr, r3
 80070d2:	4770      	bx	lr

080070d4 <_fini>:
 80070d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070d6:	bf00      	nop
 80070d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070da:	bc08      	pop	{r3}
 80070dc:	469e      	mov	lr, r3
 80070de:	4770      	bx	lr
