\hypertarget{stm32l4xx__hal__conf_8h}{}\section{Inc/stm32l4xx\+\_\+hal\+\_\+conf.h File Reference}
\label{stm32l4xx__hal__conf_8h}\index{Inc/stm32l4xx\+\_\+hal\+\_\+conf.\+h@{Inc/stm32l4xx\+\_\+hal\+\_\+conf.\+h}}


H\+AL configuration file.  


{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+rcc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+exti.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+gpio.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+dma.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+dma\+\_\+ex.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+cortex.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+adc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+flash.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+i2c.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+pwr.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+rtc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+tim.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+uart.\+h\char`\"{}}\newline
Include dependency graph for stm32l4xx\+\_\+hal\+\_\+conf.\+h\+:
% FIG 0
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a877ae99e8c47a609ea97c888912bf75f}{H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\begin{DoxyCompactList}\small\item\em This is the list of modules to be used in the H\+AL driver. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a476f1655c969ae57e89a74d98c75f43f}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a5b1d544516151cd8a18af91e3e1f336b}{H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a23382b8f04b3e6db2c59dfa1ef5ea4a2}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a167269406e73327b95c3bb7b9cfe6d89}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_aeb359e861d8a92c233c3229657dbcd74}{H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a19999766418b0224871f732d800841c6}{H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_ac3dd74314ed62ac8575e2f9f48b3ac48}{H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a7112575efe3740911f19a13e6b170fee}{H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_ab51923c3716977d7923f49cc9d081aa8}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_aa9b5a3a425901e097de70092dbe31e0f}{H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{H\+S\+E\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)8000000\+U)
\begin{DoxyCompactList}\small\item\em Adjust the value of External High Speed oscillator (H\+SE) used in your application. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SE is used as system clock source, directly or through the P\+LL). \end{DoxyCompactList}\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)100\+U)
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a90e2a73d7fe4a7425c6e31fef5ce7263}{M\+S\+I\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)4000000\+U)
\begin{DoxyCompactList}\small\item\em Internal Multiple Speed oscillator (M\+SI) default value. This value is the default M\+SI range value after Reset. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{H\+S\+I\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)16000000\+U)
\begin{DoxyCompactList}\small\item\em Internal High Speed oscillator (H\+SI) value. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SI is used as system clock source, directly or through the P\+LL). \end{DoxyCompactList}\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a47f01e5e3f2edfa94bf74c08835f3875}{H\+S\+I48\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)48000000\+U)
\begin{DoxyCompactList}\small\item\em Internal High Speed oscillator (H\+S\+I48) value for U\+SB FS, S\+D\+M\+MC and R\+NG. This internal oscillator is mainly dedicated to provide a high precision clock to the U\+SB peripheral by means of a special Clock Recovery System (C\+RS) circuitry. When the C\+RS is not used, the H\+S\+I48 RC oscillator runs on it default frequency which is subject to manufacturing process variations. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}{L\+S\+I\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)32000\+U)
\begin{DoxyCompactList}\small\item\em Internal Low Speed oscillator (L\+SI) value. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}{L\+S\+E\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)32768\+U)
\begin{DoxyCompactList}\small\item\em External Low Speed oscillator (L\+SE) value. This value is used by the U\+A\+RT, R\+TC H\+AL module to compute the system frequency. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)5000\+U)
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a3e840e13854bdb68608b69a2ecf996ab}{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)2097000\+U)
\begin{DoxyCompactList}\small\item\em External clock source for S\+A\+I1 peripheral This value is used by the R\+CC H\+AL module to compute the S\+A\+I1 \& S\+A\+I2 clock source frequency. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a8f8fce2496d8c61b71331907e08c24c7}{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)48000\+U)
\begin{DoxyCompactList}\small\item\em External clock source for S\+A\+I2 peripheral This value is used by the R\+CC H\+AL module to compute the S\+A\+I1 \& S\+A\+I2 clock source frequency. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}{V\+D\+D\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)3300\+U)
\begin{DoxyCompactList}\small\item\em This is the H\+AL system configuration section. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}~((uint32\+\_\+t)0\+U)
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce}{U\+S\+E\+\_\+\+R\+T\+OS}~0U
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a13fc0d5e7bb925385c0cc0772ba6a391}{P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE}~0U
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a3379989d46599c7e19a43f42e9145a4a}{I\+N\+S\+T\+R\+U\+C\+T\+I\+O\+N\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE}~1U
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a5b4c32a40cf49b06c0d761e385949a6b}{D\+A\+T\+A\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE}~1U
\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}{U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC}~0U
\begin{DoxyCompactList}\small\item\em Uncomment the line below to expanse the \char`\"{}assert\+\_\+param\char`\"{} macro in the H\+AL drivers code. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32l4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\+\_\+param}(expr)~((void)0\+U)
\begin{DoxyCompactList}\small\item\em Include module\textquotesingle{}s header file. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+AL configuration file. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2019 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}\label{stm32l4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!assert\+\_\+param@{assert\+\_\+param}}
\index{assert\+\_\+param@{assert\+\_\+param}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{assert\+\_\+param}{assert\_param}}
{\footnotesize\ttfamily \#define assert\+\_\+param(\begin{DoxyParamCaption}\item[{}]{expr }\end{DoxyParamCaption})~((void)0\+U)}



Include module\textquotesingle{}s header file. 

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a5b4c32a40cf49b06c0d761e385949a6b}\label{stm32l4xx__hal__conf_8h_a5b4c32a40cf49b06c0d761e385949a6b}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!D\+A\+T\+A\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE@{D\+A\+T\+A\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE}}
\index{D\+A\+T\+A\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE@{D\+A\+T\+A\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{D\+A\+T\+A\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE}{DATA\_CACHE\_ENABLE}}
{\footnotesize\ttfamily \#define D\+A\+T\+A\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE~1U}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a3e840e13854bdb68608b69a2ecf996ab}\label{stm32l4xx__hal__conf_8h_a3e840e13854bdb68608b69a2ecf996ab}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE@{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE}}
\index{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE@{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE}{EXTERNAL\_SAI1\_CLOCK\_VALUE}}
{\footnotesize\ttfamily \#define E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)2097000\+U)}



External clock source for S\+A\+I1 peripheral This value is used by the R\+CC H\+AL module to compute the S\+A\+I1 \& S\+A\+I2 clock source frequency. 

Value of the S\+A\+I1 External clock source in Hz \mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a8f8fce2496d8c61b71331907e08c24c7}\label{stm32l4xx__hal__conf_8h_a8f8fce2496d8c61b71331907e08c24c7}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE@{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE}}
\index{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE@{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE}{EXTERNAL\_SAI2\_CLOCK\_VALUE}}
{\footnotesize\ttfamily \#define E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)48000\+U)}



External clock source for S\+A\+I2 peripheral This value is used by the R\+CC H\+AL module to compute the S\+A\+I1 \& S\+A\+I2 clock source frequency. 

Value of the S\+A\+I2 External clock source in Hz \mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a476f1655c969ae57e89a74d98c75f43f}\label{stm32l4xx__hal__conf_8h_a476f1655c969ae57e89a74d98c75f43f}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_ADC\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_aa9b5a3a425901e097de70092dbe31e0f}\label{stm32l4xx__hal__conf_8h_aa9b5a3a425901e097de70092dbe31e0f}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_CORTEX\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}\label{stm32l4xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_DMA\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_aeb359e861d8a92c233c3229657dbcd74}\label{stm32l4xx__hal__conf_8h_aeb359e861d8a92c233c3229657dbcd74}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_EXTI\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a7112575efe3740911f19a13e6b170fee}\label{stm32l4xx__hal__conf_8h_a7112575efe3740911f19a13e6b170fee}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_FLASH\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}\label{stm32l4xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_GPIO\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a19999766418b0224871f732d800841c6}\label{stm32l4xx__hal__conf_8h_a19999766418b0224871f732d800841c6}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_I2C\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a877ae99e8c47a609ea97c888912bf75f}\label{stm32l4xx__hal__conf_8h_a877ae99e8c47a609ea97c888912bf75f}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}



This is the list of modules to be used in the H\+AL driver. 

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_ab51923c3716977d7923f49cc9d081aa8}\label{stm32l4xx__hal__conf_8h_ab51923c3716977d7923f49cc9d081aa8}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_PWR\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_ac3dd74314ed62ac8575e2f9f48b3ac48}\label{stm32l4xx__hal__conf_8h_ac3dd74314ed62ac8575e2f9f48b3ac48}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_RCC\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a5b1d544516151cd8a18af91e3e1f336b}\label{stm32l4xx__hal__conf_8h_a5b1d544516151cd8a18af91e3e1f336b}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_RTC\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a23382b8f04b3e6db2c59dfa1ef5ea4a2}\label{stm32l4xx__hal__conf_8h_a23382b8f04b3e6db2c59dfa1ef5ea4a2}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_TIM\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a167269406e73327b95c3bb7b9cfe6d89}\label{stm32l4xx__hal__conf_8h_a167269406e73327b95c3bb7b9cfe6d89}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_UART\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}\label{stm32l4xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT@{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}}
\index{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT@{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}{HSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \#define H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT~((uint32\+\_\+t)100\+U)}

Time out for H\+SE start up, in ms \mbox{\Hypertarget{stm32l4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}\label{stm32l4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+S\+E\+\_\+\+V\+A\+L\+UE@{H\+S\+E\+\_\+\+V\+A\+L\+UE}}
\index{H\+S\+E\+\_\+\+V\+A\+L\+UE@{H\+S\+E\+\_\+\+V\+A\+L\+UE}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+S\+E\+\_\+\+V\+A\+L\+UE}{HSE\_VALUE}}
{\footnotesize\ttfamily \#define H\+S\+E\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)8000000\+U)}



Adjust the value of External High Speed oscillator (H\+SE) used in your application. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SE is used as system clock source, directly or through the P\+LL). 

Value of the External oscillator in Hz \mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a47f01e5e3f2edfa94bf74c08835f3875}\label{stm32l4xx__hal__conf_8h_a47f01e5e3f2edfa94bf74c08835f3875}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+S\+I48\+\_\+\+V\+A\+L\+UE@{H\+S\+I48\+\_\+\+V\+A\+L\+UE}}
\index{H\+S\+I48\+\_\+\+V\+A\+L\+UE@{H\+S\+I48\+\_\+\+V\+A\+L\+UE}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+S\+I48\+\_\+\+V\+A\+L\+UE}{HSI48\_VALUE}}
{\footnotesize\ttfamily \#define H\+S\+I48\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)48000000\+U)}



Internal High Speed oscillator (H\+S\+I48) value for U\+SB FS, S\+D\+M\+MC and R\+NG. This internal oscillator is mainly dedicated to provide a high precision clock to the U\+SB peripheral by means of a special Clock Recovery System (C\+RS) circuitry. When the C\+RS is not used, the H\+S\+I48 RC oscillator runs on it default frequency which is subject to manufacturing process variations. 

Value of the Internal High Speed oscillator for U\+SB F\+S/\+S\+D\+M\+M\+C/\+R\+NG in Hz. The real value my vary depending on manufacturing process variations. \mbox{\Hypertarget{stm32l4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}\label{stm32l4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!H\+S\+I\+\_\+\+V\+A\+L\+UE@{H\+S\+I\+\_\+\+V\+A\+L\+UE}}
\index{H\+S\+I\+\_\+\+V\+A\+L\+UE@{H\+S\+I\+\_\+\+V\+A\+L\+UE}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+S\+I\+\_\+\+V\+A\+L\+UE}{HSI\_VALUE}}
{\footnotesize\ttfamily \#define H\+S\+I\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)16000000\+U)}



Internal High Speed oscillator (H\+SI) value. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SI is used as system clock source, directly or through the P\+LL). 

Value of the Internal oscillator in Hz \mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a3379989d46599c7e19a43f42e9145a4a}\label{stm32l4xx__hal__conf_8h_a3379989d46599c7e19a43f42e9145a4a}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!I\+N\+S\+T\+R\+U\+C\+T\+I\+O\+N\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE@{I\+N\+S\+T\+R\+U\+C\+T\+I\+O\+N\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE}}
\index{I\+N\+S\+T\+R\+U\+C\+T\+I\+O\+N\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE@{I\+N\+S\+T\+R\+U\+C\+T\+I\+O\+N\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{I\+N\+S\+T\+R\+U\+C\+T\+I\+O\+N\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE}{INSTRUCTION\_CACHE\_ENABLE}}
{\footnotesize\ttfamily \#define I\+N\+S\+T\+R\+U\+C\+T\+I\+O\+N\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE~1U}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}\label{stm32l4xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT@{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}}
\index{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT@{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}{LSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \#define L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT~((uint32\+\_\+t)5000\+U)}

Time out for L\+SE start up, in ms \mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}\label{stm32l4xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!L\+S\+E\+\_\+\+V\+A\+L\+UE@{L\+S\+E\+\_\+\+V\+A\+L\+UE}}
\index{L\+S\+E\+\_\+\+V\+A\+L\+UE@{L\+S\+E\+\_\+\+V\+A\+L\+UE}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{L\+S\+E\+\_\+\+V\+A\+L\+UE}{LSE\_VALUE}}
{\footnotesize\ttfamily \#define L\+S\+E\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)32768\+U)}



External Low Speed oscillator (L\+SE) value. This value is used by the U\+A\+RT, R\+TC H\+AL module to compute the system frequency. 

$<$ Value of the Internal Low Speed oscillator in Hz The real value may vary depending on the variations in voltage and temperature. Value of the External oscillator in Hz \mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}\label{stm32l4xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!L\+S\+I\+\_\+\+V\+A\+L\+UE@{L\+S\+I\+\_\+\+V\+A\+L\+UE}}
\index{L\+S\+I\+\_\+\+V\+A\+L\+UE@{L\+S\+I\+\_\+\+V\+A\+L\+UE}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{L\+S\+I\+\_\+\+V\+A\+L\+UE}{LSI\_VALUE}}
{\footnotesize\ttfamily \#define L\+S\+I\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)32000\+U)}



Internal Low Speed oscillator (L\+SI) value. 

L\+SI Typical Value in Hz \mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a90e2a73d7fe4a7425c6e31fef5ce7263}\label{stm32l4xx__hal__conf_8h_a90e2a73d7fe4a7425c6e31fef5ce7263}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!M\+S\+I\+\_\+\+V\+A\+L\+UE@{M\+S\+I\+\_\+\+V\+A\+L\+UE}}
\index{M\+S\+I\+\_\+\+V\+A\+L\+UE@{M\+S\+I\+\_\+\+V\+A\+L\+UE}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{M\+S\+I\+\_\+\+V\+A\+L\+UE}{MSI\_VALUE}}
{\footnotesize\ttfamily \#define M\+S\+I\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)4000000\+U)}



Internal Multiple Speed oscillator (M\+SI) default value. This value is the default M\+SI range value after Reset. 

Value of the Internal oscillator in Hz \mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a13fc0d5e7bb925385c0cc0772ba6a391}\label{stm32l4xx__hal__conf_8h_a13fc0d5e7bb925385c0cc0772ba6a391}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE@{P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE}}
\index{P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE@{P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE}{PREFETCH\_ENABLE}}
{\footnotesize\ttfamily \#define P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE~0U}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}\label{stm32l4xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY@{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}}
\index{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY@{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}{TICK\_INT\_PRIORITY}}
{\footnotesize\ttfamily \#define T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY~((uint32\+\_\+t)0\+U)}

tick interrupt priority \mbox{\Hypertarget{stm32l4xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce}\label{stm32l4xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+R\+T\+OS@{U\+S\+E\+\_\+\+R\+T\+OS}}
\index{U\+S\+E\+\_\+\+R\+T\+OS@{U\+S\+E\+\_\+\+R\+T\+OS}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+R\+T\+OS}{USE\_RTOS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+R\+T\+OS~0U}

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}\label{stm32l4xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC@{U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC}}
\index{U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC@{U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC}{USE\_SPI\_CRC}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC~0U}



Uncomment the line below to expanse the \char`\"{}assert\+\_\+param\char`\"{} macro in the H\+AL drivers code. 

\mbox{\Hypertarget{stm32l4xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}\label{stm32l4xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}} 
\index{stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}!V\+D\+D\+\_\+\+V\+A\+L\+UE@{V\+D\+D\+\_\+\+V\+A\+L\+UE}}
\index{V\+D\+D\+\_\+\+V\+A\+L\+UE@{V\+D\+D\+\_\+\+V\+A\+L\+UE}!stm32l4xx\+\_\+hal\+\_\+conf.\+h@{stm32l4xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{V\+D\+D\+\_\+\+V\+A\+L\+UE}{VDD\_VALUE}}
{\footnotesize\ttfamily \#define V\+D\+D\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)3300\+U)}



This is the H\+AL system configuration section. 

Value of V\+DD in mv 