<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/xmc4/chip/xmc4_usic.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_9ffcc8b429a5bd5ca301cd5f9a845984.html">xmc4</a></li><li class="navelem"><a class="el" href="dir_2c1102fd6971858762039ebc13306193.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">xmc4_usic.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/xmc4/chip/xmc4_usic.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2017 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Reference: XMC4500 Reference Manual V1.5 2014-07 Microcontrollers.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * May include some logic from sample code provided by Infineon:</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *   Copyright (C) 2011-2015 Infineon Technologies AG. All rights reserved.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Infineon Technologies AG (Infineon) is supplying this software for use with</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Infineon&#39;s microcontrollers.  This file can be freely distributed within</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * development tools that are supporting such microcontrollers.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED AS IS. NO WARRANTIES, WHETHER EXPRESS, IMPLIED</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_XMC4_CHIP_XMC4_USIC_H</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_XMC4_CHIP_XMC4_USIC_H</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;chip/xmc4_memorymap.h&quot;</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* Register Offsets *****************************************************************/</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* PMU Registers -- See ID register */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Prefetch Registers -- See PCON register */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* Kernel Registers */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define XMC4_USIC_ID_OFFSET          0x0008    </span><span class="comment">/* Kernel State Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* USIC Channel Registers */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define XMC4_USIC_CCFG_OFFSET        0x0004    </span><span class="comment">/* Channel Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_KSCFG_OFFSET       0x000c    </span><span class="comment">/* Kernel State Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_FDR_OFFSET         0x0010    </span><span class="comment">/* Fractional Divider Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_BRG_OFFSET         0x0014    </span><span class="comment">/* Baud Rate Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_INPR_OFFSET        0x0018    </span><span class="comment">/* Interrupt Node Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_DX0CR_OFFSET       0x001c    </span><span class="comment">/* Input Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_DX1CR_OFFSET       0x0020    </span><span class="comment">/* Input Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_DX2CR_OFFSET       0x0024    </span><span class="comment">/* Input Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_DX3CR_OFFSET       0x0028    </span><span class="comment">/* Input Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_DX4CR_OFFSET       0x002c    </span><span class="comment">/* Input Control Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_DX5CR_OFFSET       0x0030    </span><span class="comment">/* Input Control Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_SCTR_OFFSET        0x0034    </span><span class="comment">/* Shift Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_TCSR_OFFSET        0x0038    </span><span class="comment">/* Transmit Control/Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_PCR_OFFSET         0x003c    </span><span class="comment">/* Protocol Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_CCR_OFFSET         0x0040    </span><span class="comment">/* Channel Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_CMTR_OFFSET        0x0044    </span><span class="comment">/* Capture Mode Timer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_PSR_OFFSET         0x0048    </span><span class="comment">/* Protocol Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_PSCR_OFFSET        0x004c    </span><span class="comment">/* Protocol Status Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_RBUFSR_OFFSET      0x0050    </span><span class="comment">/* Receiver Buffer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_RBUF_OFFSET        0x0054    </span><span class="comment">/* Receiver Buffer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_RBUFD_OFFSET       0x0058    </span><span class="comment">/* Receiver Buffer Register for Debugger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_RBUF0_OFFSET       0x005c    </span><span class="comment">/* Receiver Buffer Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_RBUF1_OFFSET       0x0060    </span><span class="comment">/* Receiver Buffer Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_RBUF01SR_OFFSET    0x0064    </span><span class="comment">/*  Receiver Buffer 01 Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_FMR_OFFSET         0x0068    </span><span class="comment">/* Flag Modification Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_TBUF_OFFSET        0x0080    </span><span class="comment">/* Transmit Buffer (32 x 4-bytes) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* USIC FIFO Registers */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define XMC4_USIC_BYP_OFFSET         0x0100    </span><span class="comment">/* Bypass Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_BYPCR_OFFSET       0x0104    </span><span class="comment">/* Bypass Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_TBCTR_OFFSET       0x0108    </span><span class="comment">/* Transmitter Buffer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_RBCTR_OFFSET       0x010c    </span><span class="comment">/* Receiver Buffer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_TRBPTR_OFFSET      0x0110    </span><span class="comment">/* Transmit/Receive Buffer Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_TRBSR_OFFSET       0x0114    </span><span class="comment">/* Transmit/Receive Buffer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_TRBSCR_OFFSET      0x0118    </span><span class="comment">/* Transmit/Receive Buffer Status Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_OUTR_OFFSET        0x011c    </span><span class="comment">/* Receiver Buffer Output Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_OUTDR_OFFSET       0x0120    </span><span class="comment">/* Receiver Buffer Output Register L for Debugger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC_IN_OFFSET          0x0180    </span><span class="comment">/* Transmit FIFO Buffer (32 x 4-bytes) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* Register Addresses ****************************************************************/</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* USIC0 Registers */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* Kernal Registers */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define XMC4_USIC0_ID                (XMC4_USIC0_BASE+XMC4_USIC_ID_OFFSET)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* USIC0 Channel 0 Registers */</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define XMC4_USIC00_CCFG             (XMC4_USIC0_CH0_BASE+XMC4_USIC_CCFG_OFFSET)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_KSCFG            (XMC4_USIC0_CH0_BASE+XMC4_USIC_KSCFG_OFFSET)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_FDR              (XMC4_USIC0_CH0_BASE+XMC4_USIC_FDR_OFFSET)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_BRG              (XMC4_USIC0_CH0_BASE+XMC4_USIC_BRG_OFFSET)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_INPR             (XMC4_USIC0_CH0_BASE+XMC4_USIC_INPR_OFFSET)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_DX0CR            (XMC4_USIC0_CH0_BASE+XMC4_USIC_DX0CR_OFFSET)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_DX1CR            (XMC4_USIC0_CH0_BASE+XMC4_USIC_DX1CR_OFFSET)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_DX2CR            (XMC4_USIC0_CH0_BASE+XMC4_USIC_DX2CR_OFFSET)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_DX3CR            (XMC4_USIC0_CH0_BASE+XMC4_USIC_DX3CR_OFFSET)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_DX4CR            (XMC4_USIC0_CH0_BASE+XMC4_USIC_DX4CR_OFFSET)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_DX5CR            (XMC4_USIC0_CH0_BASE+XMC4_USIC_DX5CR_OFFSET)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_SCTR             (XMC4_USIC0_CH0_BASE+XMC4_USIC_SCTR_OFFSET)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_TCSR             (XMC4_USIC0_CH0_BASE+XMC4_USIC_TCSR_OFFSET)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_PCR              (XMC4_USIC0_CH0_BASE+XMC4_USIC_PCR_OFFSET)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_CCR              (XMC4_USIC0_CH0_BASE+XMC4_USIC_CCR_OFFSET)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_CMTR             (XMC4_USIC0_CH0_BASE+XMC4_USIC_CMTR_OFFSET)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_PSR              (XMC4_USIC0_CH0_BASE+XMC4_USIC_PSR_OFFSET)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_PSCR             (XMC4_USIC0_CH0_BASE+XMC4_USIC_PSCR_OFFSET)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_RBUFSR           (XMC4_USIC0_CH0_BASE+XMC4_USIC_RBUFSR_OFFSET)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_RBUF             (XMC4_USIC0_CH0_BASE+XMC4_USIC_RBUF_OFFSET)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_RBUFD            (XMC4_USIC0_CH0_BASE+XMC4_USIC_RBUFD_OFFSET)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_RBUF0            (XMC4_USIC0_CH0_BASE+XMC4_USIC_RBUF0_OFFSET)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_RBUF1            (XMC4_USIC0_CH0_BASE+XMC4_USIC_RBUF1_OFFSET)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_RBUF01SR         (XMC4_USIC0_CH0_BASE+XMC4_USIC_RBUF01SR_OFFSET)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_FMR              (XMC4_USIC0_CH0_BASE+XMC4_USIC_FMR_OFFSET)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_TBUF             (XMC4_USIC0_CH0_BASE+XMC4_USIC_TBUF_OFFSET)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* USIC0 Channel 0 FIFO Registers */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define XMC4_USIC00_BYP              (XMC4_USIC0_CH0_BASE+XMC4_USIC_BYP_OFFSET)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_BYPCR            (XMC4_USIC0_CH0_BASE+XMC4_USIC_BYPCR_OFFSET)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_TBCTR            (XMC4_USIC0_CH0_BASE+XMC4_USIC_TBCTR_OFFSET)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_RBCTR            (XMC4_USIC0_CH0_BASE+XMC4_USIC_RBCTR_OFFSET)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_TRBPTR           (XMC4_USIC0_CH0_BASE+XMC4_USIC_TRBPTR_OFFSET)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_TRBSR            (XMC4_USIC0_CH0_BASE+XMC4_USIC_TRBSR_OFFSET)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_TRBSCR           (XMC4_USIC0_CH0_BASE+XMC4_USIC_TRBSCR_OFFSET)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_OUTR             (XMC4_USIC0_CH0_BASE+XMC4_USIC_OUTR_OFFSET)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_OUTDR            (XMC4_USIC0_CH0_BASE+XMC4_USIC_OUTDR_OFFSET)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC00_IN               (XMC4_USIC0_CH0_BASE+XMC4_USIC_IN_OFFSET)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* USIC0 Channel 1 Registers */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define XMC4_USIC01_CCFG             (XMC4_USIC0_CH1_BASE+XMC4_USIC_CCFG_OFFSET)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_KSCFG            (XMC4_USIC0_CH1_BASE+XMC4_USIC_KSCFG_OFFSET)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_FDR              (XMC4_USIC0_CH1_BASE+XMC4_USIC_FDR_OFFSET)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_BRG              (XMC4_USIC0_CH1_BASE+XMC4_USIC_BRG_OFFSET)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_INPR             (XMC4_USIC0_CH1_BASE+XMC4_USIC_INPR_OFFSET)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_DX0CR            (XMC4_USIC0_CH1_BASE+XMC4_USIC_DX0CR_OFFSET)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_DX1CR            (XMC4_USIC0_CH1_BASE+XMC4_USIC_DX1CR_OFFSET)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_DX2CR            (XMC4_USIC0_CH1_BASE+XMC4_USIC_DX2CR_OFFSET)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_DX3CR            (XMC4_USIC0_CH1_BASE+XMC4_USIC_DX3CR_OFFSET)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_DX4CR            (XMC4_USIC0_CH1_BASE+XMC4_USIC_DX4CR_OFFSET)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_DX5CR            (XMC4_USIC0_CH1_BASE+XMC4_USIC_DX5CR_OFFSET)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_SCTR             (XMC4_USIC0_CH1_BASE+XMC4_USIC_SCTR_OFFSET)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_TCSR             (XMC4_USIC0_CH1_BASE+XMC4_USIC_TCSR_OFFSET)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_PCR              (XMC4_USIC0_CH1_BASE+XMC4_USIC_PCR_OFFSET)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_CCR              (XMC4_USIC0_CH1_BASE+XMC4_USIC_CCR_OFFSET)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_CMTR             (XMC4_USIC0_CH1_BASE+XMC4_USIC_CMTR_OFFSET)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_PSR              (XMC4_USIC0_CH1_BASE+XMC4_USIC_PSR_OFFSET)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_PSCR             (XMC4_USIC0_CH1_BASE+XMC4_USIC_PSCR_OFFSET)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_RBUFSR           (XMC4_USIC0_CH1_BASE+XMC4_USIC_RBUFSR_OFFSET)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_RBUF             (XMC4_USIC0_CH1_BASE+XMC4_USIC_RBUF_OFFSET)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_RBUFD            (XMC4_USIC0_CH1_BASE+XMC4_USIC_RBUFD_OFFSET)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_RBUF0            (XMC4_USIC0_CH1_BASE+XMC4_USIC_RBUF0_OFFSET)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_RBUF1            (XMC4_USIC0_CH1_BASE+XMC4_USIC_RBUF1_OFFSET)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_RBUF01SR         (XMC4_USIC0_CH1_BASE+XMC4_USIC_RBUF01SR_OFFSET)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_FMR              (XMC4_USIC0_CH1_BASE+XMC4_USIC_FMR_OFFSET)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_TBUF             (XMC4_USIC0_CH1_BASE+XMC4_USIC_TBUF_OFFSET)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/* USIC0 Channel 1 FIFO Registers */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define XMC4_USIC01_BYP              (XMC4_USIC0_CH1_BASE+XMC4_USIC_BYP_OFFSET)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_BYPCR            (XMC4_USIC0_CH1_BASE+XMC4_USIC_BYPCR_OFFSET)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_TBCTR            (XMC4_USIC0_CH1_BASE+XMC4_USIC_TBCTR_OFFSET)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_RBCTR            (XMC4_USIC0_CH1_BASE+XMC4_USIC_RBCTR_OFFSET)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_TRBPTR           (XMC4_USIC0_CH1_BASE+XMC4_USIC_TRBPTR_OFFSET)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_TRBSR            (XMC4_USIC0_CH1_BASE+XMC4_USIC_TRBSR_OFFSET)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_TRBSCR           (XMC4_USIC0_CH1_BASE+XMC4_USIC_TRBSCR_OFFSET)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_OUTR             (XMC4_USIC0_CH1_BASE+XMC4_USIC_OUTR_OFFSET)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_OUTDR            (XMC4_USIC0_CH1_BASE+XMC4_USIC_OUTDR_OFFSET)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC01_IN               (XMC4_USIC0_CH1_BASE+XMC4_USIC_IN_OFFSET)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* USIC1 Registers */</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/* Kernal Registers */</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define XMC4_USIC1_ID                (XMC4_USIC1_BASE+XMC4_USIC_ID_OFFSET)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/* USIC1 Channel 0 Registers */</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define XMC4_USIC10_CCFG             (XMC4_USIC1_CH0_BASE+XMC4_USIC_CCFG_OFFSET)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_KSCFG            (XMC4_USIC1_CH0_BASE+XMC4_USIC_KSCFG_OFFSET)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_FDR              (XMC4_USIC1_CH0_BASE+XMC4_USIC_FDR_OFFSET)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_BRG              (XMC4_USIC1_CH0_BASE+XMC4_USIC_BRG_OFFSET)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_INPR             (XMC4_USIC1_CH0_BASE+XMC4_USIC_INPR_OFFSET)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_DX0CR            (XMC4_USIC1_CH0_BASE+XMC4_USIC_DX0CR_OFFSET)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_DX1CR            (XMC4_USIC1_CH0_BASE+XMC4_USIC_DX1CR_OFFSET)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_DX2CR            (XMC4_USIC1_CH0_BASE+XMC4_USIC_DX2CR_OFFSET)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_DX3CR            (XMC4_USIC1_CH0_BASE+XMC4_USIC_DX3CR_OFFSET)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_DX4CR            (XMC4_USIC1_CH0_BASE+XMC4_USIC_DX4CR_OFFSET)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_DX5CR            (XMC4_USIC1_CH0_BASE+XMC4_USIC_DX5CR_OFFSET)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_SCTR             (XMC4_USIC1_CH0_BASE+XMC4_USIC_SCTR_OFFSET)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_TCSR             (XMC4_USIC1_CH0_BASE+XMC4_USIC_TCSR_OFFSET)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_PCR              (XMC4_USIC1_CH0_BASE+XMC4_USIC_PCR_OFFSET)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_CCR              (XMC4_USIC1_CH0_BASE+XMC4_USIC_CCR_OFFSET)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_CMTR             (XMC4_USIC1_CH0_BASE+XMC4_USIC_CMTR_OFFSET)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_PSR              (XMC4_USIC1_CH0_BASE+XMC4_USIC_PSR_OFFSET)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_PSCR             (XMC4_USIC1_CH0_BASE+XMC4_USIC_PSCR_OFFSET)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_RBUFSR           (XMC4_USIC1_CH0_BASE+XMC4_USIC_RBUFSR_OFFSET)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_RBUF             (XMC4_USIC1_CH0_BASE+XMC4_USIC_RBUF_OFFSET)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_RBUFD            (XMC4_USIC1_CH0_BASE+XMC4_USIC_RBUFD_OFFSET)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_RBUF0            (XMC4_USIC1_CH0_BASE+XMC4_USIC_RBUF0_OFFSET)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_RBUF1            (XMC4_USIC1_CH0_BASE+XMC4_USIC_RBUF1_OFFSET)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_RBUF01SR         (XMC4_USIC1_CH0_BASE+XMC4_USIC_RBUF01SR_OFFSET)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_FMR              (XMC4_USIC1_CH0_BASE+XMC4_USIC_FMR_OFFSET)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_TBUF             (XMC4_USIC1_CH0_BASE+XMC4_USIC_TBUF_OFFSET)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* USIC1 Channel 0 FIFO Registers */</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define XMC4_USIC10_BYP              (XMC4_USIC1_CH0_BASE+XMC4_USIC_BYP_OFFSET)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_BYPCR            (XMC4_USIC1_CH0_BASE+XMC4_USIC_BYPCR_OFFSET)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_TBCTR            (XMC4_USIC1_CH0_BASE+XMC4_USIC_TBCTR_OFFSET)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_RBCTR            (XMC4_USIC1_CH0_BASE+XMC4_USIC_RBCTR_OFFSET)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_TRBPTR           (XMC4_USIC1_CH0_BASE+XMC4_USIC_TRBPTR_OFFSET)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_TRBSR            (XMC4_USIC1_CH0_BASE+XMC4_USIC_TRBSR_OFFSET)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_TRBSCR           (XMC4_USIC1_CH0_BASE+XMC4_USIC_TRBSCR_OFFSET)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_OUTR             (XMC4_USIC1_CH0_BASE+XMC4_USIC_OUTR_OFFSET)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_OUTDR            (XMC4_USIC1_CH0_BASE+XMC4_USIC_OUTDR_OFFSET)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USIC10_IN               (XMC4_USIC1_CH0_BASE+XMC4_USIC_IN_OFFSET)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* USIC1 Channel 1 Registers */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define XMC4_USCI11_CCFG             (XMC4_USIC1_CH1_BASE+XMC4_USIC_CCFG_OFFSET)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_KSCFG            (XMC4_USIC1_CH1_BASE+XMC4_USIC_KSCFG_OFFSET)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_FDR              (XMC4_USIC1_CH1_BASE+XMC4_USIC_FDR_OFFSET)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_BRG              (XMC4_USIC1_CH1_BASE+XMC4_USIC_BRG_OFFSET)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_INPR             (XMC4_USIC1_CH1_BASE+XMC4_USIC_INPR_OFFSET)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_DX0CR            (XMC4_USIC1_CH1_BASE+XMC4_USIC_DX0CR_OFFSET)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_DX1CR            (XMC4_USIC1_CH1_BASE+XMC4_USIC_DX1CR_OFFSET)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_DX2CR            (XMC4_USIC1_CH1_BASE+XMC4_USIC_DX2CR_OFFSET)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_DX3CR            (XMC4_USIC1_CH1_BASE+XMC4_USIC_DX3CR_OFFSET)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_DX4CR            (XMC4_USIC1_CH1_BASE+XMC4_USIC_DX4CR_OFFSET)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_DX5CR            (XMC4_USIC1_CH1_BASE+XMC4_USIC_DX5CR_OFFSET)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_SCTR             (XMC4_USIC1_CH1_BASE+XMC4_USIC_SCTR_OFFSET)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_TCSR             (XMC4_USIC1_CH1_BASE+XMC4_USIC_TCSR_OFFSET)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_PCR              (XMC4_USIC1_CH1_BASE+XMC4_USIC_PCR_OFFSET)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_CCR              (XMC4_USIC1_CH1_BASE+XMC4_USIC_CCR_OFFSET)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_CMTR             (XMC4_USIC1_CH1_BASE+XMC4_USIC_CMTR_OFFSET)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_PSR              (XMC4_USIC1_CH1_BASE+XMC4_USIC_PSR_OFFSET)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_PSCR             (XMC4_USIC1_CH1_BASE+XMC4_USIC_PSCR_OFFSET)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_RBUFSR           (XMC4_USIC1_CH1_BASE+XMC4_USIC_RBUFSR_OFFSET)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_RBUF             (XMC4_USIC1_CH1_BASE+XMC4_USIC_RBUF_OFFSET)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_RBUFD            (XMC4_USIC1_CH1_BASE+XMC4_USIC_RBUFD_OFFSET)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_RBUF0            (XMC4_USIC1_CH1_BASE+XMC4_USIC_RBUF0_OFFSET)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_RBUF1            (XMC4_USIC1_CH1_BASE+XMC4_USIC_RBUF1_OFFSET)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_RBUF01SR         (XMC4_USIC1_CH1_BASE+XMC4_USIC_RBUF01SR_OFFSET)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_FMR              (XMC4_USIC1_CH1_BASE+XMC4_USIC_FMR_OFFSET)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_TBUF             (XMC4_USIC1_CH1_BASE+XMC4_USIC_TBUF_OFFSET)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/* USIC1 Channel 1 FIFO Registers */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define XMC4_USCI11_BYP              (XMC4_USIC1_CH1_BASE+XMC4_USIC_BYP_OFFSET)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_BYPCR            (XMC4_USIC1_CH1_BASE+XMC4_USIC_BYPCR_OFFSET)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_TBCTR            (XMC4_USIC1_CH1_BASE+XMC4_USIC_TBCTR_OFFSET)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_RBCTR            (XMC4_USIC1_CH1_BASE+XMC4_USIC_RBCTR_OFFSET)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_TRBPTR           (XMC4_USIC1_CH1_BASE+XMC4_USIC_TRBPTR_OFFSET)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_TRBSR            (XMC4_USIC1_CH1_BASE+XMC4_USIC_TRBSR_OFFSET)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_TRBSCR           (XMC4_USIC1_CH1_BASE+XMC4_USIC_TRBSCR_OFFSET)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_OUTR             (XMC4_USIC1_CH1_BASE+XMC4_USIC_OUTR_OFFSET)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_OUTDR            (XMC4_USIC1_CH1_BASE+XMC4_USIC_OUTDR_OFFSET)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI11_IN               (XMC4_USIC1_CH1_BASE+XMC4_USIC_IN_OFFSET)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* USCI2 Registers */</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/* Kernal Registers */</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define XMC4_USCI2_ID                (XMC4_USCI2_BASE+XMC4_USIC_ID_OFFSET)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/* USCI2 Channel 0 Registers */</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define XMC4_USCI20_CCFG             (XMC4_USCI2_CH0_BASE+XMC4_USIC_CCFG_OFFSET)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_KSCFG            (XMC4_USCI2_CH0_BASE+XMC4_USIC_KSCFG_OFFSET)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_FDR              (XMC4_USCI2_CH0_BASE+XMC4_USIC_FDR_OFFSET)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_BRG              (XMC4_USCI2_CH0_BASE+XMC4_USIC_BRG_OFFSET)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_INPR             (XMC4_USCI2_CH0_BASE+XMC4_USIC_INPR_OFFSET)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_DX0CR            (XMC4_USCI2_CH0_BASE+XMC4_USIC_DX0CR_OFFSET)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_DX1CR            (XMC4_USCI2_CH0_BASE+XMC4_USIC_DX1CR_OFFSET)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_DX2CR            (XMC4_USCI2_CH0_BASE+XMC4_USIC_DX2CR_OFFSET)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_DX3CR            (XMC4_USCI2_CH0_BASE+XMC4_USIC_DX3CR_OFFSET)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_DX4CR            (XMC4_USCI2_CH0_BASE+XMC4_USIC_DX4CR_OFFSET)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_DX5CR            (XMC4_USCI2_CH0_BASE+XMC4_USIC_DX5CR_OFFSET)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_SCTR             (XMC4_USCI2_CH0_BASE+XMC4_USIC_SCTR_OFFSET)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_TCSR             (XMC4_USCI2_CH0_BASE+XMC4_USIC_TCSR_OFFSET)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_PCR              (XMC4_USCI2_CH0_BASE+XMC4_USIC_PCR_OFFSET)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_CCR              (XMC4_USCI2_CH0_BASE+XMC4_USIC_CCR_OFFSET)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_CMTR             (XMC4_USCI2_CH0_BASE+XMC4_USIC_CMTR_OFFSET)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_PSR              (XMC4_USCI2_CH0_BASE+XMC4_USIC_PSR_OFFSET)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_PSCR             (XMC4_USCI2_CH0_BASE+XMC4_USIC_PSCR_OFFSET)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_RBUFSR           (XMC4_USCI2_CH0_BASE+XMC4_USIC_RBUFSR_OFFSET)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_RBUF             (XMC4_USCI2_CH0_BASE+XMC4_USIC_RBUF_OFFSET)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_RBUFD            (XMC4_USCI2_CH0_BASE+XMC4_USIC_RBUFD_OFFSET)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_RBUF0            (XMC4_USCI2_CH0_BASE+XMC4_USIC_RBUF0_OFFSET)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_RBUF1            (XMC4_USCI2_CH0_BASE+XMC4_USIC_RBUF1_OFFSET)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_RBUF01SR         (XMC4_USCI2_CH0_BASE+XMC4_USIC_RBUF01SR_OFFSET)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_FMR              (XMC4_USCI2_CH0_BASE+XMC4_USIC_FMR_OFFSET)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_TBUF             (XMC4_USCI2_CH0_BASE+XMC4_USIC_TBUF_OFFSET)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* USCI2 Channel 0 FIFO Registers */</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define XMC4_USCI20_BYP              (XMC4_USCI2_CH0_BASE+XMC4_USIC_BYP_OFFSET)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_BYPCR            (XMC4_USCI2_CH0_BASE+XMC4_USIC_BYPCR_OFFSET)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_TBCTR            (XMC4_USCI2_CH0_BASE+XMC4_USIC_TBCTR_OFFSET)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_RBCTR            (XMC4_USCI2_CH0_BASE+XMC4_USIC_RBCTR_OFFSET)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_TRBPTR           (XMC4_USCI2_CH0_BASE+XMC4_USIC_TRBPTR_OFFSET)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_TRBSR            (XMC4_USCI2_CH0_BASE+XMC4_USIC_TRBSR_OFFSET)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_TRBSCR           (XMC4_USCI2_CH0_BASE+XMC4_USIC_TRBSCR_OFFSET)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_OUTR             (XMC4_USCI2_CH0_BASE+XMC4_USIC_OUTR_OFFSET)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_OUTDR            (XMC4_USCI2_CH0_BASE+XMC4_USIC_OUTDR_OFFSET)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI20_IN               (XMC4_USCI2_CH0_BASE+XMC4_USIC_IN_OFFSET)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/* USCI2 Channel 1 Registers */</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define XMC4_USCI21_CCFG             (XMC4_USCI2_CH1_BASE+XMC4_USIC_CCFG_OFFSET)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_KSCFG            (XMC4_USCI2_CH1_BASE+XMC4_USIC_KSCFG_OFFSET)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_FDR              (XMC4_USCI2_CH1_BASE+XMC4_USIC_FDR_OFFSET)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_BRG              (XMC4_USCI2_CH1_BASE+XMC4_USIC_BRG_OFFSET)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_INPR             (XMC4_USCI2_CH1_BASE+XMC4_USIC_INPR_OFFSET)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_DX0CR            (XMC4_USCI2_CH1_BASE+XMC4_USIC_DX0CR_OFFSET)</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_DX1CR            (XMC4_USCI2_CH1_BASE+XMC4_USIC_DX1CR_OFFSET)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_DX2CR            (XMC4_USCI2_CH1_BASE+XMC4_USIC_DX2CR_OFFSET)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_DX3CR            (XMC4_USCI2_CH1_BASE+XMC4_USIC_DX3CR_OFFSET)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_DX4CR            (XMC4_USCI2_CH1_BASE+XMC4_USIC_DX4CR_OFFSET)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_DX5CR            (XMC4_USCI2_CH1_BASE+XMC4_USIC_DX5CR_OFFSET)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_SCTR             (XMC4_USCI2_CH1_BASE+XMC4_USIC_SCTR_OFFSET)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_TCSR             (XMC4_USCI2_CH1_BASE+XMC4_USIC_TCSR_OFFSET)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_PCR              (XMC4_USCI2_CH1_BASE+XMC4_USIC_PCR_OFFSET)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_CCR              (XMC4_USCI2_CH1_BASE+XMC4_USIC_CCR_OFFSET)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_CMTR             (XMC4_USCI2_CH1_BASE+XMC4_USIC_CMTR_OFFSET)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_PSR              (XMC4_USCI2_CH1_BASE+XMC4_USIC_PSR_OFFSET)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_PSCR             (XMC4_USCI2_CH1_BASE+XMC4_USIC_PSCR_OFFSET)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_RBUFSR           (XMC4_USCI2_CH1_BASE+XMC4_USIC_RBUFSR_OFFSET)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_RBUF             (XMC4_USCI2_CH1_BASE+XMC4_USIC_RBUF_OFFSET)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_RBUFD            (XMC4_USCI2_CH1_BASE+XMC4_USIC_RBUFD_OFFSET)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_RBUF0            (XMC4_USCI2_CH1_BASE+XMC4_USIC_RBUF0_OFFSET)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_RBUF1            (XMC4_USCI2_CH1_BASE+XMC4_USIC_RBUF1_OFFSET)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_RBUF01SR         (XMC4_USCI2_CH1_BASE+XMC4_USIC_RBUF01SR_OFFSET)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_FMR              (XMC4_USCI2_CH1_BASE+XMC4_USIC_FMR_OFFSET)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_TBUF             (XMC4_USCI2_CH1_BASE+XMC4_USIC_TBUF_OFFSET)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/* USCI2 Channel 1 FIFO Registers */</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define XMC4_USCI21_BYP              (XMC4_USCI2_CH1_BASE+XMC4_USIC_BYP_OFFSET)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_BYPCR            (XMC4_USCI2_CH1_BASE+XMC4_USIC_BYPCR_OFFSET)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_TBCTR            (XMC4_USCI2_CH1_BASE+XMC4_USIC_TBCTR_OFFSET)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_RBCTR            (XMC4_USCI2_CH1_BASE+XMC4_USIC_RBCTR_OFFSET)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_TRBPTR           (XMC4_USCI2_CH1_BASE+XMC4_USIC_TRBPTR_OFFSET)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_TRBSR            (XMC4_USCI2_CH1_BASE+XMC4_USIC_TRBSR_OFFSET)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_TRBSCR           (XMC4_USCI2_CH1_BASE+XMC4_USIC_TRBSCR_OFFSET)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_OUTR             (XMC4_USCI2_CH1_BASE+XMC4_USIC_OUTR_OFFSET)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_OUTDR            (XMC4_USCI2_CH1_BASE+XMC4_USIC_OUTDR_OFFSET)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_USCI21_IN               (XMC4_USCI2_CH1_BASE+XMC4_USIC_IN_OFFSET)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/* Register Bit-Field Definitions **************************************************/</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* Kernal Registers */</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/* Kernel State Configuration Register */</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define USIC_ID_MOD_REV_SHIFT       (0)       </span><span class="comment">/* Bits 0-7: Module Revision Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_ID_MOD_REV_MASK        (0xff &lt;&lt; USIC_ID_MOD_REV_SHIFT)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_ID_MOD_TYPE_SHIFT      (8)       </span><span class="comment">/* Bits 8-15: Module Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_ID_MOD_TYPE_MASK       (0xff &lt;&lt; USIC_ID_MOD_REV_SHIFT)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_ID_MOD_NUMBER_SHIFT    (16)      </span><span class="comment">/* Bits 16-31: Module Number Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_ID_MOD_NUMBER_MASK     (0xffff &lt;&lt; USIC_ID_MOD_NUMBER_SHIFT)</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/* USIC Channel Registers */</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/* Channel Configuration Register */</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define USIC_CCFG_SSC               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  SSC Protocol Available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCFG_ASC               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  ASC Protocol Available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCFG_I2C               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  IIC Protocol Available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCFG_I2S               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  IIS Protocol Available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCFG_RB                (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Receive FIFO Buffer Available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCFG_TB                (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Transmit FIFO Buffer Available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/* Kernel State Configuration Register */</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define USIC_KSCFG_MODEN            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Module Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_KSCFG_BPMODEN          (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Bit Protection for MODEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_KSCFG_NOMCFG_SHIFT     (4)       </span><span class="comment">/* Bits 4-5: Normal Operation Mode Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_KSCFG_NOMCFG_MASK      (3 &lt;&lt; USIC_KSCFG_NOMCFG_SHIFT)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_KSCFG_NOMCFG_RUN0    (0 &lt;&lt; USIC_KSCFG_NOMCFG_SHIFT) </span><span class="comment">/* Run mode 0 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_KSCFG_NOMCFG_RUN1    (1 &lt;&lt; USIC_KSCFG_NOMCFG_SHIFT) </span><span class="comment">/* Run mode 1 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_KSCFG_NOMCFG_STOP0   (2 &lt;&lt; USIC_KSCFG_NOMCFG_SHIFT) </span><span class="comment">/* Stop mode 0 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_KSCFG_NOMCFG_STOP1   (3 &lt;&lt; USIC_KSCFG_NOMCFG_SHIFT) </span><span class="comment">/* Stop mode 1 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_KSCFG_BPNOM            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Bit Protection for NOMCFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_KSCFG_SUMCFG_SHIFT     (8)       </span><span class="comment">/* Bits 8-9: Suspend Mode Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_KSCFG_SUMCFG_MASK      (3 &lt;&lt; USIC_KSCFG_SUMCFG_SHIFT)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_KSCFG_SUMCFG_RUN0    (0 &lt;&lt; USIC_KSCFG_SUMCFG_SHIFT) </span><span class="comment">/* Run mode 0 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_KSCFG_SUMCFG_RUN1    (1 &lt;&lt; USIC_KSCFG_SUMCFG_SHIFT) </span><span class="comment">/* Run mode 1 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_KSCFG_SUMCFG_STOP0   (2 &lt;&lt; USIC_KSCFG_SUMCFG_SHIFT) </span><span class="comment">/* Stop mode 0 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_KSCFG_SUMCFG_STOP1   (3 &lt;&lt; USIC_KSCFG_SUMCFG_SHIFT) </span><span class="comment">/* Stop mode 1 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_KSCFG_BPSUM            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11:  Bit Protection for SUMCFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/* Fractional Divider Register */</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define USIC_FDR_STEP_SHIFT         (0)       </span><span class="comment">/* Bits 0-9: Step Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FDR_STEP_MASK          (0x3ff &lt;&lt; USIC_FDR_STEP_SHIFT)</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_FDR_STEP(n)          ((uint32_t)(n) &lt;&lt; USIC_FDR_STEP_SHIFT)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FDR_DM_SHIFT           (14)      </span><span class="comment">/* Bits 14-15: Divider Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FDR_DM_MASK            (3 &lt;&lt; USIC_FDR_DM_SHIFT)</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_FDR_DM_OFF           (0 &lt;&lt; USIC_FDR_DM_SHIFT) </span><span class="comment">/* Divider switched off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_FDR_DM_NORMAL        (1 &lt;&lt; USIC_FDR_DM_SHIFT) </span><span class="comment">/* Normal divider mode selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_FDR_DM_FRACTIONAL    (2 &lt;&lt; USIC_FDR_DM_SHIFT) </span><span class="comment">/* Fractional divider mode selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FDR_RESULT_SHIFT       (16)      </span><span class="comment">/* Bits 16-25: Result Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FDR_RESULT_MASK        (0x3ff &lt;&lt; USIC_FDR_RESULT_SHIFT)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/* Baud Rate Generator Register */</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define USIC_BRG_CLKSEL_SHIFT       (0)       </span><span class="comment">/* Bits 0-1: Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BRG_CLKSEL_MASK        (3 &lt;&lt; USIC_BRG_CLKSEL_SHIFT)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BRG_CLKSEL_FRAC      (0 &lt;&lt; USIC_BRG_CLKSEL_SHIFT) </span><span class="comment">/* Fractional divider frequency fFD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BRG_CLKSEL_DX1T      (2 &lt;&lt; USIC_BRG_CLKSEL_SHIFT) </span><span class="comment">/* Trigger signal DX1T defines fPIN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BRG_CLKSEL_DX1S      (3 &lt;&lt; USIC_BRG_CLKSEL_SHIFT) </span><span class="comment">/* Frequency fPIN is derived from DX1S */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BRG_TMEN               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Timing Measurement Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BRG_PPPEN              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Enable 2:1 Divider for fPPP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BRG_CTQSEL_SHIFT       (6)       </span><span class="comment">/* Bits 6-7: Input Selection for CTQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BRG_CTQSEL_MASK        (3 &lt;&lt; USIC_BRG_CTQSEL_SHIFT)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BRG_CTQSEL_FPDIV     (0 &lt;&lt; USIC_BRG_CTQSEL_SHIFT) </span><span class="comment">/* fCTQIN = fPDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BRG_CTQSEL_FPPP      (1 &lt;&lt; USIC_BRG_CTQSEL_SHIFT) </span><span class="comment">/* fCTQIN = fPPP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BRG_CTQSEL_FSCLK     (2 &lt;&lt; USIC_BRG_CTQSEL_SHIFT) </span><span class="comment">/* fCTQIN = fSCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BRG_CTQSEL_FMCLK     (3 &lt;&lt; USIC_BRG_CTQSEL_SHIFT) </span><span class="comment">/* fCTQIN = fMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BRG_PCTQ_SHIFT         (8)       </span><span class="comment">/* Bits 8-9: Pre-Divider for Time Quanta Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BRG_PCTQ_MASK          (3 &lt;&lt; USIC_BRG_PCTQ_SHIFT)</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BRG_PCTQ(n)          ((uint32_t)((n)-1) &lt;&lt; USIC_BRG_PCTQ_SHIFT)</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BRG_DCTQ_SHIFT         (10)      </span><span class="comment">/* Bits 10-15: Denominator for Time Quanta Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BRG_DCTQ_MASK          (0x3f &lt;&lt; USIC_BRG_DCTQ_SHIFT)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BRG_DCTQ(n)          ((uint32_t)(n) &lt;&lt; USIC_BRG_DCTQ_SHIFT)</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BRG_PDIV_SHIFT         (16)      </span><span class="comment">/* Bits 16-25: Divider Mode: Divider Factor to Generate fPDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BRG_PDIV_MASK          (0x3ff &lt;&lt; USIC_BRG_PDIV_SHIFT)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BRG_PDIV(n)          ((uint32_t)(n) &lt;&lt; USIC_BRG_PDIV_SHIFT)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BRG_SCLKOSEL           (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28:  Shift Clock Output Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BRG_MCLKCFG            (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29:  Master Clock Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BRG_SCLKCFG            (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30:  Shift Clock Output Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/* Interrupt Node Pointer Register */</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define USIC_INPR_TSINP_SHIFT       (0)       </span><span class="comment">/* Bits 0-2: Transmit Shift Interrupt Node Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_INPR_TSINP_MASK        (7 &lt;&lt; USIC_INPR_TSINP_SHIFT)</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_TSINP_SR0       (0 &lt;&lt; USIC_INPR_TSINP_SHIFT) </span><span class="comment">/* Output SR0 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_TSINP_SR1       (1 &lt;&lt; USIC_INPR_TSINP_SHIFT) </span><span class="comment">/* Output SR1 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_TSINP_SR2       (2 &lt;&lt; USIC_INPR_TSINP_SHIFT) </span><span class="comment">/* Output SR2 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_TSINP_SR3       (3 &lt;&lt; USIC_INPR_TSINP_SHIFT) </span><span class="comment">/* Output SR3 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_TSINP_SR4       (4 &lt;&lt; USIC_INPR_TSINP_SHIFT) </span><span class="comment">/* Output SR4 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_TSINP_SR5       (5 &lt;&lt; USIC_INPR_TSINP_SHIFT) </span><span class="comment">/* Output SR5 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_INPR_TBINP_SHIFT       (4)       </span><span class="comment">/* Bits 4-6: Transmit Buffer Interrupt Node Poi */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_INPR_TBINP_MASK        (7 &lt;&lt; USIC_INPR_TBINP_SHIFT)</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_TBINP_SR0       (0 &lt;&lt; USIC_INPR_TBINP_SHIFT) </span><span class="comment">/* Output SR0 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_TBINP_SR1       (1 &lt;&lt; USIC_INPR_TBINP_SHIFT) </span><span class="comment">/* Output SR1 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_TBINP_SR2       (2 &lt;&lt; USIC_INPR_TBINP_SHIFT) </span><span class="comment">/* Output SR2 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_TBINP_SR3       (3 &lt;&lt; USIC_INPR_TBINP_SHIFT) </span><span class="comment">/* Output SR3 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_TBINP_SR4       (4 &lt;&lt; USIC_INPR_TBINP_SHIFT) </span><span class="comment">/* Output SR4 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_TBINP_SR5       (5 &lt;&lt; USIC_INPR_TBINP_SHIFT) </span><span class="comment">/* Output SR5 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_INPR_RINP_SHIFT        (8)       </span><span class="comment">/* Bits 8-10: Receive Interrupt Node Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_INPR_RINP_MASK         (7 &lt;&lt; USIC_INPR_RINP_SHIFT)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_RINP_SR0        (0 &lt;&lt; USIC_INPR_RINP_SHIFT) </span><span class="comment">/* Output SR0 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_RINP_SR1        (1 &lt;&lt; USIC_INPR_RINP_SHIFT) </span><span class="comment">/* Output SR1 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_RINP_SR2        (2 &lt;&lt; USIC_INPR_RINP_SHIFT) </span><span class="comment">/* Output SR2 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_RINP_SR3        (3 &lt;&lt; USIC_INPR_RINP_SHIFT) </span><span class="comment">/* Output SR3 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_RINP_SR4        (4 &lt;&lt; USIC_INPR_RINP_SHIFT) </span><span class="comment">/* Output SR4 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_RINP_SR5        (5 &lt;&lt; USIC_INPR_RINP_SHIFT) </span><span class="comment">/* Output SR5 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_INPR_AINP_SHIFT        (12)      </span><span class="comment">/* Bits 12-14: Alternative Receive Interrupt Node Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_INPR_AINP_MASK         (7 &lt;&lt; USIC_INPR_AINP_SHIFT)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_AINP_SR0        (0 &lt;&lt; USIC_INPR_AINP_SHIFT) </span><span class="comment">/* Output SR0 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_AINP_SR1        (1 &lt;&lt; USIC_INPR_AINP_SHIFT) </span><span class="comment">/* Output SR1 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_AINP_SR2        (2 &lt;&lt; USIC_INPR_AINP_SHIFT) </span><span class="comment">/* Output SR2 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_AINP_SR3        (3 &lt;&lt; USIC_INPR_AINP_SHIFT) </span><span class="comment">/* Output SR3 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_AINP_SR4        (4 &lt;&lt; USIC_INPR_AINP_SHIFT) </span><span class="comment">/* Output SR4 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_AINP_SR5        (5 &lt;&lt; USIC_INPR_AINP_SHIFT) </span><span class="comment">/* Output SR5 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_INPR_PINP_SHIFT        (16)      </span><span class="comment">/* Bits 16-18: Protocol Interrupt Node Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_INPR_PINP_MASK         (7 &lt;&lt; USIC_INPR_PINP_SHIFT)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_PINP_SR0        (0 &lt;&lt; USIC_INPR_PINP_SHIFT) </span><span class="comment">/* Output SR0 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_PINP_SR1        (1 &lt;&lt; USIC_INPR_PINP_SHIFT) </span><span class="comment">/* Output SR1 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_PINP_SR2        (2 &lt;&lt; USIC_INPR_PINP_SHIFT) </span><span class="comment">/* Output SR2 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_PINP_SR3        (3 &lt;&lt; USIC_INPR_PINP_SHIFT) </span><span class="comment">/* Output SR3 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_PINP_SR4        (4 &lt;&lt; USIC_INPR_PINP_SHIFT) </span><span class="comment">/* Output SR4 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_INPR_PINP_SR5        (5 &lt;&lt; USIC_INPR_PINP_SHIFT) </span><span class="comment">/* Output SR5 activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/* Input Control Register 0, Input Control Register 1, Input Control Register 2,</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"> * Input Control Register 3, Input Control Register 4, Input Control Register 5</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define USIC_DXCR_DSEL_SHIFT        (0)      </span><span class="comment">/* Bits 0-2: Data Selection for Input Signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_DXCR_DSEL_MASK         (7 &lt;&lt; USIC_DXCR_DSEL_SHIFT)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_DXCR_DSEL_DX(m)      ((uint32_t)(m) &lt;&lt; USIC_DXCR_DSEL_SHIFT) </span><span class="comment">/* Data input DXnm selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_DXCR_DSEL_DXA        (0 &lt;&lt; USIC_DXCR_DSEL_SHIFT) </span><span class="comment">/* Data input DXnA selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_DXCR_DSEL_DXB        (1 &lt;&lt; USIC_DXCR_DSEL_SHIFT) </span><span class="comment">/* Data input DXnB selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_DXCR_DSEL_DXC        (2 &lt;&lt; USIC_DXCR_DSEL_SHIFT) </span><span class="comment">/* Data input DXnC selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_DXCR_DSEL_DXD        (3 &lt;&lt; USIC_DXCR_DSEL_SHIFT) </span><span class="comment">/* Data input DXnD selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_DXCR_DSEL_DXE        (4 &lt;&lt; USIC_DXCR_DSEL_SHIFT) </span><span class="comment">/* Data input DXnE selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_DXCR_DSEL_DXF        (5 &lt;&lt; USIC_DXCR_DSEL_SHIFT) </span><span class="comment">/* Data input DXnF selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_DXCR_DSEL_DXG        (6 &lt;&lt; USIC_DXCR_DSEL_SHIFT) </span><span class="comment">/* Data input DXnG selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_DXCR_DSEL_ONE        (7 &lt;&lt; USIC_DXCR_DSEL_SHIFT) </span><span class="comment">/* Data input is always 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_DX1CR_DCEN             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Delay Compensation Enable (DX1CR only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_DXCR_INSW              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Input Switch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_DXCR_DFEN              (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Digital Filter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_DXCR_DSEN              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Data Synchronization Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_DXCR_DPOL              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Data Polarity for DXn */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_DXCR_SFSEL             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Sampling Frequency Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_DXCR_CM_SHIFT          (10)      </span><span class="comment">/* Bits 10-11: Combination Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_DXCR_CM_MASK           (3 &lt;&lt; USIC_DXCR_CM_SHIFT)</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_DXCR_CM_DISABLE      (0 &lt;&lt; USIC_DXCR_CM_SHIFT) </span><span class="comment">/* Trigger activation disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_DXCR_CM_RISING       (1 &lt;&lt; USIC_DXCR_CM_SHIFT) </span><span class="comment">/* Rising edge activates DXnT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_DXCR_CM_FALLING      (2 &lt;&lt; USIC_DXCR_CM_SHIFT) </span><span class="comment">/* Falling edge activates DXnT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_DXCR_CM_BOTH         (3 &lt;&lt; USIC_DXCR_CM_SHIFT) </span><span class="comment">/* Both edges activate DXnT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_DXCR_DXS               (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15:  Synchronized Data Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/* Shift Control Register */</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define USIC_SCTR_SDIR              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Shift Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_SCTR_PDL               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Passive Data Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_SCTR_PDL0            (0)       </span><span class="comment">/*         0=Passive data level is 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_SCTR_PDL1            (1 &lt;&lt; 1)  </span><span class="comment">/*         1=Passive data level is 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_SCTR_DSM_SHIFT         (2)       </span><span class="comment">/* Bits 2-3: Data Shift Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_SCTR_DSM_MASK          (3 &lt;&lt; USIC_SCTR_DSM_SHIFT)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_SCTR_DSM_1BIT        (0 &lt;&lt; USIC_SCTR_DSM_SHIFT) </span><span class="comment">/* Data is shifted one bit at a time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_SCTR_DSM_2BITS       (2 &lt;&lt; USIC_SCTR_DSM_SHIFT) </span><span class="comment">/* Data is shifted two bits at a time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_SCTR_DSM_4BITS       (3 &lt;&lt; USIC_SCTR_DSM_SHIFT) </span><span class="comment">/* Data is shifted four bits at a time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_SCTR_HPCDIR            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Port Control Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_SCTR_DOCFG_SHIFT       (6)       </span><span class="comment">/* Bits 6-7: Data Output Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_SCTR_DOCFG_MASK        (3 &lt;&lt; USIC_SCTR_DOCFG_SHIFT)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define USIC_SCTR_DOCFG_NORMAL    (0 &lt;&lt; USIC_SCTR_DOCFG_SHIFT) </span><span class="comment">/* DOUTx = shift data value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define USIC_SCTR_DOCFG_INVERT    (1 &lt;&lt; USIC_SCTR_DOCFG_SHIFT) </span><span class="comment">/* DOUTx = inverted shift data value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_SCTR_TRM_SHIFT         (8)       </span><span class="comment">/* Bits 8-9: Transmission Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_SCTR_TRM_MASK          (3 &lt;&lt; USIC_SCTR_TRM_SHIFT)</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_SCTR_TRM_INACTIVE    (0 &lt;&lt; USIC_SCTR_TRM_SHIFT) </span><span class="comment">/* Inactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_SCTR_TRM_1LEVEL      (1 &lt;&lt; USIC_SCTR_TRM_SHIFT) </span><span class="comment">/* Active at 1-level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_SCTR_TRM_0LEVEL      (2 &lt;&lt; USIC_SCTR_TRM_SHIFT) </span><span class="comment">/* Active at 0-level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_SCTR_TRM_ACTIVE      (3 &lt;&lt; USIC_SCTR_TRM_SHIFT) </span><span class="comment">/* Active without regard to signal level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_SCTR_FLE_SHIFT         (16)      </span><span class="comment">/* Bits 16-21: Frame Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_SCTR_FLE_MASK          (0x3f &lt;&lt; USIC_SCTR_FLE_SHIFT)</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_SCTR_FLE(n)          ((uint32_t)((n)-1) &lt;&lt; USIC_SCTR_FLE_SHIFT)</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_SCTR_WLE_SHIFT         (24)      </span><span class="comment">/* Bits 24-27: Word Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_SCTR_WLE_MASK          (15 &lt;&lt; USIC_SCTR_WLE_SHIFT)</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_SCTR_WLE(n)          ((uint32_t)((n)-1) &lt;&lt; USIC_SCTR_WLE_SHIFT)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/* Transmit Control/Status Register */</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define USIC_TCSR_WLEMD             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  WLE Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_SELMD             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Select Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_FLEMD             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  FLE Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_WAMD              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  WA Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_HPCMD             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Hardware Port Control Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_SOF               (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Start Of Frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_EOF               (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  End Of Frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_TDV               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Transmit Data Valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_TDSSM             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  TBUF Data Single Shot Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_TDEN_SHIFT        (10)      </span><span class="comment">/* Bits 10-11: TBUF Data Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_TDEN_MASK         (3 &lt;&lt; USIC_TCSR_TDEN_SHIFT)</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TCSR_TDEN_DISABLE    (0 &lt;&lt; USIC_TCSR_TDEN_SHIFT) </span><span class="comment">/* Transmission of data word disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TCSR_TDEN_TDIV       (1 &lt;&lt; USIC_TCSR_TDEN_SHIFT) </span><span class="comment">/* Transmission of data word if TDV = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TCSR_TDEN_TDIVDX2S0  (2 &lt;&lt; USIC_TCSR_TDEN_SHIFT) </span><span class="comment">/* Transmission of data word if TDV = 1 while DX2S = 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TCSR_TDEN_TDIVDX2S1  (3 &lt;&lt; USIC_TCSR_TDEN_SHIFT) </span><span class="comment">/* Transmission of data word if TDV = 1 while DX2S = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_TDVTR             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: TBUF Data Valid Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_WA                (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Word Addre */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_TSOF              (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Transmitted Start Of Frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_TV                (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Transmission Valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_TVC               (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Transmission Valid Cumulated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TCSR_TE                (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Trigger Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/* Protocol Control Register */</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define USIC_PCR_CTR(n)             (1 &lt;&lt; (n))</span><span class="comment">/* Bit n:  Protocol Control Bit n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR0               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Protocol Control Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR1               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Protocol Control Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR2               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Protocol Control Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR3               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Protocol Control Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR4               (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Protocol Control Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR5               (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Protocol Control Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR6               (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Protocol Control Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR7               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Protocol Control Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR8               (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Protocol Control Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR9               (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Protocol Control Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR10              (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Protocol Control Bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR11              (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Protocol Control Bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR12              (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Protocol Control Bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR13              (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Protocol Control Bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR14              (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Protocol Control Bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR15              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Protocol Control Bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR16              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Protocol Control Bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR17              (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Protocol Control Bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR18              (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Protocol Control Bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR19              (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Protocol Control Bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR20              (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Protocol Control Bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR21              (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Protocol Control Bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR22              (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Protocol Control Bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR23              (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Protocol Control Bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR24              (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Protocol Control Bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR25              (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Protocol Control Bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR26              (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Protocol Control Bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR27              (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Protocol Control Bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR28              (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Protocol Control Bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR29              (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Protocol Control Bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR30              (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Protocol Control Bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_CTR31              (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Protocol Control Bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define USIC_PCR_ASCMODE_SMD        (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Sample Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_ASCMODE_STPB       (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Stop Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_ASCMODE_IDM        (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Idle Detection Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_ASCMODE_SBIEN      (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Synchronization Break Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_ASCMODE_CDEN       (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Collision Detection Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_ASCMODE_RNIEN      (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Receiver Noise Detection Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_ASCMODE_FEIEN      (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Format Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_ASCMODE_FFIEN      (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Frame Finished Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_ASCMODE_SP_SHIFT   (8)       </span><span class="comment">/* Bits 8-12: Sample Point */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_ASCMODE_SP_MASK    (31 &lt;&lt; USIC_PCR_ASCMODE_SP_SHIFT)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_PCR_ASCMODE_SP(n)    ((uint32_t)(n) &lt;&lt; USIC_PCR_ASCMODE_SP_SHIFT)</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_ASCMODE_PL_SHIFT   (13)      </span><span class="comment">/* Bits 13-15: Pulse Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_ASCMODE_PL_MASK    (7 &lt;&lt; USIC_PCR_ASCMODE_PL_SHIFT)</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define USIC_PCR_ASCMODE_PLBIT    (0 &lt;&lt; USIC_PCR_ASCMODE_PL_SHIFT)                 </span><span class="comment">/* Pulse length = bit length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define USIC_PCR_ASCMODE_PL(n)    ((uint32_t)((n)-1) &lt;&lt; USIC_PCR_ASCMODE_PL_SHIFT) </span><span class="comment">/* Pulse length = n quanta */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_ASCMODE_RSTEN      (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Receiver Status Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_ASCMODE_TSTEN      (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Transmitter Status Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_ASCMODE_MCLK       (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Master Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define USIC_PCR_SSCMODE_MSLSEN     (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  MSLS Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_SELCTR     (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Select Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_SELINV     (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Select Inversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_FEM        (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Frame End Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_CTQSEL1_SHIFT   (4)  </span><span class="comment">/* Bits 4-5: Input Frequency Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_CTQSEL1_MASK    (3 &lt;&lt; USIC_PCR_SSCMODE_CTQSEL1_SHIFT)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_PCR_SSCMODE_CTQSEL1_FPDIV (0 &lt;&lt; USIC_PCR_SSCMODE_CTQSEL1_SHIFT) </span><span class="comment">/* fCTQIN = fPDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_PCR_SSCMODE_CTQSEL1_FPPP  (1 &lt;&lt; USIC_PCR_SSCMODE_CTQSEL1_SHIFT) </span><span class="comment">/* fCTQIN = fPPP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_PCR_SSCMODE_CTQSEL1_FSCLK (2 &lt;&lt; USIC_PCR_SSCMODE_CTQSEL1_SHIFT) </span><span class="comment">/* fCTQIN = fSCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_PCR_SSCMODE_CTQSEL1_FMCLK (3 &lt;&lt; USIC_PCR_SSCMODE_CTQSEL1_SHIFT) </span><span class="comment">/* fCTQIN = fMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_PCTQ1_SHIFT   (6)    </span><span class="comment">/* Bits 6-7: Divider Factor PCTQ1 for Tiw and Tnf */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_PCTQ1_MASK    (3 &lt;&lt; USIC_PCR_SSCMODE_PCTQ1_SHIFT)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_PCR_SSCMODE_PCTQ1(n)    ((uint32_t)((n)-1) &lt;&lt; USIC_PCR_SSCMODE_PCTQ1_SHIFT)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_DCTQ1_SHIFT   (8)    </span><span class="comment">/* Bits 8-12: Divider Factor DCTQ1 for Tiw and Tnf */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_PCR_SSCMODE_DCTQ1(n)    (0x1f &lt;&lt; USIC_PCR_SSCMODE_DCTQ1_SHIFT)</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_DCTQ1_MASK    ((uint32_t)((n)-1) &lt;&lt; USIC_PCR_SSCMODE_DCTQ1_SHIFT)</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_PARIEN     (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Parity Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_MSLSIEN    (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: MSLS Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_DX2TIEN    (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: DX2T Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_SELO_SHIFT (16)      </span><span class="comment">/* Bits 16-23: Select Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_SELO_MASK  (0xff &lt;&lt; USIC_PCR_SSCMODE_SELO_SHIFT)</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_PCR_SSCMODE_SELO(n)  (1 &lt;&lt; ((n) + USIC_PCR_SSCMODE_SELO_SHIFT))</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_TIWEN      (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Enable Inter-Word Delay Tiw */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_SLPHSEL    (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Slave Mode Clock Phase Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_SSCMODE_MCLK       (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Master Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define USIC_PCR_IICMODE_SLAD_SHIFT (0)       </span><span class="comment">/* Bits 0-15: Slave Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_SLAD_MASK  (0xffff &lt;&lt; USIC_PCR_IICMODE_SLAD_SHIFT)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_PCR_IICMODE_SLAD(n)  ((uint32_t)(n) &lt;&lt; USIC_PCR_IICMODE_SLAD_SHIFT)</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_ACK00      (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Acknowledge 00H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_STIM       (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Symbol Timing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_SCRIEN     (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Start Condition Received Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_RSCRIEN    (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Repeated Start Condition Received Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_PCRIEN     (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Stop Condition Received Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_NACKIEN    (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Non-Acknowledge Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_ARLIEN     (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Arbitration Lost Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_SRRIEN     (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Slave Read Request Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_ERRIEN     (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_SACKDIS    (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Slave Acknowledge Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_HDEL_SHIFT (26)      </span><span class="comment">/* Bits 26-29: Hardware Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_HDEL_MASK  (15 &lt;&lt; USIC_PCR_IICMODE_HDEL_SHIFT)</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_PCR_IICMODE_HDEL(n)  ((uint32_t)(n) &lt;&lt; USIC_PCR_IICMODE_HDEL_SHIFT)</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_ACKIEN     (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Acknowledge Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IICMODE_MCLK       (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Master Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define USIC_PCR_IISMODE_WAGEN      (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  WA Generation Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IISMODE_DTEN       (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Data Transfers Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IISMODE_SELINV     (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Select Inversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IISMODE_WAFEIEN    (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  WA Falling Edge Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IISMODE_WAREIEN    (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  WA Rising Edge Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IISMODE_ENDIEN     (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  END Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IISMODE_DX2TIEN    (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: DX2T Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IISMODE_TDEL_SHIFT (16)      </span><span class="comment">/* Bits 16-21: Transfer Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IISMODE_TDEL_MASK  (0x3f &lt;&lt; USIC_PCR_IISMODE_TDEL_SHIFT)</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_PCR_IISMODE_TDEL(n)  ((uint32_t)(n) &lt;&lt; USIC_PCR_IISMODE_TDEL_SHIFT)</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PCR_IISMODE_MCLK       (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Master Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">/* Channel Control Register */</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define USIC_CCR_MODE_SHIFT         (0)       </span><span class="comment">/* Bits 0-3:  Operating Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCR_MODE_MASK          (15 &lt;&lt; USIC_CCR_MODE_SHIFT)</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_CCR_MODE_DISABLE     (0 &lt;&lt; USIC_CCR_MODE_SHIFT) </span><span class="comment">/* USIC channel is disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_CCR_MODE_SPI         (1 &lt;&lt; USIC_CCR_MODE_SHIFT) </span><span class="comment">/* SSC (SPI) protocol is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_CCR_MODE_ASC         (2 &lt;&lt; USIC_CCR_MODE_SHIFT) </span><span class="comment">/* ASC (SCI, UART) protocol is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_CCR_MODE_I2S         (3 &lt;&lt; USIC_CCR_MODE_SHIFT) </span><span class="comment">/* IIS protocol is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_CCR_MODE_I2C         (4 &lt;&lt; USIC_CCR_MODE_SHIFT) </span><span class="comment">/* IIC protocol is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCR_HPCEN_SHIFT        (6)       </span><span class="comment">/* Bits 6-7: Hardware Port Control Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCR_HPCEN_MASK         (3 &lt;&lt; USIC_CCR_HPCEN_SHIFT)</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_CCR_HPCEN_DISABLE    (0 &lt;&lt; USIC_CCR_HPCEN_SHIFT) </span><span class="comment">/* Port control disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_CCR_HPCEN_DX0_1      (1 &lt;&lt; USIC_CCR_HPCEN_SHIFT) </span><span class="comment">/* Port control enabled for DX0 and DOUT0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_CCR_HPCEN_DX3        (2 &lt;&lt; USIC_CCR_HPCEN_SHIFT) </span><span class="comment">/* Port control enabled for DX3, DX0 and DOUT[1:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_CCR_HPCEN_DX0_2      (3 &lt;&lt; USIC_CCR_HPCEN_SHIFT) </span><span class="comment">/* Port control enabled for DX0, DX[5:3] and DOUT[3:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCR_PM_SHIFT           (8)       </span><span class="comment">/* Bits 8-9: Parity Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCR_PM_MASK            (3 &lt;&lt; USIC_CCR_PM_SHIFT)</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_CCR_PM_NONE          (0 &lt;&lt; USIC_CCR_PM_SHIFT) </span><span class="comment">/* Parity generation is disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_CCR_PM_EVEN          (2 &lt;&lt; USIC_CCR_PM_SHIFT) </span><span class="comment">/* Even parity is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_CCR_PM_ODD           (3 &lt;&lt; USIC_CCR_PM_SHIFT) </span><span class="comment">/* Odd parity is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCR_RSIEN              (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Receiver Start Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCR_DLIEN              (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Data Lost Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCR_TSIEN              (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Transmit Shift Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCR_TBIEN              (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Transmit Buffer Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCR_RIEN               (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Receive Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCR_AIEN               (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Alternative Receive Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CCR_BRGIEN             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Baud Rate Generator Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/* Capture Mode Timer Register */</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define USIC_CMTR_CTV_SHIFT         (0)      </span><span class="comment">/* Bits 0-9: Captured Timer Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_CMTR_CTV_MASK          (0x3ff &lt;&lt; USIC_CMTR_CTV_SHIFT)</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">/* Protocol Status Register */</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define USIC_PSR_ST(n)              (1 &lt;&lt; (n))</span><span class="comment">/* Bit n:  Protocol Status Flag n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ST0                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Protocol Status Flag 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ST1                (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Protocol Status Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ST2                (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Protocol Status Flag 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ST3                (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Protocol Status Flag 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ST4                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Protocol Status Flag 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ST5                (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Protocol Status Flag 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ST6                (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Protocol Status Flag 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ST7                (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Protocol Status Flag 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ST8                (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Protocol Status Flag 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ST9                (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Protocol Status Flag 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_RSIF               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Receiver Start Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_DLIF               (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Data Lost Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_TSIF               (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Transmit Shift Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_TBIF               (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Transmit Buffer Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_RIF                (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Receive Indication Fla */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_AIF                (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Alternative Receive Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_BRGIF              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Baud Rate Generator Indication Fl */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define USIC_PSR_ASCMODE_TXIDLE     (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Transmission Idle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_RXIDLE     (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Reception Idle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_SBD        (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Synchronization Break Detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_COL        (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Collision Detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_RNS        (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Receiver Noise Detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_FER0       (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Format Error in Stop Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_FER1       (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Format Error in Stop Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_RFF        (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Receive Frame Finished */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_TFF        (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Transmitter Frame Finished */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_BUSY       (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Transfer Status BUSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_RSIF       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Receiver Start Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_DLIF       (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Data Lost Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_TSIF       (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Transmit Shift Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_TBIF       (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Transmit Buffer Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_RIF        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Receive Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_AIF        (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Alternative Receive Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_ASCMODE_BRGIF      (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Baud Rate Generator Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define USIC_PSR_SSCMODE_MSLS       (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  MSLS Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_SSCMODE_DX2S       (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  DX2S Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_SSCMODE_MSLSEV     (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  MSLS Event Detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_SSCMODE_DX2TEV     (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  DX2T Event Detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_SSCMODE_PARERR     (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Parity Error Event Detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_SSCMODE_RSIF       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Receiver Start Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_SSCMODE_DLIF       (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Data Lost Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_SSCMODE_TSIF       (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Transmit Shift Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_SSCMODE_TBIF       (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Transmit Buffer Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_SSCMODE_RIF        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Receive Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_SSCMODE_AIF        (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Alternative Receive Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_SSCMODE_BRGIF      (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Baud Rate Generator Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define USIC_PSR_IICMODE_SLSEL      (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Slave Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_WTDF       (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Wrong TDF Code Found */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_SCR        (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Start Condition Received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_RSCR       (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Repeated Start Condition Received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_PCR        (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Stop Condition Received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_NACK       (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Non-Acknowledge Received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_ARL        (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Arbitration Lost */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_SRR        (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Slave Read Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_ERR        (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_ACK        (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Acknowledge Received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_RSIF       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Receiver Start Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_DLIF       (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Data Lost Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_TSIF       (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Transmit Shift Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_TBIF       (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Transmit Buffer Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_RIF        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Receive Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_AIF        (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Alternative Receive Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IICMODE_BRGIF      (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Baud Rate Generator Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define USIC_PSR_IISMODE_WA         (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Word Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IISMODE_DX2S       (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  DX2S Sta */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IISMODE_DX2TEV     (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  DX2T Event Detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IISMODE_WAFE       (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  WA Falling Edge Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IISMODE_WARE       (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  WA Rising Edge Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IISMODE_END        (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  WA Generation End */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IISMODE_RSIF       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Receiver Start Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IISMODE_DLIF       (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Data Lost Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IISMODE_TSIF       (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Transmit Shift Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IISMODE_TBIF       (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Transmit Buffer Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IISMODE_RIF        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Receive Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IISMODE_AIF        (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Alternative Receive Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSR_IISMODE_BRGIF      (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Baud Rate Generator Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/* Protocol Status Clear Register */</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define USIC_PSCR_CST(n)            (1 &lt;&lt; (n))</span><span class="comment">/* Bit n:  Clear Status Flag n in PSR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CST0              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Clear Status Flag 0 in PSR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CST1              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Clear Status Flag 1 in PSR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CST2              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Clear Status Flag 2 in PSR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CST3              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Clear Status Flag 3 in PSR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CST4              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Clear Status Flag 4 in PSR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CST5              (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Clear Status Flag 5 in PSR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CST6              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Clear Status Flag 6 in PSR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CST7              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Clear Status Flag 7 in PSR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CST8              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Clear Status Flag 8 in PSR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CST9              (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Clear Status Flag 9 in PSR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CRSIF             (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Clear Receiver Start Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CDLIF             (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Clear Data Lost Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CTSIF             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Clear Transmit Shift Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CTBIF             (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Clear Transmit Buffer Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CRIF              (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Clear Receive Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CAIF              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Clear Alternative Receive Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_PSCR_CBRGIF            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Clear Baud Rate Generator Indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">/* Receiver Buffer Status Register */</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define USIC_RBUFSR_WLEN_SHIFT      (0)       </span><span class="comment">/* Bits 0-3: Received Data Word Length in RBUF or RBUFD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUFSR_WLEN_MASK       (15 &lt;&lt; USIC_RBUFSR_WLEN_SHIFT)</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUFSR_SOF             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Start of Frame in RBUF or RBUFD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUFSR_PAR             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Protocol-Related Argument in RBUF or RBUFD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUFSR_PERR            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Protocol-related Error in RBUF or RBUFD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUFSR_RDV0            (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Receive Data Valid in RBUF or RBUFD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUFSR_RDV1            (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Receive Data Valid in RBUF or RBUFD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUFSR_DS              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Data Source of RBUF or RBUFD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">/* Receiver Buffer Register */</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define USIC_RBUF_DSR_SHIFT         (0)       </span><span class="comment">/* Bits 0-15: Received Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF_DSR_MASK          (0xffff &lt;&lt; USIC_RBUF_DSR_SHIFT)</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">/* Receiver Buffer Register for Debugger */</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define USIC_RBUFD_DSR_SHIFT        (0)       </span><span class="comment">/* Bits 0-15: Data from Shift Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUFD_DSR_MASK         (0xffff &lt;&lt; USIC_RBUFD_DSR_SHIFT)</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">/* Receiver Buffer Register 0 */</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define USIC_RBUF0_DSR0_SHIFT       (0)       </span><span class="comment">/* Bits 0-15: Data of Shift Registers 0[3:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF0_DSR0_MASK        (0xffff &lt;&lt; USIC_RBUF0_DSR0_SHIFT)</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">/* Receiver Buffer Register 1 */</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define USIC_RBUF1_DSR1_SHIFT       (0)       </span><span class="comment">/* Bits 0-15: Data of Shift Registers 1[3:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF1_DSR1_MASK        (0xffff &lt;&lt; USIC_RBUF1_DSR1_SHIFT)</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">/*  Receiver Buffer 01 Status Register */</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define USIC_RBUF01SR_WLEN0_SHIFT   (0)       </span><span class="comment">/* Bits 0-3: Received Data Word Length in RBUF0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_WLEN0_MASK    (15 &lt;&lt; USIC_RBUF01SR_WLEN0_SHIFT)</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_SOF0          (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Start of Frame in RBUF0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_PAR0          (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Protocol-Related Argument in RBUF0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_PERR0         (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Protocol-related Error in RBUF0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_RDV00         (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Receive Data Valid in RBUF0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_RDV01         (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Receive Data Valid in RBUF1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_DS0           (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Data Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_WLEN1_SHIFT   (16)      </span><span class="comment">/* Bits 16-19: Received Data Word Length in RBUF1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_WLEN1_MASK    (15 &lt;&lt; USIC_RBUF01SR_WLEN1_SHIFT)</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_SOF1          (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Start of Frame in RBUF1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_PAR1          (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Protocol-Related Argument in RBUF1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_PERR1         (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Protocol-related Error in RBU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_RDV10         (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Receive Data Valid in RBUF0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_RDV11         (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Receive Data Valid in RBUF1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBUF01SR_DS1           (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Data Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">/* Flag Modification Register */</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define USIC_FMR_MTDV_SHIFT         (0)       </span><span class="comment">/* Bits 0-1: Modify Transmit Data Valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FMR_MTDV_MASK          (3 &lt;&lt; USIC_FMR_MTDV_SHIFT)</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_FMR_MTDV_NOACTION    (0 &lt;&lt; USIC_FMR_MTDV_SHIFT) </span><span class="comment">/* No action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_FMR_MTDV_TDV         (1 &lt;&lt; USIC_FMR_MTDV_SHIFT) </span><span class="comment">/* Bit TDV is set, TE is unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_FMR_MTDV_TDVTE       (2 &lt;&lt; USIC_FMR_MTDV_SHIFT) </span><span class="comment">/* Bits TDV and TE are cleared */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FMR_ATVC               (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Activate Bit TVC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FMR_CRDV0              (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Clear Bits RDV for RBUF0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FMR_CRDV1              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Clear Bit RDV for RBUF1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FMR_SIO0               (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Set Interrupt Output SR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FMR_SIO1               (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Set Interrupt Output SR1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FMR_SIO2               (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Set Interrupt Output SR2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FMR_SIO3               (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Set Interrupt Output SR3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FMR_SIO4               (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Set Interrupt Output SR4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_FMR_SIO5               (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Set Interrupt Output SR5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">/* Transmit Buffer (32 x 4-bytes) */</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define USIC_TBUF_TDATA_SHIFT       (0)       </span><span class="comment">/* Bits 0-15: Transmit Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBUF_TDATA_MASK        (0xffff &lt;&lt; USIC_TBUF_TDATA_SHIFT)</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">/* USIC FIFO Registers */</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">/* Bypass Data Register */</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define USIC_BYP_BDATA_SHIFT        (0)       </span><span class="comment">/* Bits 0-15: Bypass Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BYP_BDATA_MASK         (0xffff &lt;&lt; USIC_BYP_BDATA_SHIFT)</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/* Bypass Control Register */</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define USIC_BYPCR_BWLE_SHIFT       (0)       </span><span class="comment">/* Bits 0-3: Bypass Word Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BYPCR_BWLE_MASK        (15 &lt;&lt; USIC_BYPCR_BWLE_SHIFT)</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define USIC_BYPCR_BWLE(n)        ((uint32_t)((n)-1) &lt;&lt; USIC_BYPCR_BWLE_SHIFT)</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BYPCR_BDSSM            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Bypass Data Single Shot Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BYPCR_BDEN_SHIFT       (10)      </span><span class="comment">/* Bits 10-11: Bypass Data Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BYPCR_BDEN_MASK        (3 &lt;&lt; USIC_BYPCR_BDEN_SHIFT)</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BYPCR_BDEN_DISABLE   (0 &lt;&lt; USIC_BYPCR_BDEN_SHIFT) </span><span class="comment">/* Transfer of bypass data is disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BYPCR_BDEN_ENABLED   (1 &lt;&lt; USIC_BYPCR_BDEN_SHIFT) </span><span class="comment">/* Transfer of bypass data to TBUF if BDV = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BYPCR_BDEN_GATED0    (2 &lt;&lt; USIC_BYPCR_BDEN_SHIFT) </span><span class="comment">/* Bypass data transferred if BDV = 1 and DX2S = 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BYPCR_BDEN_GATED1    (3 &lt;&lt; USIC_BYPCR_BDEN_SHIFT) </span><span class="comment">/* Bypass data transferred if BDV = 1 and DX2S = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BYPCR_BDVTR            (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Bypass Data Valid Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BYPCR_BPRIO            (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Bypass Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BYPCR_BDV              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Bypass Data Valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BYPCR_BSELO_SHIFT      (16)      </span><span class="comment">/* Bits 16-20: Bypass Select Outputs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BYPCR_BSELO_MASK       (31 &lt;&lt; USIC_BYPCR_BSELO_SHIFT)</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BYPCR_BSELO(n)       ((uint32_t)(n) &lt;&lt; USIC_BYPCR_BSELO_SHIFT)</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BYPCR_BHPC_SHIFT       (21)      </span><span class="comment">/* Bits 21-23: Bypass Hardware Port Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_BYPCR_BHPC_MASK        (7 &lt;&lt; USIC_BYPCR_BHPC_SHIFT)</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_BYPCR_BHPC(n)        ((uint32_t)(n) &lt;&lt; USIC_BYPCR_BHPC_SHIFT)</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">/* Transmitter Buffer Control Register */</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define USIC_TBCTR_DPTR_SHIFT       (0)       </span><span class="comment">/* Bits 0-1: Data Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBCTR_DPTR_MASK        (3 &lt;&lt; USIC_TBCTR_DPTR_SHIFT)</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_DPTR(n)        ((uint32_t)(n) &lt;&lt; USIC_TBCTR_DPTR_SHIFT)</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBCTR_LIMIT_SHIFT      (8)       </span><span class="comment">/* Bits 8-13: Limit For Interrupt Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBCTR_LIMIT_MASK       (0x3f &lt;&lt; USIC_TBCTR_LIMIT_SHIFT)</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_LIMIT(n)       ((uint32_t)(n) &lt;&lt; USIC_TBCTR_LIMIT_SHIFT)</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBCTR_STBTM            (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Standard Transmit Buffer Trigger Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBCTR_STBTEN           (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Standard Transmit Buffer Trigger Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBCTR_STBINP_SHIFT     (16)      </span><span class="comment">/* Bits 16-18: Standard Transmit Buffer Interrupt Node Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBCTR_STBINP_MASK      (7 &lt;&lt; USIC_TBCTR_STBINP_SHIFT)</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_STBINP_SR0     (0 &lt;&lt; USIC_TBCTR_STBINP_SHIFT) </span><span class="comment">/* Output SR0 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_STBINP_SR1     (1 &lt;&lt; USIC_TBCTR_STBINP_SHIFT) </span><span class="comment">/* Output SR1 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_STBINP_SR2     (2 &lt;&lt; USIC_TBCTR_STBINP_SHIFT) </span><span class="comment">/* Output SR2 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_STBINP_SR3     (3 &lt;&lt; USIC_TBCTR_STBINP_SHIFT) </span><span class="comment">/* Output SR3 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_STBINP_SR4     (4 &lt;&lt; USIC_TBCTR_STBINP_SHIFT) </span><span class="comment">/* Output SR4 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_STBINP_SR5     (5 &lt;&lt; USIC_TBCTR_STBINP_SHIFT) </span><span class="comment">/* Output SR5 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBCTR_ATBINP_SHIFT     (19)      </span><span class="comment">/* Bits 19-21: Alternative Transmit Buffer Interrupt Node Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBCTR_ATBINP_MASK      (7 &lt;&lt; USIC_TBCTR_ATBINP_SHIFT)</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_ATBINP_SR0     (0 &lt;&lt; USIC_TBCTR_ATBINP_SHIFT) </span><span class="comment">/* Output SR0 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_ATBINP_SR1     (1 &lt;&lt; USIC_TBCTR_ATBINP_SHIFT) </span><span class="comment">/* Output SR1 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_ATBINP_SR2     (2 &lt;&lt; USIC_TBCTR_ATBINP_SHIFT) </span><span class="comment">/* Output SR2 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_ATBINP_SR3     (3 &lt;&lt; USIC_TBCTR_ATBINP_SHIFT) </span><span class="comment">/* Output SR3 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_ATBINP_SR4     (4 &lt;&lt; USIC_TBCTR_ATBINP_SHIFT) </span><span class="comment">/* Output SR4 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_ATBINP_SR5     (5 &lt;&lt; USIC_TBCTR_ATBINP_SHIFT) </span><span class="comment">/* Output SR5 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBCTR_SIZE_SHIFT       (24)      </span><span class="comment">/* Bits 24-26: Buffer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBCTR_SIZE_MASK        (7 &lt;&lt; USIC_TBCTR_SIZE_SHIFT)</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_SIZE_DISABLE   (0 &lt;&lt; USIC_TBCTR_SIZE_SHIFT) </span><span class="comment">/* FIFO mechanism is disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_SIZE_2         (1 &lt;&lt; USIC_TBCTR_SIZE_SHIFT) </span><span class="comment">/* FIFO buffer contains 2 entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_SIZE_4         (2 &lt;&lt; USIC_TBCTR_SIZE_SHIFT) </span><span class="comment">/* FIFO buffer contains 4 entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_SIZE_8         (3 &lt;&lt; USIC_TBCTR_SIZE_SHIFT) </span><span class="comment">/* FIFO buffer contains 8 entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_SIZE_16        (4 &lt;&lt; USIC_TBCTR_SIZE_SHIFT) </span><span class="comment">/* FIFO buffer contains 16 entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_SIZE_32        (5 &lt;&lt; USIC_TBCTR_SIZE_SHIFT) </span><span class="comment">/* FIFO buffer contains 32 entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TBCTR_SIZE_64        (6 &lt;&lt; USIC_TBCTR_SIZE_SHIFT) </span><span class="comment">/* FIFO buffer contains 64 entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBCTR_LOF              (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Buffer Event on Limit Overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBCTR_STBIEN           (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Standard Transmit Buffer Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TBCTR_TBERIEN          (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Transmit Buffer Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">/* Receiver Buffer Control Register */</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define USIC_RBCTR_DPTR_SHIFT       (0)       </span><span class="comment">/* Bits 0-5: Data Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_DPTR_MASK        (0x3f &lt;&lt; USIC_RBCTR_DPTR_SHIFT)</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_DPTR(n)        ((uint32_t)(n) &lt;&lt; USIC_RBCTR_DPTR_SHIFT)</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_LIMIT_SHIFT      (8)       </span><span class="comment">/* Bits 8-13: Limit For Interrupt Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_LIMIT_MASK       (0x3f &lt;&lt; USIC_RBCTR_LIMIT_SHIFT)</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_LIMIT(n)       ((uint32_t)(n) &lt;&lt; USIC_RBCTR_LIMIT_SHIFT)</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_SRBTM            (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Standard Receive Buffer Trigger Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_SRBTEN           (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Standard Receive Buffer Trigger Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_SRBINP_SHIFT     (16)      </span><span class="comment">/* Bits 16-18: Standard Receive Buffer Interrupt Node Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_SRBINP_MASK      (7 &lt;&lt; USIC_RBCTR_SRBINP_SHIFT)</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_SRBINP_SR0     (0 &lt;&lt; USIC_RBCTR_SRBINP_SHIFT) </span><span class="comment">/* Output SR0 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_SRBINP_SR1     (1 &lt;&lt; USIC_RBCTR_SRBINP_SHIFT) </span><span class="comment">/* Output SR1 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_SRBINP_SR2     (2 &lt;&lt; USIC_RBCTR_SRBINP_SHIFT) </span><span class="comment">/* Output SR2 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_SRBINP_SR3     (3 &lt;&lt; USIC_RBCTR_SRBINP_SHIFT) </span><span class="comment">/* Output SR3 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_SRBINP_SR4     (4 &lt;&lt; USIC_RBCTR_SRBINP_SHIFT) </span><span class="comment">/* Output SR4 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_SRBINP_SR5     (5 &lt;&lt; USIC_RBCTR_SRBINP_SHIFT) </span><span class="comment">/* Output SR5 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_ARBINP_SHIFT     (19)      </span><span class="comment">/* Bits 19-21: Alternative Receive Buffer Interrupt Node Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_ARBINP_MASK      (7 &lt;&lt; USIC_RBCTR_ARBINP_SHIFT)</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_ARBINP_SR0     (0 &lt;&lt; USIC_RBCTR_ARBINP_SHIFT) </span><span class="comment">/* Output SR0 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_ARBINP_SR1     (1 &lt;&lt; USIC_RBCTR_ARBINP_SHIFT) </span><span class="comment">/* Output SR1 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_ARBINP_SR2     (2 &lt;&lt; USIC_RBCTR_ARBINP_SHIFT) </span><span class="comment">/* Output SR2 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_ARBINP_SR3     (3 &lt;&lt; USIC_RBCTR_ARBINP_SHIFT) </span><span class="comment">/* Output SR3 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_ARBINP_SR4     (4 &lt;&lt; USIC_RBCTR_ARBINP_SHIFT) </span><span class="comment">/* Output SR4 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_ARBINP_SR5     (5 &lt;&lt; USIC_RBCTR_ARBINP_SHIFT) </span><span class="comment">/* Output SR5 becomes activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_RCIM_SHIFT       (22)      </span><span class="comment">/* Bits 22-23: Receiver Control Information Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_RCIM_MASK        (3 &lt;&lt; USIC_RBCTR_RCIM_SHIFT)</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_RCIM_MODE0     (0 &lt;&lt; USIC_RBCTR_RCIM_SHIFT) </span><span class="comment">/* RCI[4] = PERR, RCI[3:0] = WLEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_RCIM_MODE1     (1 &lt;&lt; USIC_RBCTR_RCIM_SHIFT) </span><span class="comment">/* RCI[4] = SOF, RCI[3:0] = WLEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_RCIM_MODE2     (2 &lt;&lt; USIC_RBCTR_RCIM_SHIFT) </span><span class="comment">/* RCI[4] = 0, RCI[3:0] = WLEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_RCIM_MODE3     (3 &lt;&lt; USIC_RBCTR_RCIM_SHIFT) </span><span class="comment">/* RCI[4] = PERR, RCI[3] = PAR,</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">                                                                  * RCI[2:1] = 0, RCI[0] = SOF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_SIZE_SHIFT       (24)      </span><span class="comment">/* Bits 24-26: Buffer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_SIZE_MASK        (7 &lt;&lt; USIC_RBCTR_SIZE_SHIFT)</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_SIZE_DISABLE   (0 &lt;&lt; USIC_RBCTR_SIZE_SHIFT) </span><span class="comment">/* FIFO mechanism is disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_SIZE_2         (1 &lt;&lt; USIC_RBCTR_SIZE_SHIFT) </span><span class="comment">/* FIFO buffer contains 2 entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_SIZE_4         (2 &lt;&lt; USIC_RBCTR_SIZE_SHIFT) </span><span class="comment">/* FIFO buffer contains 4 entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_SIZE_8         (3 &lt;&lt; USIC_RBCTR_SIZE_SHIFT) </span><span class="comment">/* FIFO buffer contains 8 entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_SIZE_16        (4 &lt;&lt; USIC_RBCTR_SIZE_SHIFT) </span><span class="comment">/* FIFO buffer contains 16 entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_SIZE_32        (5 &lt;&lt; USIC_RBCTR_SIZE_SHIFT) </span><span class="comment">/* FIFO buffer contains 32 entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_RBCTR_SIZE_64        (6 &lt;&lt; USIC_RBCTR_SIZE_SHIFT) </span><span class="comment">/* FIFO buffer contains 64 entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_RNM              (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Receiver Notification Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_LOF              (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Buffer Event on Limit Overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_ARBIEN           (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Alternative Receive Buffer Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_SRBIEN           (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Standard Receive Buffer Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_RBCTR_RBERIEN          (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Receive Buffer Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">/* Transmit/Receive Buffer Pointer Register */</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define USIC_TRBPTR_TDIPTR_SHIFT    (0)       </span><span class="comment">/* Bits 0-5: Transmitter Data Input Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBPTR_TDIPTR_MASK     (0x3f &lt;&lt; USIC_TRBPTR_TDIPTR_SHIFT)</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBPTR_TDOPTR_SHIFT    (8)       </span><span class="comment">/* Bits 8-13: Transmitter Data Output Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBPTR_TDOPTR_MASK     (0x3f &lt;&lt; USIC_TRBPTR_TDOPTR_SHIFT)</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBPTR_RDIPTR_SHIFT    (16)      </span><span class="comment">/* Bits 16-21: Receiver Data Input Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBPTR_RDIPTR_MASK     (0x3f &lt;&lt; USIC_TRBPTR_RDIPTR_SHIFT)</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBPTR_RDOPTR_SHIFT    (24)      </span><span class="comment">/* Bits 24-29: Receiver Data Output Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBPTR_RDOPTR_MASK     (0x3f &lt;&lt; USIC_TRBPTR_RDOPTR_SHIFT)</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">/* Transmit/Receive Buffer Status Register */</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define USIC_TRBSR_SRBI             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Standard Receive Buffer Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_RBERI            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Receive Buffer Error Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_ARBI             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Alternative Receive Buffer Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_REMPTY           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Receive Buffer Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_RFULL            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Receive Buffer Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_RBUS             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Receive Buffer Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_SRBT             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Standard Receive Buffer Event Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_STBI             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Standard Transmit Buffer Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_TBERI            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Transmit Buffer Error Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_TEMPTY           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Transmit Buffer Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_TFULL            (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Transmit Buffer Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_TBUS             (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Transmit Buffer Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_STBT             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Standard Transmit Buffer Event Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_RBFLVL_SHIFT     (16)      </span><span class="comment">/* Bits 16-22: Receive Buffer Filling Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_RBFLVL_MASK      (0x7f &lt;&lt; USIC_TRBSR_RBFLVL_SHIFT)</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TRBSR_RBFLVL(n)      ((uint32_t)(n) &lt;&lt; USIC_TRBSR_RBFLVL_SHIFT)</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_TBFLVL_SHIFT     (24)      </span><span class="comment">/* Bits 22-28: Transmit Buffer Filling Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSR_TBFLVL_MASK      (0x7f &lt;&lt; USIC_TRBSR_TBFLVL_SHIFT)</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USIC_TRBSR_TBFLVL(n)      ((uint32_t)(n) &lt;&lt; USIC_TRBSR_TBFLVL_SHIFT)</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">/* Transmit/Receive Buffer Status Clear Register */</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define USIC_TRBSCR_CSRBI           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Clear Standard Receive Buffer Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSCR_CRBERI          (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Clear Receive Buffer Error Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSCR_CARBI           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Clear Alternative Receive Buffer Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSCR_CSTBI           (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Clear Standard Transmit Buffer Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSCR_CTBERI          (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Clear Transmit Buffer Error Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSCR_CBDV            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Clear Bypass Data Valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSCR_FLUSHRB         (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Flush Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_TRBSCR_FLUSHTB         (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Flush Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">/* Receiver Buffer Output Register */</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define USIC_OUTR_DSR_SHIFT         (0)       </span><span class="comment">/* Bits 0-15: Received Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_OUTR_DSR_MASK          (0xffff &lt;&lt; USIC_OUTR_DSR_SHIFT)</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_OUTR_RCI_SHIFT         (16)      </span><span class="comment">/* Bits 16-20: Receiver Control Information */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_OUTR_RCI_MASK          (31 &lt;&lt; USIC_OUTR_RCI_SHIFT)</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">/* Receiver Buffer Output Register L for Debugger */</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define USIC_OUTDR_DSR_SHIFT        (0)       </span><span class="comment">/* Bits 0-15: Data from Shift Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_OUTDR_DSR_MASK         (0xffff &lt;&lt; USIC_OUTDR_DSR_SHIFT)</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_OUTDR_RCI_SHIFT        (16)      </span><span class="comment">/* Bits 16-30: Receive Control Information from Shift Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_OUTDR_RCI_MASK         (31 &lt;&lt; USIC_OUTDR_RCI_SHIFT)</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">/* Transmit FIFO Buffer (32 x 4-bytes) */</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define USIC_IN_TDATA_SHIFT         (0)      </span><span class="comment">/* Bits 0-15: Transmit Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USIC_IN_TDATA_MASK          (0xffff &lt;&lt; USIC_IN_TDATA_SHIFT)</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_XMC4_CHIP_XMC4_USIC_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
