$date
  Tue Sep 12 19:54:17 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module ram_testbench $end
$var reg 1 ! clk_in $end
$var reg 1 " w_r_in $end
$var reg 8 # dat_in[7:0] $end
$var reg 8 $ dat_out[7:0] $end
$var reg 4 % add_in[3:0] $end
$scope module dut $end
$var reg 4 & address[3:0] $end
$var reg 1 ' clock $end
$var reg 1 ( w_r $end
$var reg 8 ) data_in[7:0] $end
$var reg 8 * data_out[7:0] $end
$comment ram_pom is not handled $end
$var integer 32 + read_address $end
$var reg 1 , write_enable $end
$var reg 8 - write_data[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b00000000 #
b00000000 $
b0000 %
b0000 &
0'
0(
b00000000 )
b00000000 *
b0 +
0,
b00000000 -
#1000000
1!
1'
#2000000
0!
1"
0'
1(
#3000000
1!
1'
1,
#4000000
0!
b00000010 #
b0001 %
b0001 &
0'
b00000010 )
#5000000
1!
1'
b1 +
#6000000
0!
b00101010 #
b0010 %
b0010 &
0'
b00101010 )
#7000000
1!
1'
b10 +
#8000000
0!
b00000010 #
b0011 %
b0011 &
0'
b00000010 )
#9000000
1!
1'
b11 +
#10000000
0!
b0100 %
b0100 &
0'
#11000000
1!
1'
b100 +
#12000000
0!
b01010110 #
b0101 %
b0101 &
0'
b01010110 )
#13000000
1!
1'
b101 +
#14000000
0!
b01011111 #
b0110 %
b0110 &
0'
b01011111 )
#15000000
1!
1'
b110 +
#16000000
0!
b00010001 #
b0111 %
b0111 &
0'
b00010001 )
#17000000
1!
1'
b111 +
#18000000
0!
b1000 %
b1000 &
0'
#19000000
1!
1'
b1000 +
#20000000
0!
b00010111 #
b1001 %
b1001 &
0'
b00010111 )
#21000000
1!
1'
b1001 +
#22000000
0!
0"
b0001 %
b0001 &
0'
0(
#23000000
1!
b00101010 $
1'
b00101010 *
b1 +
0,
#24000000
0!
b0010 %
b0010 &
0'
#25000000
1!
b00000010 $
1'
b00000010 *
b10 +
#26000000
0!
b0011 %
b0011 &
0'
#27000000
1!
1'
b11 +
#28000000
0!
0'
#29000000
