// Seed: 2601056158
module module_0;
  wire id_1;
  assign module_2.type_9 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor  id_5 = 1'b0;
  wire id_6 = id_6, id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wor   id_0,
    output wire  id_1,
    input  tri1  id_2,
    output wand  id_3
    , id_7,
    output uwire id_4,
    input  tri0  id_5
);
  id_8(
      .id_0(), .id_1(id_5 % id_2), .id_2(id_0 - 1), .id_3(id_4)
  );
  xnor primCall (id_1, id_2, id_5, id_7, id_8);
  module_0 modCall_1 ();
endmodule
