

================================================================
== Vitis HLS Report for 'extract_icrc_64_s'
================================================================
* Date:           Tue Aug 15 18:30:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  2.336 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.20>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_crc2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_crc2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_crc2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_crc2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_axis_rx_data, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:38]   --->   Operation 8 'specpipeline' 'specpipeline_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ei_state_load = load i2 %ei_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:53]   --->   Operation 9 'load' 'ei_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ei_prevWord_data_V_load = load i64 %ei_prevWord_data_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:87]   --->   Operation 10 'load' 'ei_prevWord_data_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ei_prevWord_keep_V_load = load i8 %ei_prevWord_keep_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:87]   --->   Operation 11 'load' 'ei_prevWord_keep_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ei_prevWord_last_V_load = load i1 %ei_prevWord_last_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:87]   --->   Operation 12 'load' 'ei_prevWord_last_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%switch_ln53 = switch i2 %ei_state_load, void %sw.bb.i, i2 2, void %sw.bb19.i, i2 1, void %sw.bb4.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:53]   --->   Operation 13 'switch' 'switch_ln53' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_i_265 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_rx_data, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:68]   --->   Operation 14 'nbreadreq' 'tmp_i_265' <Predicate = (ei_state_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%br_ln68 = br i1 %tmp_i_265, void %sw.epilog99.i, void %if.then6.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:68]   --->   Operation 15 'br' 'br_ln68' <Predicate = (ei_state_load == 1)> <Delay = 0.84>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%s_axis_rx_data_read_1 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_rx_data" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:70]   --->   Operation 16 'read' 's_axis_rx_data_read_1' <Predicate = (ei_state_load == 1 & tmp_i_265)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%currWord_data_V_20 = trunc i128 %s_axis_rx_data_read_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:70]   --->   Operation 17 'trunc' 'currWord_data_V_20' <Predicate = (ei_state_load == 1 & tmp_i_265)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%currWord_keep_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %s_axis_rx_data_read_1, i32 64, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:70]   --->   Operation 18 'partselect' 'currWord_keep_V_4' <Predicate = (ei_state_load == 1 & tmp_i_265)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_last_V_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_rx_data_read_1, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:70]   --->   Operation 19 'bitselect' 'currWord_last_V_21' <Predicate = (ei_state_load == 1 & tmp_i_265)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.84ns)   --->   "%br_ln71 = br i1 %currWord_last_V_21, void %if.end17.i, void %if.then10.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:71]   --->   Operation 20 'br' 'br_ln71' <Predicate = (ei_state_load == 1 & tmp_i_265)> <Delay = 0.84>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %s_axis_rx_data_read_1, i32 68"   --->   Operation 21 'bitselect' 'tmp' <Predicate = (ei_state_load == 1 & tmp_i_265 & currWord_last_V_21)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln73)   --->   "%p_Result_s = xor i1 %tmp, i1 1"   --->   Operation 22 'xor' 'p_Result_s' <Predicate = (ei_state_load == 1 & tmp_i_265 & currWord_last_V_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln73 = or i1 %ei_prevWord_last_V_load, i1 %p_Result_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:73]   --->   Operation 23 'or' 'or_ln73' <Predicate = (ei_state_load == 1 & tmp_i_265 & currWord_last_V_21)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.49ns)   --->   "%select_ln73 = select i1 %tmp, i2 2, i2 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:73]   --->   Operation 24 'select' 'select_ln73' <Predicate = (ei_state_load == 1 & tmp_i_265 & currWord_last_V_21)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%store_ln80 = store i2 %select_ln73, i2 %ei_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:80]   --->   Operation 25 'store' 'store_ln80' <Predicate = (ei_state_load == 1 & tmp_i_265 & currWord_last_V_21)> <Delay = 0.85>
ST_1 : Operation 26 [1/1] (0.84ns)   --->   "%br_ln86 = br void %if.end17.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:86]   --->   Operation 26 'br' 'br_ln86' <Predicate = (ei_state_load == 1 & tmp_i_265 & currWord_last_V_21)> <Delay = 0.84>
ST_1 : Operation 27 [1/1] (0.84ns)   --->   "%store_ln88 = store i64 %currWord_data_V_20, i64 %ei_prevWord_data_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:88]   --->   Operation 27 'store' 'store_ln88' <Predicate = (ei_state_load == 1 & tmp_i_265)> <Delay = 0.84>
ST_1 : Operation 28 [1/1] (0.85ns)   --->   "%store_ln88 = store i8 %currWord_keep_V_4, i8 %ei_prevWord_keep_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:88]   --->   Operation 28 'store' 'store_ln88' <Predicate = (ei_state_load == 1 & tmp_i_265)> <Delay = 0.85>
ST_1 : Operation 29 [1/1] (0.84ns)   --->   "%br_ln89 = br void %sw.epilog99.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:89]   --->   Operation 29 'br' 'br_ln89' <Predicate = (ei_state_load == 1 & tmp_i_265)> <Delay = 0.84>
ST_1 : Operation 30 [1/1] (0.86ns)   --->   "%icmp_ln93 = icmp_eq  i8 %ei_prevWord_keep_V_load, i8 255" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:93]   --->   Operation 30 'icmp' 'icmp_ln93' <Predicate = (ei_state_load == 2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %sw.epilog.i, void %sw.bb25.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:93]   --->   Operation 31 'br' 'br_ln93' <Predicate = (ei_state_load == 2)> <Delay = 0.84>
ST_1 : Operation 32 [1/1] (0.85ns)   --->   "%store_ln345 = store i8 15, i8 %ei_prevWord_keep_V"   --->   Operation 32 'store' 'store_ln345' <Predicate = (ei_state_load == 2 & icmp_ln93)> <Delay = 0.85>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%br_ln102 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:102]   --->   Operation 33 'br' 'br_ln102' <Predicate = (ei_state_load == 2 & icmp_ln93)> <Delay = 0.84>
ST_1 : Operation 34 [1/1] (0.85ns)   --->   "%store_ln164 = store i2 0, i2 %ei_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:164]   --->   Operation 34 'store' 'store_ln164' <Predicate = (ei_state_load == 2)> <Delay = 0.85>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%br_ln0 = br void %sw.epilog99.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = (ei_state_load == 2)> <Delay = 0.84>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_rx_data, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:56]   --->   Operation 36 'nbreadreq' 'tmp_i' <Predicate = (ei_state_load != 2 & ei_state_load != 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.84ns)   --->   "%br_ln56 = br i1 %tmp_i, void %sw.epilog99.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:56]   --->   Operation 37 'br' 'br_ln56' <Predicate = (ei_state_load != 2 & ei_state_load != 1)> <Delay = 0.84>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%s_axis_rx_data_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_rx_data" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:58]   --->   Operation 38 'read' 's_axis_rx_data_read' <Predicate = (ei_state_load != 2 & ei_state_load != 1 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i128 %s_axis_rx_data_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:58]   --->   Operation 39 'trunc' 'currWord_data_V' <Predicate = (ei_state_load != 2 & ei_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %s_axis_rx_data_read, i32 64, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:58]   --->   Operation 40 'partselect' 'currWord_keep_V' <Predicate = (ei_state_load != 2 & ei_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_rx_data_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:58]   --->   Operation 41 'bitselect' 'currWord_last_V' <Predicate = (ei_state_load != 2 & ei_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%store_ln59 = store i64 %currWord_data_V, i64 %ei_prevWord_data_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:59]   --->   Operation 42 'store' 'store_ln59' <Predicate = (ei_state_load != 2 & ei_state_load != 1 & tmp_i)> <Delay = 0.84>
ST_1 : Operation 43 [1/1] (0.85ns)   --->   "%store_ln59 = store i8 %currWord_keep_V, i8 %ei_prevWord_keep_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:59]   --->   Operation 43 'store' 'store_ln59' <Predicate = (ei_state_load != 2 & ei_state_load != 1 & tmp_i)> <Delay = 0.85>
ST_1 : Operation 44 [1/1] (0.49ns)   --->   "%select_ln61 = select i1 %currWord_last_V, i2 2, i2 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:61]   --->   Operation 44 'select' 'select_ln61' <Predicate = (ei_state_load != 2 & ei_state_load != 1 & tmp_i)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.85ns)   --->   "%store_ln61 = store i2 %select_ln61, i2 %ei_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:61]   --->   Operation 45 'store' 'store_ln61' <Predicate = (ei_state_load != 2 & ei_state_load != 1 & tmp_i)> <Delay = 0.85>
ST_1 : Operation 46 [1/1] (0.84ns)   --->   "%br_ln65 = br void %sw.epilog99.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:65]   --->   Operation 46 'br' 'br_ln65' <Predicate = (ei_state_load != 2 & ei_state_load != 1 & tmp_i)> <Delay = 0.84>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ei_prevWord_last_V_flag_2_i = phi i1 0, void %sw.epilog.i, i1 1, void %if.then.i, i1 0, void %sw.bb.i, i1 1, void %if.end17.i, i1 0, void %sw.bb4.i"   --->   Operation 47 'phi' 'ei_prevWord_last_V_flag_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ei_prevWord_last_V_new_2_i = phi i1 0, void %sw.epilog.i, i1 %currWord_last_V, void %if.then.i, i1 0, void %sw.bb.i, i1 %currWord_last_V_21, void %if.end17.i, i1 0, void %sw.bb4.i"   --->   Operation 48 'phi' 'ei_prevWord_last_V_new_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %ei_prevWord_last_V_flag_2_i, void %extract_icrc<64>.exit, void %mergeST.i"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln59 = store i1 %ei_prevWord_last_V_new_2_i, i1 %ei_prevWord_last_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:59]   --->   Operation 50 'store' 'store_ln59' <Predicate = (ei_prevWord_last_V_flag_2_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %extract_icrc<64>.exit"   --->   Operation 51 'br' 'br_ln0' <Predicate = (ei_prevWord_last_V_flag_2_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ei_prevWord_last_V_loc_1_i = phi i1 %or_ln73, void %if.then10.i, i1 %ei_prevWord_last_V_load, void %if.then6.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:73]   --->   Operation 52 'phi' 'ei_prevWord_last_V_loc_1_i' <Predicate = (ei_state_load == 1 & tmp_i_265)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_267_i = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %ei_prevWord_last_V_loc_1_i, i8 %ei_prevWord_keep_V_load, i64 %ei_prevWord_data_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:87]   --->   Operation 53 'bitconcatenate' 'tmp_267_i' <Predicate = (ei_state_load == 1 & tmp_i_265)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i73 %tmp_267_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:87]   --->   Operation 54 'zext' 'zext_ln87' <Predicate = (ei_state_load == 1 & tmp_i_265)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.33ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_crc2ipFifo, i128 %zext_ln87" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:87]   --->   Operation 55 'write' 'write_ln87' <Predicate = (ei_state_load == 1 & tmp_i_265)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%void_extract_icrc_64_hls_stream_net_axis_64_0_hls_stream_net_axis_64_0_ei_prevWord = phi i8 15, void %sw.bb25.i, i8 %ei_prevWord_keep_V_load, void %sw.bb19.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:87]   --->   Operation 56 'phi' 'void_extract_icrc_64_hls_stream_net_axis_64_0_hls_stream_net_axis_64_0_ei_prevWord' <Predicate = (ei_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_266_i = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %ei_prevWord_last_V_load, i8 %void_extract_icrc_64_hls_stream_net_axis_64_0_hls_stream_net_axis_64_0_ei_prevWord, i64 %ei_prevWord_data_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:160]   --->   Operation 57 'bitconcatenate' 'tmp_266_i' <Predicate = (ei_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i73 %tmp_266_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:160]   --->   Operation 58 'zext' 'zext_ln160' <Predicate = (ei_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.33ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_crc2ipFifo, i128 %zext_ln160" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:160]   --->   Operation 59 'write' 'write_ln160' <Predicate = (ei_state_load == 2)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 2.2ns
The critical path consists of the following:
	'load' operation ('ei_prevWord_keep_V_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:87) on static variable 'ei_prevWord_keep_V' [15]  (0 ns)
	'icmp' operation ('icmp_ln93', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:93) [43]  (0.861 ns)
	multiplexor before 'phi' operation ('void_extract_icrc_64_hls_stream_net_axis_64_0_hls_stream_net_axis_64_0_ei_prevWord', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:87) with incoming values : ('ei_prevWord_keep_V_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:87) [49]  (0.844 ns)
	blocking operation 0.499 ns on control path)

 <State 2>: 2.34ns
The critical path consists of the following:
	'phi' operation ('ei_prevWord_last_V_loc_1_i', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:73) with incoming values : ('ei_prevWord_last_V_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:87) ('or_ln73', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:73) [35]  (0 ns)
	fifo write operation ('write_ln87', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:87) on port 'rx_crc2ipFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:87) [38]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
