{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418082884616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418082884617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 18:54:44 2014 " "Processing started: Mon Dec 08 18:54:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418082884617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418082884617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DP4_ECE2504 -c DP4_ECE2504 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DP4_ECE2504 -c DP4_ECE2504" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418082884617 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418082884983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DP4_ECE2504.v(193) " "Verilog HDL warning at DP4_ECE2504.v(193): extended using \"x\" or \"z\"" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1418082885059 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DP4_ECE2504.v(453) " "Verilog HDL information at DP4_ECE2504.v(453): always construct contains both blocking and non-blocking assignments" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 453 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418082885060 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux DP4_ECE2504.v " "Entity \"mux\" obtained from \"DP4_ECE2504.v\" instead of from Quartus II megafunction library" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 296 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1418082885062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp4_ece2504.v 11 11 " "Found 11 design units, including 11 entities, in source file dp4_ece2504.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP4_ECE2504 " "Found entity 1: DP4_ECE2504" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418082885062 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_8bits " "Found entity 2: mux16_1_8bits" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418082885062 ""} { "Info" "ISGN_ENTITY_NAME" "3 single_port_ram " "Found entity 3: single_port_ram" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418082885062 ""} { "Info" "ISGN_ENTITY_NAME" "4 pc_controller " "Found entity 4: pc_controller" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418082885062 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux " "Found entity 5: mux" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418082885062 ""} { "Info" "ISGN_ENTITY_NAME" "6 instruction_rom " "Found entity 6: instruction_rom" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418082885062 ""} { "Info" "ISGN_ENTITY_NAME" "7 function_unit " "Found entity 7: function_unit" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418082885062 ""} { "Info" "ISGN_ENTITY_NAME" "8 double_port_ram " "Found entity 8: double_port_ram" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418082885062 ""} { "Info" "ISGN_ENTITY_NAME" "9 button_fsm " "Found entity 9: button_fsm" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418082885062 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu " "Found entity 10: cpu" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418082885062 ""} { "Info" "ISGN_ENTITY_NAME" "11 instr_decoder " "Found entity 11: instr_decoder" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418082885062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418082885062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DP4_ECE2504 " "Elaborating entity \"DP4_ECE2504\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418082885095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu0\"" {  } { { "DP4_ECE2504.v" "cpu0" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418082885112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_controller cpu:cpu0\|pc_controller:pc_ctrl " "Elaborating entity \"pc_controller\" for hierarchy \"cpu:cpu0\|pc_controller:pc_ctrl\"" {  } { { "DP4_ECE2504.v" "pc_ctrl" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418082885138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_rom cpu:cpu0\|instruction_rom:instr_mem " "Elaborating entity \"instruction_rom\" for hierarchy \"cpu:cpu0\|instruction_rom:instr_mem\"" {  } { { "DP4_ECE2504.v" "instr_mem" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418082885150 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "42 0 1023 DP4_ECE2504.v(331) " "Verilog HDL warning at DP4_ECE2504.v(331): number of words (42) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 331 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1418082885154 "|DP4_ECE2504|cpu:cpu0|instruction_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 DP4_ECE2504.v(327) " "Net \"rom.data_a\" at DP4_ECE2504.v(327) has no driver or initial value, using a default initial value '0'" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 327 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418082885175 "|DP4_ECE2504|cpu:cpu0|instruction_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 DP4_ECE2504.v(327) " "Net \"rom.waddr_a\" at DP4_ECE2504.v(327) has no driver or initial value, using a default initial value '0'" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 327 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418082885176 "|DP4_ECE2504|cpu:cpu0|instruction_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 DP4_ECE2504.v(327) " "Net \"rom.we_a\" at DP4_ECE2504.v(327) has no driver or initial value, using a default initial value '0'" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 327 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418082885176 "|DP4_ECE2504|cpu:cpu0|instruction_rom:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder cpu:cpu0\|instr_decoder:instruction_decoder " "Elaborating entity \"instr_decoder\" for hierarchy \"cpu:cpu0\|instr_decoder:instruction_decoder\"" {  } { { "DP4_ECE2504.v" "instruction_decoder" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418082885185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_port_ram cpu:cpu0\|double_port_ram:register_file " "Elaborating entity \"double_port_ram\" for hierarchy \"cpu:cpu0\|double_port_ram:register_file\"" {  } { { "DP4_ECE2504.v" "register_file" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418082885191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cpu:cpu0\|mux:mux_b " "Elaborating entity \"mux\" for hierarchy \"cpu:cpu0\|mux:mux_b\"" {  } { { "DP4_ECE2504.v" "mux_b" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418082885215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_unit cpu:cpu0\|function_unit:func_unit " "Elaborating entity \"function_unit\" for hierarchy \"cpu:cpu0\|function_unit:func_unit\"" {  } { { "DP4_ECE2504.v" "func_unit" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418082885222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram cpu:cpu0\|single_port_ram:data_mem " "Elaborating entity \"single_port_ram\" for hierarchy \"cpu:cpu0\|single_port_ram:data_mem\"" {  } { { "DP4_ECE2504.v" "data_mem" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418082885234 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg DP4_ECE2504.v(222) " "Verilog HDL or VHDL warning at DP4_ECE2504.v(222): object \"addr_reg\" assigned a value but never read" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418082885235 "|DP4_ECE2504|cpu:cpu0|single_port_ram:data_mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 255 DP4_ECE2504.v(227) " "Verilog HDL warning at DP4_ECE2504.v(227): number of words (13) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 227 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1418082885236 "|DP4_ECE2504|cpu:cpu0|single_port_ram:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_fsm button_fsm:button_fsm0 " "Elaborating entity \"button_fsm\" for hierarchy \"button_fsm:button_fsm0\"" {  } { { "DP4_ECE2504.v" "button_fsm0" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418082885250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1_8bits mux16_1_8bits:LED_mux " "Elaborating entity \"mux16_1_8bits\" for hierarchy \"mux16_1_8bits:LED_mux\"" {  } { { "DP4_ECE2504.v" "LED_mux" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418082885260 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu0\|instruction_rom:instr_mem\|rom " "RAM logic \"cpu:cpu0\|instruction_rom:instr_mem\|rom\" is uninferred due to asynchronous read logic" {  } { { "DP4_ECE2504.v" "rom" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 327 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1418082885728 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu0\|single_port_ram:data_mem\|ram " "RAM logic \"cpu:cpu0\|single_port_ram:data_mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "DP4_ECE2504.v" "ram" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 219 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1418082885728 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1418082885728 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/db/DP4_ECE2504.ram0_instruction_rom_7c6b77ea.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/db/DP4_ECE2504.ram0_instruction_rom_7c6b77ea.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1418082885751 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/db/DP4_ECE2504.ram0_single_port_ram_642a84aa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/db/DP4_ECE2504.ram0_single_port_ram_642a84aa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1418082886112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1418082889679 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[0\] " "Logic cell \"cpu:cpu0\|r5\[0\]\"" {  } { { "DP4_ECE2504.v" "r5\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[8\] " "Logic cell \"cpu:cpu0\|r4\[8\]\"" {  } { { "DP4_ECE2504.v" "r4\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[0\] " "Logic cell \"cpu:cpu0\|r4\[0\]\"" {  } { { "DP4_ECE2504.v" "r4\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[8\] " "Logic cell \"cpu:cpu0\|r5\[8\]\"" {  } { { "DP4_ECE2504.v" "r5\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[8\] " "Logic cell \"cpu:cpu0\|r6\[8\]\"" {  } { { "DP4_ECE2504.v" "r6\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[0\] " "Logic cell \"cpu:cpu0\|PC\[0\]\"" {  } { { "DP4_ECE2504.v" "PC\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[0\] " "Logic cell \"cpu:cpu0\|r6\[0\]\"" {  } { { "DP4_ECE2504.v" "r6\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[8\] " "Logic cell \"cpu:cpu0\|PC\[8\]\"" {  } { { "DP4_ECE2504.v" "PC\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[0\] " "Logic cell \"cpu:cpu0\|r1\[0\]\"" {  } { { "DP4_ECE2504.v" "r1\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[8\] " "Logic cell \"cpu:cpu0\|r0\[8\]\"" {  } { { "DP4_ECE2504.v" "r0\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[0\] " "Logic cell \"cpu:cpu0\|r0\[0\]\"" {  } { { "DP4_ECE2504.v" "r0\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[8\] " "Logic cell \"cpu:cpu0\|r1\[8\]\"" {  } { { "DP4_ECE2504.v" "r1\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[8\] " "Logic cell \"cpu:cpu0\|r7\[8\]\"" {  } { { "DP4_ECE2504.v" "r7\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[0\] " "Logic cell \"cpu:cpu0\|IR\[0\]\"" {  } { { "DP4_ECE2504.v" "IR\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[0\] " "Logic cell \"cpu:cpu0\|r7\[0\]\"" {  } { { "DP4_ECE2504.v" "r7\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[8\] " "Logic cell \"cpu:cpu0\|IR\[8\]\"" {  } { { "DP4_ECE2504.v" "IR\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[0\] " "Logic cell \"cpu:cpu0\|r3\[0\]\"" {  } { { "DP4_ECE2504.v" "r3\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[8\] " "Logic cell \"cpu:cpu0\|r2\[8\]\"" {  } { { "DP4_ECE2504.v" "r2\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[0\] " "Logic cell \"cpu:cpu0\|r2\[0\]\"" {  } { { "DP4_ECE2504.v" "r2\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[8\] " "Logic cell \"cpu:cpu0\|r3\[8\]\"" {  } { { "DP4_ECE2504.v" "r3\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[9\] " "Logic cell \"cpu:cpu0\|r6\[9\]\"" {  } { { "DP4_ECE2504.v" "r6\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[1\] " "Logic cell \"cpu:cpu0\|PC\[1\]\"" {  } { { "DP4_ECE2504.v" "PC\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[1\] " "Logic cell \"cpu:cpu0\|r6\[1\]\"" {  } { { "DP4_ECE2504.v" "r6\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[9\] " "Logic cell \"cpu:cpu0\|PC\[9\]\"" {  } { { "DP4_ECE2504.v" "PC\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[1\] " "Logic cell \"cpu:cpu0\|r5\[1\]\"" {  } { { "DP4_ECE2504.v" "r5\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[9\] " "Logic cell \"cpu:cpu0\|r4\[9\]\"" {  } { { "DP4_ECE2504.v" "r4\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[1\] " "Logic cell \"cpu:cpu0\|r4\[1\]\"" {  } { { "DP4_ECE2504.v" "r4\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[9\] " "Logic cell \"cpu:cpu0\|r5\[9\]\"" {  } { { "DP4_ECE2504.v" "r5\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[1\] " "Logic cell \"cpu:cpu0\|r1\[1\]\"" {  } { { "DP4_ECE2504.v" "r1\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[9\] " "Logic cell \"cpu:cpu0\|r0\[9\]\"" {  } { { "DP4_ECE2504.v" "r0\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[1\] " "Logic cell \"cpu:cpu0\|r0\[1\]\"" {  } { { "DP4_ECE2504.v" "r0\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[9\] " "Logic cell \"cpu:cpu0\|r1\[9\]\"" {  } { { "DP4_ECE2504.v" "r1\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[9\] " "Logic cell \"cpu:cpu0\|r7\[9\]\"" {  } { { "DP4_ECE2504.v" "r7\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[1\] " "Logic cell \"cpu:cpu0\|IR\[1\]\"" {  } { { "DP4_ECE2504.v" "IR\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[1\] " "Logic cell \"cpu:cpu0\|r7\[1\]\"" {  } { { "DP4_ECE2504.v" "r7\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[9\] " "Logic cell \"cpu:cpu0\|IR\[9\]\"" {  } { { "DP4_ECE2504.v" "IR\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[1\] " "Logic cell \"cpu:cpu0\|r3\[1\]\"" {  } { { "DP4_ECE2504.v" "r3\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[9\] " "Logic cell \"cpu:cpu0\|r2\[9\]\"" {  } { { "DP4_ECE2504.v" "r2\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[1\] " "Logic cell \"cpu:cpu0\|r2\[1\]\"" {  } { { "DP4_ECE2504.v" "r2\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[9\] " "Logic cell \"cpu:cpu0\|r3\[9\]\"" {  } { { "DP4_ECE2504.v" "r3\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[2\] " "Logic cell \"cpu:cpu0\|r5\[2\]\"" {  } { { "DP4_ECE2504.v" "r5\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[10\] " "Logic cell \"cpu:cpu0\|r4\[10\]\"" {  } { { "DP4_ECE2504.v" "r4\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[2\] " "Logic cell \"cpu:cpu0\|r4\[2\]\"" {  } { { "DP4_ECE2504.v" "r4\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[10\] " "Logic cell \"cpu:cpu0\|r5\[10\]\"" {  } { { "DP4_ECE2504.v" "r5\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[10\] " "Logic cell \"cpu:cpu0\|r6\[10\]\"" {  } { { "DP4_ECE2504.v" "r6\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[2\] " "Logic cell \"cpu:cpu0\|PC\[2\]\"" {  } { { "DP4_ECE2504.v" "PC\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[2\] " "Logic cell \"cpu:cpu0\|r6\[2\]\"" {  } { { "DP4_ECE2504.v" "r6\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[10\] " "Logic cell \"cpu:cpu0\|PC\[10\]\"" {  } { { "DP4_ECE2504.v" "PC\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[2\] " "Logic cell \"cpu:cpu0\|r1\[2\]\"" {  } { { "DP4_ECE2504.v" "r1\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[10\] " "Logic cell \"cpu:cpu0\|r0\[10\]\"" {  } { { "DP4_ECE2504.v" "r0\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[2\] " "Logic cell \"cpu:cpu0\|r0\[2\]\"" {  } { { "DP4_ECE2504.v" "r0\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[10\] " "Logic cell \"cpu:cpu0\|r1\[10\]\"" {  } { { "DP4_ECE2504.v" "r1\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[10\] " "Logic cell \"cpu:cpu0\|r7\[10\]\"" {  } { { "DP4_ECE2504.v" "r7\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[2\] " "Logic cell \"cpu:cpu0\|IR\[2\]\"" {  } { { "DP4_ECE2504.v" "IR\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[2\] " "Logic cell \"cpu:cpu0\|r7\[2\]\"" {  } { { "DP4_ECE2504.v" "r7\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[10\] " "Logic cell \"cpu:cpu0\|IR\[10\]\"" {  } { { "DP4_ECE2504.v" "IR\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[2\] " "Logic cell \"cpu:cpu0\|r3\[2\]\"" {  } { { "DP4_ECE2504.v" "r3\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[10\] " "Logic cell \"cpu:cpu0\|r2\[10\]\"" {  } { { "DP4_ECE2504.v" "r2\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[2\] " "Logic cell \"cpu:cpu0\|r2\[2\]\"" {  } { { "DP4_ECE2504.v" "r2\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[10\] " "Logic cell \"cpu:cpu0\|r3\[10\]\"" {  } { { "DP4_ECE2504.v" "r3\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[11\] " "Logic cell \"cpu:cpu0\|r6\[11\]\"" {  } { { "DP4_ECE2504.v" "r6\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[3\] " "Logic cell \"cpu:cpu0\|PC\[3\]\"" {  } { { "DP4_ECE2504.v" "PC\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[3\] " "Logic cell \"cpu:cpu0\|r6\[3\]\"" {  } { { "DP4_ECE2504.v" "r6\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[11\] " "Logic cell \"cpu:cpu0\|PC\[11\]\"" {  } { { "DP4_ECE2504.v" "PC\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[3\] " "Logic cell \"cpu:cpu0\|r5\[3\]\"" {  } { { "DP4_ECE2504.v" "r5\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[11\] " "Logic cell \"cpu:cpu0\|r4\[11\]\"" {  } { { "DP4_ECE2504.v" "r4\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[3\] " "Logic cell \"cpu:cpu0\|r4\[3\]\"" {  } { { "DP4_ECE2504.v" "r4\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[11\] " "Logic cell \"cpu:cpu0\|r5\[11\]\"" {  } { { "DP4_ECE2504.v" "r5\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[3\] " "Logic cell \"cpu:cpu0\|r1\[3\]\"" {  } { { "DP4_ECE2504.v" "r1\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[11\] " "Logic cell \"cpu:cpu0\|r0\[11\]\"" {  } { { "DP4_ECE2504.v" "r0\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[3\] " "Logic cell \"cpu:cpu0\|r0\[3\]\"" {  } { { "DP4_ECE2504.v" "r0\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[11\] " "Logic cell \"cpu:cpu0\|r1\[11\]\"" {  } { { "DP4_ECE2504.v" "r1\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[11\] " "Logic cell \"cpu:cpu0\|r7\[11\]\"" {  } { { "DP4_ECE2504.v" "r7\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[3\] " "Logic cell \"cpu:cpu0\|IR\[3\]\"" {  } { { "DP4_ECE2504.v" "IR\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[3\] " "Logic cell \"cpu:cpu0\|r7\[3\]\"" {  } { { "DP4_ECE2504.v" "r7\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[11\] " "Logic cell \"cpu:cpu0\|IR\[11\]\"" {  } { { "DP4_ECE2504.v" "IR\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[3\] " "Logic cell \"cpu:cpu0\|r3\[3\]\"" {  } { { "DP4_ECE2504.v" "r3\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[11\] " "Logic cell \"cpu:cpu0\|r2\[11\]\"" {  } { { "DP4_ECE2504.v" "r2\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[3\] " "Logic cell \"cpu:cpu0\|r2\[3\]\"" {  } { { "DP4_ECE2504.v" "r2\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[11\] " "Logic cell \"cpu:cpu0\|r3\[11\]\"" {  } { { "DP4_ECE2504.v" "r3\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[4\] " "Logic cell \"cpu:cpu0\|r5\[4\]\"" {  } { { "DP4_ECE2504.v" "r5\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[12\] " "Logic cell \"cpu:cpu0\|r4\[12\]\"" {  } { { "DP4_ECE2504.v" "r4\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[4\] " "Logic cell \"cpu:cpu0\|r4\[4\]\"" {  } { { "DP4_ECE2504.v" "r4\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[12\] " "Logic cell \"cpu:cpu0\|r5\[12\]\"" {  } { { "DP4_ECE2504.v" "r5\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[12\] " "Logic cell \"cpu:cpu0\|r6\[12\]\"" {  } { { "DP4_ECE2504.v" "r6\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[4\] " "Logic cell \"cpu:cpu0\|PC\[4\]\"" {  } { { "DP4_ECE2504.v" "PC\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[4\] " "Logic cell \"cpu:cpu0\|r6\[4\]\"" {  } { { "DP4_ECE2504.v" "r6\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[12\] " "Logic cell \"cpu:cpu0\|PC\[12\]\"" {  } { { "DP4_ECE2504.v" "PC\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[4\] " "Logic cell \"cpu:cpu0\|r1\[4\]\"" {  } { { "DP4_ECE2504.v" "r1\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[12\] " "Logic cell \"cpu:cpu0\|r0\[12\]\"" {  } { { "DP4_ECE2504.v" "r0\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[4\] " "Logic cell \"cpu:cpu0\|r0\[4\]\"" {  } { { "DP4_ECE2504.v" "r0\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[12\] " "Logic cell \"cpu:cpu0\|r1\[12\]\"" {  } { { "DP4_ECE2504.v" "r1\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[12\] " "Logic cell \"cpu:cpu0\|r7\[12\]\"" {  } { { "DP4_ECE2504.v" "r7\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[4\] " "Logic cell \"cpu:cpu0\|IR\[4\]\"" {  } { { "DP4_ECE2504.v" "IR\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[4\] " "Logic cell \"cpu:cpu0\|r7\[4\]\"" {  } { { "DP4_ECE2504.v" "r7\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[12\] " "Logic cell \"cpu:cpu0\|IR\[12\]\"" {  } { { "DP4_ECE2504.v" "IR\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[4\] " "Logic cell \"cpu:cpu0\|r3\[4\]\"" {  } { { "DP4_ECE2504.v" "r3\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[12\] " "Logic cell \"cpu:cpu0\|r2\[12\]\"" {  } { { "DP4_ECE2504.v" "r2\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[4\] " "Logic cell \"cpu:cpu0\|r2\[4\]\"" {  } { { "DP4_ECE2504.v" "r2\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[12\] " "Logic cell \"cpu:cpu0\|r3\[12\]\"" {  } { { "DP4_ECE2504.v" "r3\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[13\] " "Logic cell \"cpu:cpu0\|r6\[13\]\"" {  } { { "DP4_ECE2504.v" "r6\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[5\] " "Logic cell \"cpu:cpu0\|PC\[5\]\"" {  } { { "DP4_ECE2504.v" "PC\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[5\] " "Logic cell \"cpu:cpu0\|r6\[5\]\"" {  } { { "DP4_ECE2504.v" "r6\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[13\] " "Logic cell \"cpu:cpu0\|PC\[13\]\"" {  } { { "DP4_ECE2504.v" "PC\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[5\] " "Logic cell \"cpu:cpu0\|r5\[5\]\"" {  } { { "DP4_ECE2504.v" "r5\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[13\] " "Logic cell \"cpu:cpu0\|r4\[13\]\"" {  } { { "DP4_ECE2504.v" "r4\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[5\] " "Logic cell \"cpu:cpu0\|r4\[5\]\"" {  } { { "DP4_ECE2504.v" "r4\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[13\] " "Logic cell \"cpu:cpu0\|r5\[13\]\"" {  } { { "DP4_ECE2504.v" "r5\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[5\] " "Logic cell \"cpu:cpu0\|r1\[5\]\"" {  } { { "DP4_ECE2504.v" "r1\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[13\] " "Logic cell \"cpu:cpu0\|r0\[13\]\"" {  } { { "DP4_ECE2504.v" "r0\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[5\] " "Logic cell \"cpu:cpu0\|r0\[5\]\"" {  } { { "DP4_ECE2504.v" "r0\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[13\] " "Logic cell \"cpu:cpu0\|r1\[13\]\"" {  } { { "DP4_ECE2504.v" "r1\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[13\] " "Logic cell \"cpu:cpu0\|r7\[13\]\"" {  } { { "DP4_ECE2504.v" "r7\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[5\] " "Logic cell \"cpu:cpu0\|IR\[5\]\"" {  } { { "DP4_ECE2504.v" "IR\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[5\] " "Logic cell \"cpu:cpu0\|r7\[5\]\"" {  } { { "DP4_ECE2504.v" "r7\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[13\] " "Logic cell \"cpu:cpu0\|IR\[13\]\"" {  } { { "DP4_ECE2504.v" "IR\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[5\] " "Logic cell \"cpu:cpu0\|r3\[5\]\"" {  } { { "DP4_ECE2504.v" "r3\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[13\] " "Logic cell \"cpu:cpu0\|r2\[13\]\"" {  } { { "DP4_ECE2504.v" "r2\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[5\] " "Logic cell \"cpu:cpu0\|r2\[5\]\"" {  } { { "DP4_ECE2504.v" "r2\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[13\] " "Logic cell \"cpu:cpu0\|r3\[13\]\"" {  } { { "DP4_ECE2504.v" "r3\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[6\] " "Logic cell \"cpu:cpu0\|r5\[6\]\"" {  } { { "DP4_ECE2504.v" "r5\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[14\] " "Logic cell \"cpu:cpu0\|r4\[14\]\"" {  } { { "DP4_ECE2504.v" "r4\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[6\] " "Logic cell \"cpu:cpu0\|r4\[6\]\"" {  } { { "DP4_ECE2504.v" "r4\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[14\] " "Logic cell \"cpu:cpu0\|r5\[14\]\"" {  } { { "DP4_ECE2504.v" "r5\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[14\] " "Logic cell \"cpu:cpu0\|r6\[14\]\"" {  } { { "DP4_ECE2504.v" "r6\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[6\] " "Logic cell \"cpu:cpu0\|PC\[6\]\"" {  } { { "DP4_ECE2504.v" "PC\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[6\] " "Logic cell \"cpu:cpu0\|r6\[6\]\"" {  } { { "DP4_ECE2504.v" "r6\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[14\] " "Logic cell \"cpu:cpu0\|PC\[14\]\"" {  } { { "DP4_ECE2504.v" "PC\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[6\] " "Logic cell \"cpu:cpu0\|r1\[6\]\"" {  } { { "DP4_ECE2504.v" "r1\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[14\] " "Logic cell \"cpu:cpu0\|r0\[14\]\"" {  } { { "DP4_ECE2504.v" "r0\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[6\] " "Logic cell \"cpu:cpu0\|r0\[6\]\"" {  } { { "DP4_ECE2504.v" "r0\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[14\] " "Logic cell \"cpu:cpu0\|r1\[14\]\"" {  } { { "DP4_ECE2504.v" "r1\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[6\] " "Logic cell \"cpu:cpu0\|IR\[6\]\"" {  } { { "DP4_ECE2504.v" "IR\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[14\] " "Logic cell \"cpu:cpu0\|r7\[14\]\"" {  } { { "DP4_ECE2504.v" "r7\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[6\] " "Logic cell \"cpu:cpu0\|r7\[6\]\"" {  } { { "DP4_ECE2504.v" "r7\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[14\] " "Logic cell \"cpu:cpu0\|IR\[14\]\"" {  } { { "DP4_ECE2504.v" "IR\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[6\] " "Logic cell \"cpu:cpu0\|r3\[6\]\"" {  } { { "DP4_ECE2504.v" "r3\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[14\] " "Logic cell \"cpu:cpu0\|r2\[14\]\"" {  } { { "DP4_ECE2504.v" "r2\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[6\] " "Logic cell \"cpu:cpu0\|r2\[6\]\"" {  } { { "DP4_ECE2504.v" "r2\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[14\] " "Logic cell \"cpu:cpu0\|r3\[14\]\"" {  } { { "DP4_ECE2504.v" "r3\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[7\] " "Logic cell \"cpu:cpu0\|PC\[7\]\"" {  } { { "DP4_ECE2504.v" "PC\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[15\] " "Logic cell \"cpu:cpu0\|r6\[15\]\"" {  } { { "DP4_ECE2504.v" "r6\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[7\] " "Logic cell \"cpu:cpu0\|r6\[7\]\"" {  } { { "DP4_ECE2504.v" "r6\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[15\] " "Logic cell \"cpu:cpu0\|PC\[15\]\"" {  } { { "DP4_ECE2504.v" "PC\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[7\] " "Logic cell \"cpu:cpu0\|r5\[7\]\"" {  } { { "DP4_ECE2504.v" "r5\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[15\] " "Logic cell \"cpu:cpu0\|r4\[15\]\"" {  } { { "DP4_ECE2504.v" "r4\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[7\] " "Logic cell \"cpu:cpu0\|r4\[7\]\"" {  } { { "DP4_ECE2504.v" "r4\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[15\] " "Logic cell \"cpu:cpu0\|r5\[15\]\"" {  } { { "DP4_ECE2504.v" "r5\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[7\] " "Logic cell \"cpu:cpu0\|r1\[7\]\"" {  } { { "DP4_ECE2504.v" "r1\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[15\] " "Logic cell \"cpu:cpu0\|r0\[15\]\"" {  } { { "DP4_ECE2504.v" "r0\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[7\] " "Logic cell \"cpu:cpu0\|r0\[7\]\"" {  } { { "DP4_ECE2504.v" "r0\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[15\] " "Logic cell \"cpu:cpu0\|r1\[15\]\"" {  } { { "DP4_ECE2504.v" "r1\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[7\] " "Logic cell \"cpu:cpu0\|IR\[7\]\"" {  } { { "DP4_ECE2504.v" "IR\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[15\] " "Logic cell \"cpu:cpu0\|r7\[15\]\"" {  } { { "DP4_ECE2504.v" "r7\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[7\] " "Logic cell \"cpu:cpu0\|r7\[7\]\"" {  } { { "DP4_ECE2504.v" "r7\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[15\] " "Logic cell \"cpu:cpu0\|IR\[15\]\"" {  } { { "DP4_ECE2504.v" "IR\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[7\] " "Logic cell \"cpu:cpu0\|r3\[7\]\"" {  } { { "DP4_ECE2504.v" "r3\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[15\] " "Logic cell \"cpu:cpu0\|r2\[15\]\"" {  } { { "DP4_ECE2504.v" "r2\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[7\] " "Logic cell \"cpu:cpu0\|r2\[7\]\"" {  } { { "DP4_ECE2504.v" "r2\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[15\] " "Logic cell \"cpu:cpu0\|r3\[15\]\"" {  } { { "DP4_ECE2504.v" "r3\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[1\] " "Logic cell \"cpu:cpu0\|DA\[1\]\"" {  } { { "DP4_ECE2504.v" "DA\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[0\] " "Logic cell \"cpu:cpu0\|DA\[0\]\"" {  } { { "DP4_ECE2504.v" "DA\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[2\] " "Logic cell \"cpu:cpu0\|DA\[2\]\"" {  } { { "DP4_ECE2504.v" "DA\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|RW " "Logic cell \"cpu:cpu0\|RW\"" {  } { { "DP4_ECE2504.v" "RW" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 564 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BC " "Logic cell \"cpu:cpu0\|BC\"" {  } { { "DP4_ECE2504.v" "BC" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 564 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|JB " "Logic cell \"cpu:cpu0\|JB\"" {  } { { "DP4_ECE2504.v" "JB" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 564 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[0\] " "Logic cell \"cpu:cpu0\|data_in_bus\[0\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|MD " "Logic cell \"cpu:cpu0\|MD\"" {  } { { "DP4_ECE2504.v" "MD" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 564 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[8\] " "Logic cell \"cpu:cpu0\|data_in_bus\[8\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[3\] " "Logic cell \"cpu:cpu0\|FS\[3\]\"" {  } { { "DP4_ECE2504.v" "FS\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 563 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[2\] " "Logic cell \"cpu:cpu0\|FS\[2\]\"" {  } { { "DP4_ECE2504.v" "FS\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 563 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[1\] " "Logic cell \"cpu:cpu0\|FS\[1\]\"" {  } { { "DP4_ECE2504.v" "FS\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 563 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[1\] " "Logic cell \"cpu:cpu0\|AA\[1\]\"" {  } { { "DP4_ECE2504.v" "AA\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[0\] " "Logic cell \"cpu:cpu0\|AA\[0\]\"" {  } { { "DP4_ECE2504.v" "AA\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[2\] " "Logic cell \"cpu:cpu0\|AA\[2\]\"" {  } { { "DP4_ECE2504.v" "AA\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[9\] " "Logic cell \"cpu:cpu0\|data_in_bus\[9\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[1\] " "Logic cell \"cpu:cpu0\|data_in_bus\[1\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[2\] " "Logic cell \"cpu:cpu0\|data_in_bus\[2\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[10\] " "Logic cell \"cpu:cpu0\|data_in_bus\[10\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[11\] " "Logic cell \"cpu:cpu0\|data_in_bus\[11\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[3\] " "Logic cell \"cpu:cpu0\|data_in_bus\[3\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[4\] " "Logic cell \"cpu:cpu0\|data_in_bus\[4\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[12\] " "Logic cell \"cpu:cpu0\|data_in_bus\[12\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[13\] " "Logic cell \"cpu:cpu0\|data_in_bus\[13\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[5\] " "Logic cell \"cpu:cpu0\|data_in_bus\[5\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[6\] " "Logic cell \"cpu:cpu0\|data_in_bus\[6\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[14\] " "Logic cell \"cpu:cpu0\|data_in_bus\[14\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[15\] " "Logic cell \"cpu:cpu0\|data_in_bus\[15\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[7\] " "Logic cell \"cpu:cpu0\|data_in_bus\[7\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|MB " "Logic cell \"cpu:cpu0\|MB\"" {  } { { "DP4_ECE2504.v" "MB" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 562 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[1\] " "Logic cell \"cpu:cpu0\|BA\[1\]\"" {  } { { "DP4_ECE2504.v" "BA\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[0\] " "Logic cell \"cpu:cpu0\|BA\[0\]\"" {  } { { "DP4_ECE2504.v" "BA\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[2\] " "Logic cell \"cpu:cpu0\|BA\[2\]\"" {  } { { "DP4_ECE2504.v" "BA\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082894287 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1418082894287 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.map.smsg " "Generated suppressed messages file C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418082894572 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418082895063 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418082895063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8106 " "Implemented 8106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418082895809 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418082895809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8091 " "Implemented 8091 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418082895809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418082895809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418082895881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 08 18:54:55 2014 " "Processing ended: Mon Dec 08 18:54:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418082895881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418082895881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418082895881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418082895881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418082897615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418082897616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 18:54:57 2014 " "Processing started: Mon Dec 08 18:54:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418082897616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1418082897616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DP4_ECE2504 -c DP4_ECE2504 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DP4_ECE2504 -c DP4_ECE2504" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1418082897616 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1418082897713 ""}
{ "Info" "0" "" "Project  = DP4_ECE2504" {  } {  } 0 0 "Project  = DP4_ECE2504" 0 0 "Fitter" 0 0 1418082897714 ""}
{ "Info" "0" "" "Revision = DP4_ECE2504" {  } {  } 0 0 "Revision = DP4_ECE2504" 0 0 "Fitter" 0 0 1418082897714 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1418082897911 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DP4_ECE2504 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DP4_ECE2504\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1418082897977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418082898024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418082898024 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1418082898378 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1418082898389 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418082898703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418082898703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418082898703 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1418082898703 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 8534 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418082898719 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 8536 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418082898719 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 8538 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418082898719 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 8540 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418082898719 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 8542 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418082898719 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1418082898719 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1418082898721 ""}
{ "Info" "ISTA_SDC_FOUND" "DP4_ECE2504.SDC " "Reading SDC File: 'DP4_ECE2504.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1418082900194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1418082900215 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1418082900270 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1418082900271 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418082900272 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418082900272 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418082900272 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1418082900272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418082900792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu0_clk_en_delay1 " "Destination node cpu0_clk_en_delay1" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 90 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu0_clk_en_delay1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 749 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418082900792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_clk " "Destination node cpu_clk" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 96 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 751 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418082900792 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418082900792 ""}  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 61 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 8528 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418082900792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_clk  " "Automatically promoted node cpu_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418082900794 ""}  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 96 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 751 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418082900794 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1418082901734 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418082901751 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418082901752 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418082901784 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418082901827 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1418082901853 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1418082901853 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1418082901871 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1418082901877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1418082901895 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1418082901895 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418082902120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1418082903931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418082907291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1418082907335 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1418082913915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418082913915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1418082915154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "59 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 59% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 59% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 59% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1418082921938 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1418082921938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418082926910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1418082926912 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1418082926912 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1418082926912 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.61 " "Total time spent on timing analysis during the Fitter is 3.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1418082927144 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418082927215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418082928599 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418082928660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418082930303 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418082931960 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 70 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418082932905 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 70 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418082932905 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 70 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418082932905 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 70 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418082932905 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 67 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418082932905 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 61 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418082932905 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 67 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418082932905 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1418082932905 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.fit.smsg " "Generated suppressed messages file C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1418082933537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "876 " "Peak virtual memory: 876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418082934957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 08 18:55:34 2014 " "Processing ended: Mon Dec 08 18:55:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418082934957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418082934957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418082934957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1418082934957 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1418082936669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418082936669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 18:55:36 2014 " "Processing started: Mon Dec 08 18:55:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418082936669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1418082936669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DP4_ECE2504 -c DP4_ECE2504 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DP4_ECE2504 -c DP4_ECE2504" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1418082936669 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1418082938177 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1418082938217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418082938654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 08 18:55:38 2014 " "Processing ended: Mon Dec 08 18:55:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418082938654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418082938654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418082938654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1418082938654 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1418082939332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1418082940357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418082940357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 18:55:40 2014 " "Processing started: Mon Dec 08 18:55:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418082940357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418082940357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DP4_ECE2504 -c DP4_ECE2504 " "Command: quartus_sta DP4_ECE2504 -c DP4_ECE2504" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418082940357 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1418082940436 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418082940780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418082940842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418082940842 ""}
{ "Info" "ISTA_SDC_FOUND" "DP4_ECE2504.SDC " "Reading SDC File: 'DP4_ECE2504.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1418082941610 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1418082941634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1418082941826 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1418082941827 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1418082941836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.798 " "Worst-case setup slack is 1.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082942378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082942378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.798               0.000 CLOCK_50  " "    1.798               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082942378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418082942378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.370 " "Worst-case hold slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082942465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082942465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 CLOCK_50  " "    0.370               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082942465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418082942465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418082942468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418082942472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.597 " "Worst-case minimum pulse width slack is 9.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082942497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082942497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.597               0.000 CLOCK_50  " "    9.597               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082942497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418082942497 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1418082943507 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1418082943582 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1418082945052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1418082945414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.665 " "Worst-case setup slack is 3.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082945706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082945706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.665               0.000 CLOCK_50  " "    3.665               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082945706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418082945706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082945807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082945807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 CLOCK_50  " "    0.330               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082945807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418082945807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418082945812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418082945828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.596 " "Worst-case minimum pulse width slack is 9.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082945843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082945843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.596               0.000 CLOCK_50  " "    9.596               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082945843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418082945843 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1418082946733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1418082947049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.592 " "Worst-case setup slack is 9.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082947134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082947134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.592               0.000 CLOCK_50  " "    9.592               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082947134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418082947134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.197 " "Worst-case hold slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082947259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082947259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 CLOCK_50  " "    0.197               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082947259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418082947259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418082947269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418082947280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.274 " "Worst-case minimum pulse width slack is 9.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082947294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082947294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.274               0.000 CLOCK_50  " "    9.274               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418082947294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418082947294 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418082948579 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418082948594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418082949017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 08 18:55:49 2014 " "Processing ended: Mon Dec 08 18:55:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418082949017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418082949017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418082949017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418082949017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418082950684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418082950684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 18:55:50 2014 " "Processing started: Mon Dec 08 18:55:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418082950684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418082950684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DP4_ECE2504 -c DP4_ECE2504 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DP4_ECE2504 -c DP4_ECE2504" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418082950684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DP4_ECE2504.vo C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/simulation/qsim// simulation " "Generated file DP4_ECE2504.vo in folder \"C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418082952953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418082953133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 08 18:55:53 2014 " "Processing ended: Mon Dec 08 18:55:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418082953133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418082953133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418082953133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418082953133 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418082953812 ""}
