INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Tue Oct 08 18:48:25 PDT 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 0.3 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 5.88 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.21 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.27 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.74 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 0.53 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.13 seconds. CPU system time: 0.39 seconds. Elapsed time: 0.53 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 17.71 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Tue Oct 08 18:52:36 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.13 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.29 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.5 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.14 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 7.56 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.56 seconds. CPU system time: 0.99 seconds. Elapsed time: 7.56 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 23.33 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Tue Oct 08 18:53:46 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.82 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.99 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 6.32 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.18 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.3 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 8.54 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.52 seconds. CPU system time: 0.99 seconds. Elapsed time: 8.54 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 25.32 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Tue Oct 08 18:55:39 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 4.39 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.55 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 4.76 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 8.35 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.39 seconds. CPU system time: 0.95 seconds. Elapsed time: 8.35 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 23.41 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Tue Oct 08 18:57:31 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.16 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.31 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.65 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.15 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 18.12 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 16.37 seconds. CPU system time: 1.73 seconds. Elapsed time: 18.12 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 34.04 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Wed Oct 09 13:58:07 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.6 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.77 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 6.03 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 18.87 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 17.11 seconds. CPU system time: 1.73 seconds. Elapsed time: 18.87 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 35.2 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Wed Oct 09 14:21:45 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 4.48 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.63 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 4.84 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.15 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 18.72 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 16.89 seconds. CPU system time: 1.81 seconds. Elapsed time: 18.72 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 33.83 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Wed Oct 09 14:41:58 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 4.99 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.15 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.36 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.15 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 9.63 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.4 seconds. CPU system time: 1.22 seconds. Elapsed time: 9.63 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 25.25 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Wed Oct 09 14:48:06 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 4.71 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.19 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.27 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.06 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.3 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.25 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 9.21 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.15 seconds. CPU system time: 1.03 seconds. Elapsed time: 9.21 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 24.9 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Wed Oct 09 14:49:26 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 6.67 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.19 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.26 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 7.01 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 7.3 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 24 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 21.29 seconds. CPU system time: 2.69 seconds. Elapsed time: 24 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 41.71 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Wed Oct 09 19:01:24 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 4.91 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.2 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command       config_interface done; 1.34 sec.
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Command       config_interface done; 1.28 sec.
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 8.15 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.23 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.34 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 8.8 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.8 seconds. CPU system time: 0.96 seconds. Elapsed time: 8.8 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 27.42 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Wed Oct 09 19:10:34 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.32 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.47 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.81 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.15 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 17.96 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 16.22 seconds. CPU system time: 1.72 seconds. Elapsed time: 17.96 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 34.06 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Wed Oct 09 19:12:06 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 4.69 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.84 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.11 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.14 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 34.22 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 30.79 seconds. CPU system time: 3.33 seconds. Elapsed time: 34.22 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 49.6 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Wed Oct 09 19:24:55 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.06 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.22 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.54 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.59 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.11 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.59 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 18.42 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Fri Oct 11 14:15:49 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 4.75 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.91 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.12 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 8.9 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.86 seconds. CPU system time: 1.03 seconds. Elapsed time: 8.9 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 24.3 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Fri Oct 11 14:19:15 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.16 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.49 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 40.33 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 36.84 seconds. CPU system time: 3.48 seconds. Elapsed time: 40.33 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 56.11 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Fri Oct 11 16:01:35 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 4.64 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.79 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.01 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/node.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/node.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/node.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/nodeArray.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 3.33 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.47 seconds. CPU system time: 0.83 seconds. Elapsed time: 3.33 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 18.64 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Fri Oct 11 16:03:26 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.56 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.71 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 6.13 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.15 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/node.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/node.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/node.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/nodeArray.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 11.23 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.58 seconds. CPU system time: 1.23 seconds. Elapsed time: 11.23 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 27.67 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Fri Oct 11 16:05:04 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.77 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.94 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 6.27 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/node.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/node.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/node.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/nodeArray.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlInsert.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.97 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.71 seconds. CPU system time: 1.25 seconds. Elapsed time: 9.97 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Fri Oct 11 16:06:44 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.35 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.5 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.83 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/node.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/node.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/node.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/nodeArray.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlInsert.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 11.8 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.27 seconds. CPU system time: 1.53 seconds. Elapsed time: 11.8 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Fri Oct 11 16:08:08 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.17 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.33 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.55 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.15 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/node.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/node.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/node.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/nodeArray.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlInsert.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 11.74 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.13 seconds. CPU system time: 1.62 seconds. Elapsed time: 11.74 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Fri Oct 11 16:09:48 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 4.52 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.68 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 4.99 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.14 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/node.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/node.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/node.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/nodeArray.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlInsert.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 11.62 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.06 seconds. CPU system time: 1.56 seconds. Elapsed time: 11.62 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Fri Oct 11 16:10:40 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 4.67 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.83 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.04 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.15 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/node.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/node.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/node.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/nodeArray.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlInsert.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 12.59 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.01 seconds. CPU system time: 1.56 seconds. Elapsed time: 12.59 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Fri Oct 11 16:11:50 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.27 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.59 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.15 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/node.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/node.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/node.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/nodeArray.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlInsert.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 10.37 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.18 seconds. CPU system time: 1.18 seconds. Elapsed time: 10.37 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 26.29 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Fri Oct 11 16:12:55 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.62 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.78 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 5.97 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/node.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/node.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/node.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/nodeArray.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlInsert.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 10.54 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.15 seconds. CPU system time: 1.38 seconds. Elapsed time: 10.54 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Fri Oct 11 16:13:49 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.51 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.68 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 6.01 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/node.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/node.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/node.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/nodeArray.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlInsert.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 10.74 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.37 seconds. CPU system time: 1.38 seconds. Elapsed time: 10.74 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Fri Oct 11 16:14:46 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 4.56 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.72 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 4.95 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/node.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/node.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/node.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/nodeArray.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlInsert.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 10.84 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.4 seconds. CPU system time: 1.45 seconds. Elapsed time: 10.84 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Fri Oct 11 16:28:10 PDT 2024
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.83 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.2 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.26 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 6.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 6.56 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.24 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.34 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
Execute     add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/node.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/node.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/node.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/nodeArray.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/nodeArray.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp' to the project
Execute     add_file /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
Execute       add_files /home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp -type c -tb=0 -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp' to the project
Execute     add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlInsert.cpp' to the project
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.57 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.12 seconds. CPU system time: 0.44 seconds. Elapsed time: 0.57 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
