
<html><head><title>Examples</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-20" />
<meta name="CreateTime" content="1597946143" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use SystemVerilog Integration Environment to generate netlist views." />
<meta name="DocTitle" content="Virtuoso Verilog Environment for SystemVerilog Integration User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Examples" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="sysverilog" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-20" />
<meta name="ModifiedTime" content="1597946143" />
<meta name="NextFile" content="app_Xcelium.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="app_configFlags.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Verilog Environment for SystemVerilog Integration User Guide -- Examples" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="sysverilogICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="sysverilogTOC.html">Contents</a></li><li><a class="prev" href="app_configFlags.html" title="Configuration Flags">Configuration Flags</a></li><li style="float: right;"><a class="viewPrint" href="sysverilog.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="app_Xcelium.html" title="Running Simulations with Xcelium">Running Simulations with Xceli ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Verilog Environment for SystemVerilog Integration User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>B
<a id="pgfId-1060616"></a></h1>
<h1>
<a id="pgfId-1060610"></a><hr />
<a id="60530"></a>Examples<hr />
</h1>

<p>
<a id="pgfId-1072462"></a>This appendix contains the following examples.</p>
<ul><li>
<a id="pgfId-1072923"></a><a href="app_designExamples.html#47908">Overriding Hierarchical Data Type Propagation in a Design</a></li><li>
<a id="pgfId-1074532"></a><a href="app_designExamples.html#66577">Resolving Data Type Conflict</a></li><li>
<a id="pgfId-1073499"></a><a href="app_designExamples.html#45831">Netlisting a Design Containing Packed and Unpacked Arrays</a></li></ul>


<h2>
<a id="pgfId-1072972"></a><a id="47908"></a>Overriding Hierarchical Data Type Propagation in a Design</h2>
<p>
<a id="pgfId-1073476"></a>You can override the data type propagation from a port of a SystemVerilog cellview in a hierarchical upwards fashion. For this override, change the value of the <code>dataType</code> property of that port in the place master, also refered to as the symbol, of the cellview to the data type you want to propagate. For details, see <a href="netlistSimulate.html#85345">&#8220;Overriding Hierarchical Data Type Propagation&#8221;</a>.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1078178"></a>If you do not want to override the data type propagation, set <code>vlogIfSVEnableDataTypeOverRiding</code> to <code>nil</code>.</div>
<p>
<a id="pgfId-1073477"></a>As illustrated in the following figure, a top-level schematic contains instances of the SystemVerilog cellviews <code>sub1</code> and <code>sub11</code>. These cellviews have <code>wreal</code> ports. </p>

<p>
<a id="pgfId-1073251"></a></p>
<div class="webflare-div-image">
<img width="668" height="335" src="images/app_designExamples-2.gif" /></div>

<p>
<a id="pgfId-1073252"></a>When you generate the netlist of the top-level schematic, the <code>wreal</code> data type is propagated to the output ports of the schematic, which are <code>out1</code>, <code>out2</code>, and <code>out3</code>. The netlist is illustrated below. The bold text illustrates the <code>wreal</code> propagation. </p>
<table class="webflareTable" id="#id1073253">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1073255"></a><code>module top ( </code><strong>output wreal&#160;&#160;out1 , output wreal&#160;&#160;out2 , output wreal&#160;&#160;out3</strong><code>  );</code></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1073256"></a><code>sub1 I3 ( out1, out2);<br />sub11 I4 ( out1, out3);</code></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1073258"></a><code>endmodule</code></pre>
</td>
</tr>
</tbody></table>
<p>
<a id="pgfId-1073260"></a>You can override the <code>wreal</code> data type propagation with the <code>wrealsum</code> data type to add the signals <code>sub1.out1</code> and <code>sub11.out1</code> in the top module. To achieve this, perform the following steps:</p>
<ol><li>
<a id="pgfId-1073262"></a>Open the <code>sub1</code> symbol in Virtuoso Symbol Editor.</li><li>
<a id="pgfId-1073264"></a><a id="85612"></a>Select the port that represents <code>out1</code> and press Q to display the Edit Object Properties form of that port. See the following image.<br />
<a id="pgfId-1073268"></a><div class="webflare-div-image">
<img width="636" height="567" src="images/app_designExamples-3.gif" /></div></li><li>
<a id="pgfId-1073269"></a>Change the value of the <code>dataType</code> property from <code>wreal</code> to<code> wrealsum</code>.</li><li>
<a id="pgfId-1073270"></a>Click <em>OK</em>.</li><li>
<a id="pgfId-1073272"></a><a id="65629"></a>Click <em>Check and Save</em> on the Virtuoso Symbol Editor toolbar. You can then close the editor.</li><li>
<a id="pgfId-1073279"></a>Open the <code>sub11</code> symbol in Virtuoso Symbol Editor. Then perform <a href="app_designExamples.html#85612">step 2</a> to <a href="app_designExamples.html#65629">step 5</a> to change the <code>dataType</code> property value of the symbol port <code>out1</code> to <code>wrealsum</code>.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1073280"></a>At this point, you have overridden the data type in the symbols of the cellviews <code>sub1</code> and <code>sub11</code> to <code>wrealsum</code>. The cellviews still contain ports of data type <code>wreal</code>. </div></li><li>
<a id="pgfId-1073281"></a>Open the top-level schematic that contains the updated symbols.</li><li>
<a id="pgfId-1073282"></a>Generate the SystemVerilog netlist of the design. In this netlist, the data type <code>wreal</code> is overridden by <code>wrealsum</code>, as required.</li></ol>












<p>
<a id="pgfId-1073283"></a>The netlist where the data type is overridden is illustrated below. The bold text indicates the data type override. </p>
<table class="webflareTable" id="#id1073284">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1073286"></a><code>module top ( </code><strong>output wrealsum&#160;&#160;out1 </strong>, output wreal&#160;&#160;out2 , output wreal&#160;&#160;out3 <code> );</code></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1073287"></a><code>sub1 I3 ( out1, out2);<br />sub11 I4 ( out1, out3);</code></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1073289"></a><code>endmodule</code></pre>
</td>
</tr>
</tbody></table>

<h2>
<a id="pgfId-1074505"></a><a id="66577"></a>Resolving Data Type Conflict</h2>

<p>
<a id="pgfId-1077934"></a>SystemVerilog Integration Environment can encounter conflicts when propagating data type. For details, see <a href="netlistSimulate.html#88101">&#8220;Managing Data Type Conflicts&#8221;</a>.</p>
<p>
<a id="pgfId-1074933"></a>It is possible that two instances connected to a port have different SystemVerilog data types. For example, in the following design, the top-level schematic contains instances of the SystemVerilog cellviews <code>sub1</code> and <code>sub11</code>. Cellview <code>sub1</code> has <code>wreal</code> ports. Cellview <code>sub11</code> has port <code>out1</code> of the data type <code>wrealsum</code>, and port <code>out2</code> of the data type <code>wreal</code>. </p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1080164"></a>Port <code>out1</code> (<code>wreal</code>) of <code>sub1</code> and port <code>out1</code> (<code>wrealsum</code>) of <code>sub11</code> are connected to the same output port <code>out1</code>.</div>

<p>
<a id="pgfId-1075072"></a></p>
<div class="webflare-div-image">
<img width="668" height="335" src="images/app_designExamples-4.gif" /></div>

<p>
<a id="pgfId-1077564"></a>When you generate the netlist of the illustrated design, SystemVerilog Integration Environment encounters a conflict when propagating the data type to the output port <code>out1</code> because the connected ports have different data types. </p>
<p>
<a id="pgfId-1079779"></a>By default, the SystemVerilog Integration Environment does not propagate the data type to the output port in case of a type mismatch. However, you can set the <code>hnlSVSetDefaultTypeOnTypeConflict</code><a id="hnlSVSetDefaultTypeOnTypeConflict"></a> flag to <code>t</code> to propagate the default data type when there is data type conflict.</p>
<p>
<a id="pgfId-1075051"></a>Alternately, you can also set a custom conflict resolution mechanism to determine which data type must be propagated. For this, define the function <code>hnlSVResolveDataTypeConflict</code> as required and load it. For example, you can define and load the function through the simulation run control file<code> .simrc</code>. The return value of this function must be <code>list(isRefPort portKind dataType isUnpacked)</code>. </p>
<p>
<a id="pgfId-1077020"></a>The following example procedure stored in <code>.simrc</code> instructs SystemVerilog Integration Environment to propagate the data type <code>wrealsum</code> when a data type conflict is encountered. </p>
<table class="webflareTable" id="#id1076918">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1078420"></a>procedure( hnlSVResolveDataTypeConflict(dt1 dt2)<br />     let( (isDT1RefObj isDT2RefObj dt1PortKind dt2PortKind dt1DataType<br />           dt2DataType isDt1Unpacked  isDt2Unpacked resolvedDT )</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076945"></a>; Define conflict resolution mechanism</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1078332"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1078333"></a>; Check whether dt1 is a reference object</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1078334"></a>isDT1RefObj = car(dt1)</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1078329"></a>; Check whether dt2 is a reference object</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076951"></a>isDT2RefObj = car(dt2)</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076952"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076953"></a>; Find the portkind of dt1</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076954"></a>dt1PortKind = cadr(dt1)</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076955"></a>; Find the portkind of dt2</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076956"></a>dt2PortKind = cadr(dt2)</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076957"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076958"></a>; Find the dataType of dt1</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076959"></a>dt1DataType = caddr(dt1)</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076960"></a>; Find the dataType of dt2</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076961"></a>dt2DataType = caddr(dt2)</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076962"></a>resolvedDT = dt1DataType</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076963"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076964"></a>;Check whether dt1 is unpacked </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076965"></a>isDt1Unpacked = cadddr(dt1)</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076966"></a>;Check whether dt2 is unpacked </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076967"></a>isDt2Unpacked = cadddr(dt2)</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076968"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076969"></a>; Check if there is conflict between &quot;real&quot; &quot;wreal&quot; or &quot;wrealsum&quot; datatype then resolve datatype to &quot;wrealsum&quot;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1078542"></a>when( and( member(dt1DataType list(&quot;real&quot; &quot;wreal&quot; &quot;wrealsum&quot;)) <br />member(dt2DataType list(&quot;real&quot; &quot;wreal&quot; &quot;wrealsum&quot;))) <br />      resolvedDT = &quot;wrealsum&quot;)<br />    resolvedDT = list(isDT1RefObj dt1PortKind resolvedDT isDt1Unpacked)</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1078525"></a>         ; return resolved dataType</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076975"></a>         )<br />      )</pre>
</td>
</tr>
</tbody></table>
<p>
<a id="pgfId-1077052"></a>When you generate the netlist of the design after setting the data type conflict mechanism, SystemVerilog Integration Environment propagates the required data type. It generates the following netlist for the schematic example illustrated in this section. The bold text highlights the data type propagation as a result of the defined conflict resolution mechanism. </p>
<table class="webflareTable" id="#id1077229">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1077231"></a>module top ( <strong>output</strong> <strong>wrealsum&#160;&#160;out1</strong>, output wreal&#160;&#160;out2 , output wreal&#160;&#160;out3&#160;&#160;);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1077232"></a>sub1 I3 ( out1, out2);<br />sub11 I4 ( out1, out3);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1077234"></a>endmodul</pre>
</td>
</tr>
</tbody></table>
<p>
<a id="pgfId-1077980"></a>If the conflict resolution mechanism was not set, SystemVerilog Integration Environment would generate the following netlist, where no data type is propagated to the output port <code>out1</code>. </p>
<table class="webflareTable" id="#id1077981">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1077983"></a><code>module top ( </code><strong>output&#160;&#160; out1</strong><code>, output wreal&#160;&#160;out2 , output wreal&#160;&#160;out3&#160;&#160;);</code></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1077984"></a><code>sub1 I3 ( out1, out2);<br />sub11 I4 ( out1, out3);</code></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1077986"></a><code>endmodul</code></pre>
</td>
</tr>
</tbody></table>

<h2>
<a id="pgfId-1079476"></a><a id="45831"></a>Netlisting<a id="packedUnpackedArrays"></a> a Design Containing Packed and Unpacked Arrays</h2>

<p>
<a id="pgfId-1079477"></a>SystemVerilog Integration Environment supports the netlisting of designs with ports of the type packed array or unpacked array. Consider a design library <code>test</code> that contains the following SystemVerilog definition of module <code>packed_unpacked_data</code>. </p>
<table class="webflareTable" id="#id1079478">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1079480"></a><code>//systemVerilog HDL for &quot;test&quot;, &quot;packed_unpacked_data&quot; &quot;systemVerilog&quot;<br />module packed_unpacked_data(packed_array, unpacked_array);</code></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1079481"></a><code>  output [7:0] packed_array;<br />  output real unpacked_array [7:0];</code></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1079482"></a><code>endmodule</code></pre>
</td>
</tr>
</tbody></table>
<p>
<a id="pgfId-1074153"></a>In this module, the port <code>packed_array</code> is declared as a packed array of default type <code>logic</code>. The port <code>unpacked_array</code> is declared as an unpacked array of type <code>real</code>.</p>
<p>
<a id="pgfId-1072619"></a>The symbol of the SystemVerilog cellview <code>packed_unpacked_data</code> is instantiated as <code>I0</code> in the schematic <code>mid</code>, as illustrated below. </p>

<p>
<a id="pgfId-1079499"></a></p>
<div class="webflare-div-image">
<img width="448" height="92" src="images/app_designExamples-5.gif" /></div>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1079500"></a>Virtuoso provides support for handling packed and unpacked arrays during SystemVerilog symbol generation. For information on creating a SystemVerilog cellview and its symbol, see <a href="overview.html#63862">&#8220;About Creating SystemVerilog-Based Designs&#8221;</a>.</div>
<p>
<a id="pgfId-1079504"></a>When you generate the netlist of the schematic, SystemVerilog Integration Environment processes the design appropriately and generates the following netlist. </p>
<table class="webflareTable" id="#id1079505">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1079507"></a><code>module mid ( </code><strong>input wire logic&#160;&#160;[7:0] C, input var real&#160;&#160;D [7:0]</strong> <code>);<br />packed_unpacked_data I0 ( C[7:0], D[7:0]);<br />endmodule</code></pre>
</td>
</tr>
</tbody></table>
<p>
<a id="pgfId-1079041"></a>Consider the following schematic <code>mid1</code>, where two instances of the symbol of <code>packed_unpacked_data</code> are instantiated as <code>I0</code> and <code>I1</code>. Note the pins <code>A</code>, <code>B</code>, <code>C</code>, and <code>D</code>.</p>

<p>
<a id="pgfId-1079050"></a></p>
<div class="webflare-div-image">
<img width="452" height="177" src="images/app_designExamples-6.gif" /></div>

<p>
<a id="pgfId-1079237"></a>When you generate the netlist of this schematic, SystemVerilog Integration Environment processes the design appropriately and generates the following netlist. </p>
<table class="webflareTable" id="#id1079238">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1079413"></a><code>module mid1 ( </code><strong>output wire logic&#160;&#160; A, output var real&#160;&#160;B , input wire logic&#160;&#160;[7:0] C, input var real&#160;&#160;D [7:0]</strong><code> );</code></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1079241"></a><code>packed_unpacked_data I1 ( {A, A, A, A, A, A, A, A}, &#39;{B, B, B, B, B, B, B, B});<br />packed_unpacked_data I0 ( C[7:0], D[7:0]);</code></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1079242"></a><code>endmodule</code></pre>
</td>
</tr>
</tbody></table>
<p>
<a id="pgfId-1078972"></a>If the flag <a href="app_configFlags.html#88497"><code>vlogPrintAssignForUnpacked</code> is set to <code>t</code></a> and SystemVerilog Integration Environment is restarted, the assign statements for the unpacked arrays are printed, as illustrated in the following netlist.</p>
<table class="webflareTable" id="#id1079264">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1079266"></a><code>module mid1 ( </code>output wire logic&#160;&#160; A, <strong>output var real&#160;&#160;B</strong> , input wire logic&#160;&#160;[7:0] C, input var real&#160;&#160;D [7:0] <code>);</code></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1079290"></a><strong>var real cdsNet0[0:7]</strong><code>;<br /></code><strong>assign cdsNet0 = {B, B, B, B, B, B, B, B};</strong></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1079331"></a><code>packed_unpacked_data I1 ( {A, A, A, A, A, A, A, A}, </code><strong>cdsNet0</strong><code>);<br />packed_unpacked_data I0 ( C[7:0], D[7:0]);</code></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1079343"></a><code>endmodule</code></pre>
</td>
</tr>
</tbody></table>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="app_configFlags.html" id="prev" title="Configuration Flags">Configuration Flags</a></em></b><b><em><a href="app_Xcelium.html" id="nex" title="Running Simulations with Xcelium">Running Simulations with Xceli ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>