{
  "name": "sha_test",
  "tag": "0.1.0",
  "language": "verilog",
  "shell": {
    "mmio": {
      "base_address": "0xa0000000",
      "size": "0x00010000",
      "values": [
        {
          "name": "control",
          "offset": "0x0",
          "data_type": "int32"
        },
        {
          "name": "input_data_32_read_data",
          "offset": "0x10",
          "data_type": "int64"
        },
        {
          "name": "input_data_32_read_length",
          "offset": "0x1c",
          "data_type": "int32"
        },
        {
          "name": "output_data_32_write_data",
          "offset": "0x24",
          "data_type": "int64"
        },
        {
          "name": "output_data_32_write_length",
          "offset": "0x30",
          "data_type": "int32"
        }
      ]
    },
    "register": [],
    "queue": [
      {
        "name": "input_data_32",
        "data_width": "32",
        "length": "64",
        "state": "read"
      },
      {
        "name": "output_data_32",
        "data_width": "32",
        "length": "64",
        "state": "write"
      }
    ],
    "ram": []
  }
}