Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 05a7d6a5c3ca4fa9829c063682221e3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lab10_tb_behav xil_defaultlib.lab10_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/greenjok/Downloads/clock_enable.sv" Line 20. Module clock_enable(PERIOD_NS=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/greenjok/Downloads/clock_enable.sv" Line 20. Module clock_enable(PERIOD_NS=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_enable(PERIOD_NS=20)
Compiling module xil_defaultlib.traffic_light
Compiling module xil_defaultlib.lab10_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab10_tb_behav
