vendor_name = ModelSim
source_file = 1, C:/Users/home/Documents/Fpga_proj/d_latch/d_latch_tb.v
source_file = 1, C:/Users/home/Documents/Fpga_proj/common/sr_latch.v
source_file = 1, C:/Users/home/Documents/Fpga_proj/d_latch/d_latch.v
source_file = 1, C:/Users/home/Documents/Fpga_proj/d_latch/db/d_latch.cmp.rdb
source_file = 1, C:/Users/home/Documents/Fpga_proj/d_latch/db/d_latch.cbx.xml
design_name = d_latch
instance = comp, \Q~output , Q~output, d_latch, 1
instance = comp, \Qn~output , Qn~output, d_latch, 1
instance = comp, \D~input , D~input, d_latch, 1
instance = comp, \En~input , En~input, d_latch, 1
instance = comp, \sr_latch_0|G1~0 , sr_latch_0|G1~0, d_latch, 1
instance = comp, \sr_latch_0|G2 , sr_latch_0|G2, d_latch, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, d_latch, 1
