

================================================================
== Vitis HLS Report for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3'
================================================================
* Date:           Wed Jan  3 23:38:48 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.491 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       12|  20.000 ns|  0.120 us|    2|   12|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_398_3  |        0|       10|         2|          1|          1|  0 ~ 10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%curTileStatic_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %curTileStatic"   --->   Operation 6 'read' 'curTileStatic_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%initial_dynamic_level_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %initial_dynamic_level"   --->   Operation 7 'read' 'initial_dynamic_level_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shape_idx_load_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %shape_idx_load"   --->   Operation 8 'read' 'shape_idx_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%allocated_tiles_levelsValidLen_shapes_values_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %allocated_tiles_levelsValidLen_shapes_values_load"   --->   Operation 9 'read' 'allocated_tiles_levelsValidLen_shapes_values_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i" [DynMap/DynMap_4HLS.cpp:398]   --->   Operation 12 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 10, i64 0"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.96ns)   --->   "%icmp_ln398 = icmp_eq  i4 %i_5, i4 %allocated_tiles_levelsValidLen_shapes_values_load_read" [DynMap/DynMap_4HLS.cpp:398]   --->   Operation 15 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.99ns)   --->   "%i_6 = add i4 %i_5, i4 1" [DynMap/DynMap_4HLS.cpp:398]   --->   Operation 16 'add' 'i_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398, void %.split21, void %._crit_edge20.i.loopexit.preheader.exitStub" [DynMap/DynMap_4HLS.cpp:398]   --->   Operation 17 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i2.i4, i5 %shape_idx_load_read, i2 %initial_dynamic_level_read, i4 %i_5" [DynMap/DynMap_4HLS.cpp:399]   --->   Operation 18 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i11 %tmp_s" [DynMap/DynMap_4HLS.cpp:399]   --->   Operation 19 'zext' 'zext_ln399' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%allocated_tiles_levels_dynamic_shapes_values_addr = getelementptr i4 %allocated_tiles_levels_dynamic_shapes_values, i64 0, i64 %zext_ln399" [DynMap/DynMap_4HLS.cpp:399]   --->   Operation 20 'getelementptr' 'allocated_tiles_levels_dynamic_shapes_values_addr' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.77ns)   --->   "%retrievedTile = load i11 %allocated_tiles_levels_dynamic_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:399]   --->   Operation 21 'load' 'retrievedTile' <Predicate = (!icmp_ln398)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1280> <ROM>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln398 = store i4 %i_6, i4 %i" [DynMap/DynMap_4HLS.cpp:398]   --->   Operation 22 'store' 'store_ln398' <Predicate = (!icmp_ln398)> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln398)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.49>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln398 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [DynMap/DynMap_4HLS.cpp:398]   --->   Operation 24 'specloopname' 'specloopname_ln398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (2.77ns)   --->   "%retrievedTile = load i11 %allocated_tiles_levels_dynamic_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:399]   --->   Operation 25 'load' 'retrievedTile' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1280> <ROM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln375 = zext i4 %retrievedTile" [DynMap/DynMap_4HLS.cpp:375]   --->   Operation 26 'zext' 'zext_ln375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.96ns)   --->   "%icmp_ln400 = icmp_eq  i4 %retrievedTile, i4 %curTileStatic_read" [DynMap/DynMap_4HLS.cpp:400]   --->   Operation 27 'icmp' 'icmp_ln400' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln400 = br i1 %icmp_ln400, void, void %.split21._crit_edge" [DynMap/DynMap_4HLS.cpp:400]   --->   Operation 28 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_wrAddr_load = load i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:401]   --->   Operation 29 'load' 'curOptPotentialPlacement_wrAddr_load' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i8 %curOptPotentialPlacement_wrAddr_load" [DynMap/DynMap_4HLS.cpp:401]   --->   Operation 30 'zext' 'zext_ln401' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln401" [DynMap/DynMap_4HLS.cpp:401]   --->   Operation 31 'getelementptr' 'curOptPotentialPlacement_addr' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.75ns)   --->   "%store_ln401 = store i5 %zext_ln375, i4 %curOptPotentialPlacement_addr" [DynMap/DynMap_4HLS.cpp:401]   --->   Operation 32 'store' 'store_ln401' <Predicate = (!icmp_ln400)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (1.30ns)   --->   "%add_ln402 = add i8 %curOptPotentialPlacement_wrAddr_load, i8 1" [DynMap/DynMap_4HLS.cpp:402]   --->   Operation 33 'add' 'add_ln402' <Predicate = (!icmp_ln400)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln402 = store i8 %add_ln402, i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:402]   --->   Operation 34 'store' 'store_ln402' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln403 = br void %.split21._crit_edge" [DynMap/DynMap_4HLS.cpp:403]   --->   Operation 35 'br' 'br_ln403' <Predicate = (!icmp_ln400)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.77ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'load' operation ('i', DynMap/DynMap_4HLS.cpp:398) on local variable 'i' [16]  (0 ns)
	'getelementptr' operation ('allocated_tiles_levels_dynamic_shapes_values_addr', DynMap/DynMap_4HLS.cpp:399) [26]  (0 ns)
	'load' operation ('retrievedTile', DynMap/DynMap_4HLS.cpp:399) on array 'allocated_tiles_levels_dynamic_shapes_values' [27]  (2.77 ns)

 <State 2>: 5.49ns
The critical path consists of the following:
	'load' operation ('retrievedTile', DynMap/DynMap_4HLS.cpp:399) on array 'allocated_tiles_levels_dynamic_shapes_values' [27]  (2.77 ns)
	'store' operation ('store_ln401', DynMap/DynMap_4HLS.cpp:401) of variable 'zext_ln375', DynMap/DynMap_4HLS.cpp:375 on array 'curOptPotentialPlacement' [35]  (1.75 ns)
	blocking operation 0.965 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
