This project is building a pipelined CPU with forwarding and delayed branch

Written in Verilog

Taihao Liu