// Seed: 592781112
module module_0 ();
  reg   id_1;
  reg   id_2 = id_0;
  logic id_3;
  assign id_0 = id_1;
  always @(posedge id_2) begin
    id_1 <= id_0;
  end
  type_6(
      1, id_2, 1
  );
endmodule
