INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/test/test.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
