/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

#ifndef __pcm_def_h__
#define __pcm_def_h__

/*
 * Auto generated by DE, please DO NOT modify this file directly.
 */
//-- MD32PCM_CTRL0 define
#define CTRL0_SC_26M_CK_OFF                (0x1U << 0)
#define CTRL0_SC_AXI_CK_OFF                (0x1U << 3)
#define CTRL0_SC_AXI_MEM_CK_OFF            (0x1U << 4)
#define CTRL0_SC_MD26M_CK_OFF              (0x1U << 5)
#define CTRL0_SC_MD32K_CK_OFF              (0x1U << 6)
#define CTRL0_SC_26M_CK_SEL                (0x1U << 8)
#define CTRL0_SC_MEM_CK_26M_SEL            (0x1U << 9)
#define CTRL0_SC_SYS_TIMER_CLK_32K_SEL     (0x1U << 10)
#define CTRL0_SC_CIRQ_CLK_32K_SEL          (0x1U << 11)
#define CTRL0_SC_AXI_DCM_DIS               (0x1U << 12)
#define CTRL0_SC_CKSQ0_OFF                 (0x1U << 13)
#define CTRL0_SC_CKSQ1_OFF                 (0x1U << 14)
#define CTRL0_VCORE_PWR_ISO                (0x1U << 15)
#define CTRL0_VCORE_PWR_ISO_PRE            (0x1U << 16)
#define CTRL0_VCORE_PWR_RST_B              (0x1U << 17)
#define CTRL0_VCORE_RESTORE_ENABLE         (0x1U << 18)
#define CTRL0_AOC_VCORE_SRAM_ISO_DIN       (0x1U << 20)
#define CTRL0_AOC_VCORE_SRAM_LATCH_ENB     (0x1U << 21)
#define CTRL0_AOC_VCORE_ANA_ISO            (0x1U << 22)
#define CTRL0_AOC_VCORE_ANA_ISO_PRE        (0x1U << 23)
#define CTRL0_AOC_VLPTOP_SRAM_ISO_DIN      (0x1U << 24)
#define CTRL0_AOC_VLPTOP_SRAM_LATCH_ENB    (0x1U << 25)
#define CTRL0_AOC_VCORE_IO_ISO             (0x1U << 26)
#define CTRL0_AOC_VCORE_IO_LATCH_ENB       (0x1U << 27)
#define CTRL0_RTFF_VCORE_SAVE	           (0x1U << 28)
#define CTRL0_RTFF_VCORE_RESTORE	   (0x1U << 29)
#define CTRL0_RTFF_VCORE_CLK_DIS           (0x1U << 30)


//-- MD32PCM_CTRL1 define
#define CTRL1_PWRAP_SLEEP_REQ              (0x1U << 0)
#define CTRL1_IM_SLP_EN                    (0x1U << 1)
#define CTRL1_SPM_CK_SEL0                  (0x1U << 4)
#define CTRL1_SPM_CK_SEL1                  (0x1U << 5)
#define CTRL1_TIMER_SET                    (0x1U << 6)
#define CTRL1_TIMER_CLR                    (0x1U << 7)
#define CTRL1_SPM_LEAVE_DEEPIDLE_REQ       (0x1U << 8)
#define CTRL1_SPM_LEAVE_SUSPEND_REQ        (0x1U << 9)
#define CTRL1_CSYSPWRUPACK                 (0x1U << 10)
#define CTRL1_SRCCLKENO0                   (0x1U << 11)
#define CTRL1_SRCCLKENO1                   (0x1U << 12)
#define CTRL1_SRCCLKENO2                   (0x1U << 13)
#define CTRL1_SPM_APSRC_INTERNAL_ACK       (0x1U << 14)
#define CTRL1_SPM_EMI_INTERNAL_ACK         (0x1U << 15)
#define CTRL1_SPM_DDREN_INTERNAL_ACK       (0x1U << 16)
#define CTRL1_SPM_INFRA_INTERNAL_ACK       (0x1U << 17)
#define CTRL1_SPM_VRF18_INTERNAL_ACK       (0x1U << 18)
#define CTRL1_SPM_VCORE_INTERNAL_ACK       (0x1U << 19)
#define CTRL1_SPM_VCORE_RESTORE_ACK        (0x1U << 20)
#define CTRL1_SPM_PMIC_INTERNAL_ACK        (0x1U << 21)
#define CTRL1_PMIC_IRQ_REQ_EN              (0x1U << 22)
#define CTRL1_WDT_KICK_P                   (0x1U << 23)

#define CTRL1_FORCE_DDREN_WAKE             (0x1U << 24)
#define CTRL1_FORCE_F26M_WAKE              (0x1U << 25)
#define CTRL1_FORCE_APSRC_WAKE             (0x1U << 26)
#define CTRL1_FORCE_INFRA_WAKE             (0x1U << 27)
#define CTRL1_FORCE_VRF18_WAKE             (0x1U << 28)
#define CTRL1_FORCE_VCORE_WAKE             (0x1U << 29)
#define CTRL1_FORCE_EMI_WAKE               (0x1U << 30)
#define CTRL1_FORCE_PMIC_WAKE              (0x1U << 31)

// MD32PCM_CTRL2 define (PCM_REG2_DATA)
#define CTRL2_MD32PCM_IRQ_TRIG_BIT         (0x1U << 31)
/* --- R12 Define --- */
#define R12_PCM_TIMER_B                       (1U << 0)
#define R12_TWAM_PMSR_DVFSRC_IRQ              (1U << 1)
#define R12_KP_IRQ_B                          (1U << 2)
#define R12_APWDT_EVENT_B                     (1U << 3)
#define R12_APXGPT1_EVENT_B                   (1U << 4)
#define R12_CONN2AP_SPM_WAKEUP_B              (1U << 5)
#define R12_EINT_EVENT_B                      (1U << 6)
#define R12_CONN_WDT_IRQ_B                    (1U << 7)
#define R12_CCIF0_EVENT_B                     (1U << 8)
#define R12_CCIF1_EVENT_B                     (1U << 9)
#define R12_SC_SSPM2SPM_WAKEUP_B              (1U << 10)
#define R12_SC_SCP2SPM_WAKEUP_B               (1U << 11)
#define R12_SC_ADSP2SPM_WAKEUP_B              (1U << 12)
#define R12_PCM_WDT_WAKEUP_B                  (1U << 13)
#define R12_USB_CDSC_B                        (1U << 14)
#define R12_USB_POWERDWN_B                    (1U << 15)
#define R12_SC_HFRP2SPM_WAKEUP_B              (1U << 16)
#define R12_RESERVED_BIT                      (1U << 17)
#define R12_SYSTIMER                          (1U << 18)
#define R12_EINT_SECURED                      (1U << 19)
#define R12_AFE_IRQ_MCU_B                     (1U << 20)
#define R12_THERM_CTRL_EVENT_B                (1U << 21)
#define R12_SYS_CIRQ_IRQ_B                    (1U << 22)
#define R12_MD2AP_PEER_EVENT_B                (1U << 23)
#define R12_CSYSPWREQ_B                       (1U << 24)
#define R12_MD1_WDT_B                         (1U << 25)
#define R12_AP2AP_PEER_WAKEUPEVENT_B          (1U << 26)
#define R12_SEJ_EVENT_B                       (1U << 27)
#define R12_SPM_CPU_WAKEUPEVENT_B             (1U << 28)
#define R12_APUSYS                            (1U << 29)
#define R12_PCIE                              (1U << 30)
#define R12_MSDC_WAKEUPEVENT_B                (1U << 31)
/* --- R12ext Define --- */
//-- MD32PCM_STA2 define
#define R12EXT_26M_WAKE                       (1U << 0)
#define R12EXT_26M_SLEEP                      (1U << 1)
#define R12EXT_INFRA_WAKE                     (1U << 2)
#define R12EXT_INFRA_SLEEP                    (1U << 3)
#define R12EXT_EMI_WAKE			              (1U << 4)
#define R12EXT_EMI_SLEEP			          (1U << 5)
#define R12EXT_APSRC_WAKE                     (1U << 6)
#define R12EXT_APSRC_SLEEP                    (1U << 7)
#define R12EXT_VRF18_WAKE                     (1U << 8)
#define R12EXT_VRF18_SLEEP                    (1U << 9)
#define R12EXT_DVFS_WAKE                      (1U << 10)
#define R12EXT_DDREN_WAKE                     (1U << 11)
#define R12EXT_DDREN_SLEEP                    (1U << 12)
#define R12EXT_VCORE_WAKE                     (1U << 13)
#define R12EXT_VCORE_SLEEP                    (1U << 14)
#define R12EXT_PMIC_WAKE			          (1U << 15)
#define R12EXT_PMIC_SLEEP		              (1U << 16)
#define R12EXT_MCUPM_STATE                    (1U << 17)
#define R12EXT_SSPM_STATE                     (1U << 18)
#define R12EXT_DPM_STATE                      (1U << 19)
#define R12EXT_CONN_SRCCLKENB_D2T             (1U << 20)
#define R12EXT_SW_MAILBOX_WAKE                (1U << 21)
#define R12EXT_SSPM_MAILBOX_WAKE              (1U << 22)
#define R12EXT_ADSP_MAILBOX_WAKE              (1U << 23)
#define R12EXT_SCP_MAILBOX_WAKE               (1U << 24)
#define R12EXT_SPM_LEAVE_SUSPEND_ACK          (1U << 25)
#define R12EXT_SPM_LEAVE_DEEPIDLE_ACK         (1U << 26)
#define R12EXT_CROSS_REQ_APU                  (1U << 27)
#define R12EXT_CROSS_REQ_L3                   (1U << 28)
#define R12EXT_DFD_SOC_MTCMOS_REQ             (1U << 29)
#define R12EXT_IPIC_WAKE                      (1U << 30)
#define R12EXT_SCP_AOV_BUS                    (1U << 31)

/* --- R13 Define --- */
#define R13_SRCCLKENI0                        (1U << 0)
#define R13_SRCCLKENI1                        (1U << 1)
#define R13_MD_SRCCLKENA_0                    (1U << 2)
#define R13_MD_SRCCLKENA_1                    (1U << 3)
#define R13_MD_DDR_EN_0                       (1U << 4)
#define R13_CONN_DDR_EN                       (1U << 5)
#define R13_MD32_SRCCLKENA                    (1U << 6)
#define R13_MD32_APSRC_REQ                    (1U << 7)
#define R13_MD_STATE                          (1U << 8)
#define R13_RC2SPM_SRCCLKENO_0_ACK            (1U << 9)
#define R13_MM_STATE                          (1U << 10)
#define R13_MD32_STATE                        (1U << 11)
#define R13_MCUPM_STATE                       (1U << 12)
#define R13_CONN_STATE                        (1U << 13)
#define R13_CONN_VCORE_REQ                    (1U << 14)
#define R13_CONN_SRCCKENA                     (1U << 15)
#define R13_CONN_SRCCKENB                     (1U << 16)
#define R13_CONN_APSRC_REQ                    (1U << 17)
#define R13_SCP_STATE                         (1U << 18)
#define R13_CSYSPWRUPREQ                      (1U << 19)
#define R13_PWRAP_SLEEP_ACK                   (1U << 20)
#define R13_DPM_STATE                         (1U << 21)
#define R13_AUDIO_DSP_STATE                   (1U << 22)
#define R13_PMIC_IRQ_ACK                      (1U << 23)
#define R13_DVFS_STATE                        (1U << 27)
#define R13_SC_HW_S1_ACK_ALL                  (1U << 30)
#define R13_DDR_EN_STATE                      (1U << 31)


extern const char *wakesrc_str[32];

/* define WAKE_SRC_CONN2AP for conn use */
#define WAKE_SRC_CONN2AP WAKE_SRC_STA1_CONN2AP_SPM_WAKEUP_B

#endif /* __pcm_def_h__ */
