{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746631851376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746631851376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  7 09:30:51 2025 " "Processing started: Wed May  7 09:30:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746631851376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631851376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off connect4 -c connect4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off connect4 -c connect4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631851376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746631851650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746631851650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_test " "Found entity 1: VGA_test" {  } { { "VGA_test.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/VGA_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_tb " "Found entity 1: VGA_tb" {  } { { "VGA_tb.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/VGA_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificarjugador.sv 1 1 " "Found 1 design units, including 1 entities, in source file verificarjugador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verificarJugador " "Found entity 1: verificarJugador" {  } { { "verificarJugador.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/verificarJugador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_verificarjugador.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_verificarjugador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_verificarJugador " "Found entity 1: tb_verificarJugador" {  } { { "tb_verificarJugador.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/tb_verificarJugador.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Controller " "Found entity 1: RGB_Controller" {  } { { "RGB_Controller.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/RGB_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_3bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_3bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_3bit " "Found entity 1: lfsr_3bit" {  } { { "lfsr_3bit.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/lfsr_3bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genrect.sv 1 1 " "Found 1 design units, including 1 entities, in source file genrect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 genRect " "Found entity 1: genRect" {  } { { "genRect.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/genRect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect4_tipos.sv 1 0 " "Found 1 design units, including 0 entities, in source file connect4_tipos.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 connect4_tipos (SystemVerilog) " "Found design unit 1: connect4_tipos (SystemVerilog)" {  } { { "connect4_tipos.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4_tipos.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect4_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file connect4_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 connect4_fsm " "Found entity 1: connect4_fsm" {  } { { "connect4_fsm.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4_fsm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect4_counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file connect4_counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 connect4_counter_tb " "Found entity 1: connect4_counter_tb" {  } { { "connect4_counter_tb.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4_counter_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect4_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file connect4_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 connect4_counter " "Found entity 1: connect4_counter" {  } { { "connect4_counter.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect4.sv 1 1 " "Found 1 design units, including 1 entities, in source file connect4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 connect4 " "Found entity 1: connect4" {  } { { "connect4.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turnos.sv 1 1 " "Found 1 design units, including 1 entities, in source file turnos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turnos " "Found entity 1: turnos" {  } { { "turnos.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/turnos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jugadoractual.sv 1 1 " "Found 1 design units, including 1 entities, in source file jugadoractual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jugadorActual " "Found entity 1: jugadorActual" {  } { { "jugadorActual.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/jugadorActual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857585 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Ganador.sv(27) " "Verilog HDL information at Ganador.sv(27): always construct contains both blocking and non-blocking assignments" {  } { { "Ganador.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/Ganador.sv" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746631857586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ganador " "Found entity 1: Ganador" {  } { { "Ganador.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/Ganador.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ganador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ganador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ganador_tb " "Found entity 1: Ganador_tb" {  } { { "Ganador_tb.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/Ganador_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winnerscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file winnerscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WinnerScreen " "Found entity 1: WinnerScreen" {  } { { "WinnerScreen.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/WinnerScreen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631857588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631857588 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "connect4.sv(87) " "Verilog HDL Instantiation warning at connect4.sv(87): instance has no name" {  } { { "connect4.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4.sv" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1746631857590 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "connect4 " "Elaborating entity \"connect4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746631857616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verificarJugador verificarJugador:verificarJugador_inst " "Elaborating entity \"verificarJugador\" for hierarchy \"verificarJugador:verificarJugador_inst\"" {  } { { "connect4.sv" "verificarJugador_inst" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746631857624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ganador Ganador:ganador_inst " "Elaborating entity \"Ganador\" for hierarchy \"Ganador:ganador_inst\"" {  } { { "connect4.sv" "ganador_inst" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746631857650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turnos turnos:turnoJ1_inst " "Elaborating entity \"turnos\" for hierarchy \"turnos:turnoJ1_inst\"" {  } { { "connect4.sv" "turnoJ1_inst" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746631857652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connect4_counter connect4_counter:comb_14 " "Elaborating entity \"connect4_counter\" for hierarchy \"connect4_counter:comb_14\"" {  } { { "connect4.sv" "comb_14" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746631857653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 connect4_counter.sv(16) " "Verilog HDL assignment warning at connect4_counter.sv(16): truncated value with size 32 to match size of target (29)" {  } { { "connect4_counter.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4_counter.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746631857653 "|connect4|connect4_counter:comb_14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connect4_fsm connect4_fsm:fsm_inst " "Elaborating entity \"connect4_fsm\" for hierarchy \"connect4_fsm:fsm_inst\"" {  } { { "connect4.sv" "fsm_inst" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746631857659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga_inst " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga_inst\"" {  } { { "connect4.sv" "vga_inst" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746631857668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider VGA:vga_inst\|clockDivider:clkDiv " "Elaborating entity \"clockDivider\" for hierarchy \"VGA:vga_inst\|clockDivider:clkDiv\"" {  } { { "VGA.sv" "clkDiv" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/VGA.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746631857675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController VGA:vga_inst\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"VGA:vga_inst\|vgaController:vgaCont\"" {  } { { "VGA.sv" "vgaCont" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/VGA.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746631857677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_Controller VGA:vga_inst\|RGB_Controller:rgbCtrl " "Elaborating entity \"RGB_Controller\" for hierarchy \"VGA:vga_inst\|RGB_Controller:rgbCtrl\"" {  } { { "VGA.sv" "rgbCtrl" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/VGA.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746631857685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WinnerScreen VGA:vga_inst\|RGB_Controller:rgbCtrl\|WinnerScreen:winnerScreen_inst " "Elaborating entity \"WinnerScreen\" for hierarchy \"VGA:vga_inst\|RGB_Controller:rgbCtrl\|WinnerScreen:winnerScreen_inst\"" {  } { { "RGB_Controller.sv" "winnerScreen_inst" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/RGB_Controller.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746631857693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 WinnerScreen.sv(13) " "Verilog HDL assignment warning at WinnerScreen.sv(13): truncated value with size 32 to match size of target (10)" {  } { { "WinnerScreen.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/WinnerScreen.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746631857693 "|connect4|VGA:vga_inst|RGB_Controller:rgbCtrl|WinnerScreen:winnerScreen_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:vga_inst\|RGB_Controller:rgbCtrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:vga_inst\|RGB_Controller:rgbCtrl\|Mod0\"" {  } { { "RGB_Controller.sv" "Mod0" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/RGB_Controller.sv" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746631858143 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:vga_inst\|RGB_Controller:rgbCtrl\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:vga_inst\|RGB_Controller:rgbCtrl\|Div1\"" {  } { { "RGB_Controller.sv" "Div1" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/RGB_Controller.sv" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746631858143 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:vga_inst\|RGB_Controller:rgbCtrl\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:vga_inst\|RGB_Controller:rgbCtrl\|Div0\"" {  } { { "RGB_Controller.sv" "Div0" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/RGB_Controller.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746631858143 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1746631858143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:vga_inst\|RGB_Controller:rgbCtrl\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"VGA:vga_inst\|RGB_Controller:rgbCtrl\|lpm_divide:Mod0\"" {  } { { "RGB_Controller.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/RGB_Controller.sv" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746631858174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:vga_inst\|RGB_Controller:rgbCtrl\|lpm_divide:Mod0 " "Instantiated megafunction \"VGA:vga_inst\|RGB_Controller:rgbCtrl\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746631858174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746631858174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746631858174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746631858174 ""}  } { { "RGB_Controller.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/RGB_Controller.sv" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746631858174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/db/lpm_divide_k3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631858202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631858202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631858208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631858208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631858220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631858220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:vga_inst\|RGB_Controller:rgbCtrl\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"VGA:vga_inst\|RGB_Controller:rgbCtrl\|lpm_divide:Div1\"" {  } { { "RGB_Controller.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/RGB_Controller.sv" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746631858228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:vga_inst\|RGB_Controller:rgbCtrl\|lpm_divide:Div1 " "Instantiated megafunction \"VGA:vga_inst\|RGB_Controller:rgbCtrl\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746631858228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746631858228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746631858228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746631858228 ""}  } { { "RGB_Controller.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/RGB_Controller.sv" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746631858228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631858254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631858254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631858264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631858264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631858292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631858292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:vga_inst\|RGB_Controller:rgbCtrl\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VGA:vga_inst\|RGB_Controller:rgbCtrl\|lpm_divide:Div0\"" {  } { { "RGB_Controller.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/RGB_Controller.sv" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746631858307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:vga_inst\|RGB_Controller:rgbCtrl\|lpm_divide:Div0 " "Instantiated megafunction \"VGA:vga_inst\|RGB_Controller:rgbCtrl\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746631858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746631858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746631858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746631858307 ""}  } { { "RGB_Controller.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/RGB_Controller.sv" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746631858307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746631858340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631858340 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1746631858516 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746631859206 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746631859669 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/output_files/connect4.map.smsg " "Generated suppressed messages file C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/output_files/connect4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631859721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746631859949 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746631859949 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btnIzqJ2 " "No output dependent on input pin \"btnIzqJ2\"" {  } { { "connect4.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746631860031 "|connect4|btnIzqJ2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btnDerJ2 " "No output dependent on input pin \"btnDerJ2\"" {  } { { "connect4.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746631860031 "|connect4|btnDerJ2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btnEntJ2 " "No output dependent on input pin \"btnEntJ2\"" {  } { { "connect4.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/Connect4/connect4.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746631860031 "|connect4|btnEntJ2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746631860031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1028 " "Implemented 1028 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746631860034 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746631860034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "989 " "Implemented 989 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746631860034 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1746631860034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746631860034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746631860048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  7 09:31:00 2025 " "Processing ended: Wed May  7 09:31:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746631860048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746631860048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746631860048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746631860048 ""}
