/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* Pot */
#define Pot__0__INTTYPE CYREG_PICU6_INTTYPE5
#define Pot__0__MASK 0x20u
#define Pot__0__PC CYREG_PRT6_PC5
#define Pot__0__PORT 6u
#define Pot__0__SHIFT 5u
#define Pot__AG CYREG_PRT6_AG
#define Pot__AMUX CYREG_PRT6_AMUX
#define Pot__BIE CYREG_PRT6_BIE
#define Pot__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pot__BYP CYREG_PRT6_BYP
#define Pot__CTL CYREG_PRT6_CTL
#define Pot__DM0 CYREG_PRT6_DM0
#define Pot__DM1 CYREG_PRT6_DM1
#define Pot__DM2 CYREG_PRT6_DM2
#define Pot__DR CYREG_PRT6_DR
#define Pot__INP_DIS CYREG_PRT6_INP_DIS
#define Pot__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Pot__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pot__LCD_EN CYREG_PRT6_LCD_EN
#define Pot__MASK 0x20u
#define Pot__PORT 6u
#define Pot__PRT CYREG_PRT6_PRT
#define Pot__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pot__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pot__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pot__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pot__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pot__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pot__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pot__PS CYREG_PRT6_PS
#define Pot__SHIFT 5u
#define Pot__SLW CYREG_PRT6_SLW

/* TC_1 */
#define TC_1__0__INTTYPE CYREG_PICU1_INTTYPE7
#define TC_1__0__MASK 0x80u
#define TC_1__0__PC CYREG_PRT1_PC7
#define TC_1__0__PORT 1u
#define TC_1__0__SHIFT 7u
#define TC_1__AG CYREG_PRT1_AG
#define TC_1__AMUX CYREG_PRT1_AMUX
#define TC_1__BIE CYREG_PRT1_BIE
#define TC_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define TC_1__BYP CYREG_PRT1_BYP
#define TC_1__CTL CYREG_PRT1_CTL
#define TC_1__DM0 CYREG_PRT1_DM0
#define TC_1__DM1 CYREG_PRT1_DM1
#define TC_1__DM2 CYREG_PRT1_DM2
#define TC_1__DR CYREG_PRT1_DR
#define TC_1__INP_DIS CYREG_PRT1_INP_DIS
#define TC_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define TC_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define TC_1__LCD_EN CYREG_PRT1_LCD_EN
#define TC_1__MASK 0x80u
#define TC_1__PORT 1u
#define TC_1__PRT CYREG_PRT1_PRT
#define TC_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define TC_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define TC_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define TC_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define TC_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define TC_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define TC_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define TC_1__PS CYREG_PRT1_PS
#define TC_1__SHIFT 7u
#define TC_1__SLW CYREG_PRT1_SLW

/* MUX_A */
#define MUX_A__0__INTTYPE CYREG_PICU4_INTTYPE0
#define MUX_A__0__MASK 0x01u
#define MUX_A__0__PC CYREG_PRT4_PC0
#define MUX_A__0__PORT 4u
#define MUX_A__0__SHIFT 0u
#define MUX_A__AG CYREG_PRT4_AG
#define MUX_A__AMUX CYREG_PRT4_AMUX
#define MUX_A__BIE CYREG_PRT4_BIE
#define MUX_A__BIT_MASK CYREG_PRT4_BIT_MASK
#define MUX_A__BYP CYREG_PRT4_BYP
#define MUX_A__CTL CYREG_PRT4_CTL
#define MUX_A__DM0 CYREG_PRT4_DM0
#define MUX_A__DM1 CYREG_PRT4_DM1
#define MUX_A__DM2 CYREG_PRT4_DM2
#define MUX_A__DR CYREG_PRT4_DR
#define MUX_A__INP_DIS CYREG_PRT4_INP_DIS
#define MUX_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define MUX_A__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MUX_A__LCD_EN CYREG_PRT4_LCD_EN
#define MUX_A__MASK 0x01u
#define MUX_A__PORT 4u
#define MUX_A__PRT CYREG_PRT4_PRT
#define MUX_A__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MUX_A__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MUX_A__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MUX_A__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MUX_A__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MUX_A__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MUX_A__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MUX_A__PS CYREG_PRT4_PS
#define MUX_A__SHIFT 0u
#define MUX_A__SLW CYREG_PRT4_SLW

/* MUX_B */
#define MUX_B__0__INTTYPE CYREG_PICU4_INTTYPE1
#define MUX_B__0__MASK 0x02u
#define MUX_B__0__PC CYREG_PRT4_PC1
#define MUX_B__0__PORT 4u
#define MUX_B__0__SHIFT 1u
#define MUX_B__AG CYREG_PRT4_AG
#define MUX_B__AMUX CYREG_PRT4_AMUX
#define MUX_B__BIE CYREG_PRT4_BIE
#define MUX_B__BIT_MASK CYREG_PRT4_BIT_MASK
#define MUX_B__BYP CYREG_PRT4_BYP
#define MUX_B__CTL CYREG_PRT4_CTL
#define MUX_B__DM0 CYREG_PRT4_DM0
#define MUX_B__DM1 CYREG_PRT4_DM1
#define MUX_B__DM2 CYREG_PRT4_DM2
#define MUX_B__DR CYREG_PRT4_DR
#define MUX_B__INP_DIS CYREG_PRT4_INP_DIS
#define MUX_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define MUX_B__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MUX_B__LCD_EN CYREG_PRT4_LCD_EN
#define MUX_B__MASK 0x02u
#define MUX_B__PORT 4u
#define MUX_B__PRT CYREG_PRT4_PRT
#define MUX_B__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MUX_B__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MUX_B__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MUX_B__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MUX_B__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MUX_B__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MUX_B__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MUX_B__PS CYREG_PRT4_PS
#define MUX_B__SHIFT 1u
#define MUX_B__SLW CYREG_PRT4_SLW

/* MUX_C */
#define MUX_C__0__INTTYPE CYREG_PICU4_INTTYPE2
#define MUX_C__0__MASK 0x04u
#define MUX_C__0__PC CYREG_PRT4_PC2
#define MUX_C__0__PORT 4u
#define MUX_C__0__SHIFT 2u
#define MUX_C__AG CYREG_PRT4_AG
#define MUX_C__AMUX CYREG_PRT4_AMUX
#define MUX_C__BIE CYREG_PRT4_BIE
#define MUX_C__BIT_MASK CYREG_PRT4_BIT_MASK
#define MUX_C__BYP CYREG_PRT4_BYP
#define MUX_C__CTL CYREG_PRT4_CTL
#define MUX_C__DM0 CYREG_PRT4_DM0
#define MUX_C__DM1 CYREG_PRT4_DM1
#define MUX_C__DM2 CYREG_PRT4_DM2
#define MUX_C__DR CYREG_PRT4_DR
#define MUX_C__INP_DIS CYREG_PRT4_INP_DIS
#define MUX_C__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define MUX_C__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MUX_C__LCD_EN CYREG_PRT4_LCD_EN
#define MUX_C__MASK 0x04u
#define MUX_C__PORT 4u
#define MUX_C__PRT CYREG_PRT4_PRT
#define MUX_C__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MUX_C__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MUX_C__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MUX_C__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MUX_C__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MUX_C__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MUX_C__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MUX_C__PS CYREG_PRT4_PS
#define MUX_C__SHIFT 2u
#define MUX_C__SLW CYREG_PRT4_SLW

/* MUX_D */
#define MUX_D__0__INTTYPE CYREG_PICU4_INTTYPE3
#define MUX_D__0__MASK 0x08u
#define MUX_D__0__PC CYREG_PRT4_PC3
#define MUX_D__0__PORT 4u
#define MUX_D__0__SHIFT 3u
#define MUX_D__AG CYREG_PRT4_AG
#define MUX_D__AMUX CYREG_PRT4_AMUX
#define MUX_D__BIE CYREG_PRT4_BIE
#define MUX_D__BIT_MASK CYREG_PRT4_BIT_MASK
#define MUX_D__BYP CYREG_PRT4_BYP
#define MUX_D__CTL CYREG_PRT4_CTL
#define MUX_D__DM0 CYREG_PRT4_DM0
#define MUX_D__DM1 CYREG_PRT4_DM1
#define MUX_D__DM2 CYREG_PRT4_DM2
#define MUX_D__DR CYREG_PRT4_DR
#define MUX_D__INP_DIS CYREG_PRT4_INP_DIS
#define MUX_D__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define MUX_D__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MUX_D__LCD_EN CYREG_PRT4_LCD_EN
#define MUX_D__MASK 0x08u
#define MUX_D__PORT 4u
#define MUX_D__PRT CYREG_PRT4_PRT
#define MUX_D__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MUX_D__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MUX_D__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MUX_D__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MUX_D__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MUX_D__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MUX_D__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MUX_D__PS CYREG_PRT4_PS
#define MUX_D__SHIFT 3u
#define MUX_D__SLW CYREG_PRT4_SLW

/* Button1 */
#define Button1__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Button1__0__MASK 0x80u
#define Button1__0__PC CYREG_PRT3_PC7
#define Button1__0__PORT 3u
#define Button1__0__SHIFT 7u
#define Button1__AG CYREG_PRT3_AG
#define Button1__AMUX CYREG_PRT3_AMUX
#define Button1__BIE CYREG_PRT3_BIE
#define Button1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Button1__BYP CYREG_PRT3_BYP
#define Button1__CTL CYREG_PRT3_CTL
#define Button1__DM0 CYREG_PRT3_DM0
#define Button1__DM1 CYREG_PRT3_DM1
#define Button1__DM2 CYREG_PRT3_DM2
#define Button1__DR CYREG_PRT3_DR
#define Button1__INP_DIS CYREG_PRT3_INP_DIS
#define Button1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Button1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Button1__LCD_EN CYREG_PRT3_LCD_EN
#define Button1__MASK 0x80u
#define Button1__PORT 3u
#define Button1__PRT CYREG_PRT3_PRT
#define Button1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Button1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Button1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Button1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Button1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Button1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Button1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Button1__PS CYREG_PRT3_PS
#define Button1__SHIFT 7u
#define Button1__SLW CYREG_PRT3_SLW

/* Button2 */
#define Button2__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Button2__0__MASK 0x40u
#define Button2__0__PC CYREG_PRT3_PC6
#define Button2__0__PORT 3u
#define Button2__0__SHIFT 6u
#define Button2__AG CYREG_PRT3_AG
#define Button2__AMUX CYREG_PRT3_AMUX
#define Button2__BIE CYREG_PRT3_BIE
#define Button2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Button2__BYP CYREG_PRT3_BYP
#define Button2__CTL CYREG_PRT3_CTL
#define Button2__DM0 CYREG_PRT3_DM0
#define Button2__DM1 CYREG_PRT3_DM1
#define Button2__DM2 CYREG_PRT3_DM2
#define Button2__DR CYREG_PRT3_DR
#define Button2__INP_DIS CYREG_PRT3_INP_DIS
#define Button2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Button2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Button2__LCD_EN CYREG_PRT3_LCD_EN
#define Button2__MASK 0x40u
#define Button2__PORT 3u
#define Button2__PRT CYREG_PRT3_PRT
#define Button2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Button2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Button2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Button2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Button2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Button2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Button2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Button2__PS CYREG_PRT3_PS
#define Button2__SHIFT 6u
#define Button2__SLW CYREG_PRT3_SLW

/* Button3 */
#define Button3__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Button3__0__MASK 0x20u
#define Button3__0__PC CYREG_PRT3_PC5
#define Button3__0__PORT 3u
#define Button3__0__SHIFT 5u
#define Button3__AG CYREG_PRT3_AG
#define Button3__AMUX CYREG_PRT3_AMUX
#define Button3__BIE CYREG_PRT3_BIE
#define Button3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Button3__BYP CYREG_PRT3_BYP
#define Button3__CTL CYREG_PRT3_CTL
#define Button3__DM0 CYREG_PRT3_DM0
#define Button3__DM1 CYREG_PRT3_DM1
#define Button3__DM2 CYREG_PRT3_DM2
#define Button3__DR CYREG_PRT3_DR
#define Button3__INP_DIS CYREG_PRT3_INP_DIS
#define Button3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Button3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Button3__LCD_EN CYREG_PRT3_LCD_EN
#define Button3__MASK 0x20u
#define Button3__PORT 3u
#define Button3__PRT CYREG_PRT3_PRT
#define Button3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Button3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Button3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Button3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Button3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Button3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Button3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Button3__PS CYREG_PRT3_PS
#define Button3__SHIFT 5u
#define Button3__SLW CYREG_PRT3_SLW

/* Button4 */
#define Button4__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Button4__0__MASK 0x10u
#define Button4__0__PC CYREG_PRT3_PC4
#define Button4__0__PORT 3u
#define Button4__0__SHIFT 4u
#define Button4__AG CYREG_PRT3_AG
#define Button4__AMUX CYREG_PRT3_AMUX
#define Button4__BIE CYREG_PRT3_BIE
#define Button4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Button4__BYP CYREG_PRT3_BYP
#define Button4__CTL CYREG_PRT3_CTL
#define Button4__DM0 CYREG_PRT3_DM0
#define Button4__DM1 CYREG_PRT3_DM1
#define Button4__DM2 CYREG_PRT3_DM2
#define Button4__DR CYREG_PRT3_DR
#define Button4__INP_DIS CYREG_PRT3_INP_DIS
#define Button4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Button4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Button4__LCD_EN CYREG_PRT3_LCD_EN
#define Button4__MASK 0x10u
#define Button4__PORT 3u
#define Button4__PRT CYREG_PRT3_PRT
#define Button4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Button4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Button4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Button4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Button4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Button4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Button4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Button4__PS CYREG_PRT3_PS
#define Button4__SHIFT 4u
#define Button4__SLW CYREG_PRT3_SLW

/* Button5 */
#define Button5__0__INTTYPE CYREG_PICU6_INTTYPE1
#define Button5__0__MASK 0x02u
#define Button5__0__PC CYREG_PRT6_PC1
#define Button5__0__PORT 6u
#define Button5__0__SHIFT 1u
#define Button5__AG CYREG_PRT6_AG
#define Button5__AMUX CYREG_PRT6_AMUX
#define Button5__BIE CYREG_PRT6_BIE
#define Button5__BIT_MASK CYREG_PRT6_BIT_MASK
#define Button5__BYP CYREG_PRT6_BYP
#define Button5__CTL CYREG_PRT6_CTL
#define Button5__DM0 CYREG_PRT6_DM0
#define Button5__DM1 CYREG_PRT6_DM1
#define Button5__DM2 CYREG_PRT6_DM2
#define Button5__DR CYREG_PRT6_DR
#define Button5__INP_DIS CYREG_PRT6_INP_DIS
#define Button5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Button5__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Button5__LCD_EN CYREG_PRT6_LCD_EN
#define Button5__MASK 0x02u
#define Button5__PORT 6u
#define Button5__PRT CYREG_PRT6_PRT
#define Button5__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Button5__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Button5__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Button5__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Button5__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Button5__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Button5__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Button5__PS CYREG_PRT6_PS
#define Button5__SHIFT 1u
#define Button5__SLW CYREG_PRT6_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x04u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x10u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x10u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x03u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x08u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x08u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x02u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x04u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x04u

/* DAC_OUT */
#define DAC_OUT__0__INTTYPE CYREG_PICU1_INTTYPE6
#define DAC_OUT__0__MASK 0x40u
#define DAC_OUT__0__PC CYREG_PRT1_PC6
#define DAC_OUT__0__PORT 1u
#define DAC_OUT__0__SHIFT 6u
#define DAC_OUT__AG CYREG_PRT1_AG
#define DAC_OUT__AMUX CYREG_PRT1_AMUX
#define DAC_OUT__BIE CYREG_PRT1_BIE
#define DAC_OUT__BIT_MASK CYREG_PRT1_BIT_MASK
#define DAC_OUT__BYP CYREG_PRT1_BYP
#define DAC_OUT__CTL CYREG_PRT1_CTL
#define DAC_OUT__DM0 CYREG_PRT1_DM0
#define DAC_OUT__DM1 CYREG_PRT1_DM1
#define DAC_OUT__DM2 CYREG_PRT1_DM2
#define DAC_OUT__DR CYREG_PRT1_DR
#define DAC_OUT__INP_DIS CYREG_PRT1_INP_DIS
#define DAC_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define DAC_OUT__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define DAC_OUT__LCD_EN CYREG_PRT1_LCD_EN
#define DAC_OUT__MASK 0x40u
#define DAC_OUT__PORT 1u
#define DAC_OUT__PRT CYREG_PRT1_PRT
#define DAC_OUT__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define DAC_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define DAC_OUT__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define DAC_OUT__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define DAC_OUT__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define DAC_OUT__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define DAC_OUT__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define DAC_OUT__PS CYREG_PRT1_PS
#define DAC_OUT__SHIFT 6u
#define DAC_OUT__SLW CYREG_PRT1_SLW

/* OLED_CS */
#define OLED_CS__0__INTTYPE CYREG_PICU0_INTTYPE1
#define OLED_CS__0__MASK 0x02u
#define OLED_CS__0__PC CYREG_PRT0_PC1
#define OLED_CS__0__PORT 0u
#define OLED_CS__0__SHIFT 1u
#define OLED_CS__AG CYREG_PRT0_AG
#define OLED_CS__AMUX CYREG_PRT0_AMUX
#define OLED_CS__BIE CYREG_PRT0_BIE
#define OLED_CS__BIT_MASK CYREG_PRT0_BIT_MASK
#define OLED_CS__BYP CYREG_PRT0_BYP
#define OLED_CS__CTL CYREG_PRT0_CTL
#define OLED_CS__DM0 CYREG_PRT0_DM0
#define OLED_CS__DM1 CYREG_PRT0_DM1
#define OLED_CS__DM2 CYREG_PRT0_DM2
#define OLED_CS__DR CYREG_PRT0_DR
#define OLED_CS__INP_DIS CYREG_PRT0_INP_DIS
#define OLED_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define OLED_CS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define OLED_CS__LCD_EN CYREG_PRT0_LCD_EN
#define OLED_CS__MASK 0x02u
#define OLED_CS__PORT 0u
#define OLED_CS__PRT CYREG_PRT0_PRT
#define OLED_CS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define OLED_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define OLED_CS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define OLED_CS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define OLED_CS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define OLED_CS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define OLED_CS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define OLED_CS__PS CYREG_PRT0_PS
#define OLED_CS__SHIFT 1u
#define OLED_CS__SLW CYREG_PRT0_SLW

/* OLED_DC */
#define OLED_DC__0__INTTYPE CYREG_PICU3_INTTYPE0
#define OLED_DC__0__MASK 0x01u
#define OLED_DC__0__PC CYREG_PRT3_PC0
#define OLED_DC__0__PORT 3u
#define OLED_DC__0__SHIFT 0u
#define OLED_DC__AG CYREG_PRT3_AG
#define OLED_DC__AMUX CYREG_PRT3_AMUX
#define OLED_DC__BIE CYREG_PRT3_BIE
#define OLED_DC__BIT_MASK CYREG_PRT3_BIT_MASK
#define OLED_DC__BYP CYREG_PRT3_BYP
#define OLED_DC__CTL CYREG_PRT3_CTL
#define OLED_DC__DM0 CYREG_PRT3_DM0
#define OLED_DC__DM1 CYREG_PRT3_DM1
#define OLED_DC__DM2 CYREG_PRT3_DM2
#define OLED_DC__DR CYREG_PRT3_DR
#define OLED_DC__INP_DIS CYREG_PRT3_INP_DIS
#define OLED_DC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define OLED_DC__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define OLED_DC__LCD_EN CYREG_PRT3_LCD_EN
#define OLED_DC__MASK 0x01u
#define OLED_DC__PORT 3u
#define OLED_DC__PRT CYREG_PRT3_PRT
#define OLED_DC__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define OLED_DC__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define OLED_DC__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define OLED_DC__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define OLED_DC__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define OLED_DC__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define OLED_DC__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define OLED_DC__PS CYREG_PRT3_PS
#define OLED_DC__SHIFT 0u
#define OLED_DC__SLW CYREG_PRT3_SLW

/* RED_LED */
#define RED_LED__0__INTTYPE CYREG_PICU6_INTTYPE3
#define RED_LED__0__MASK 0x08u
#define RED_LED__0__PC CYREG_PRT6_PC3
#define RED_LED__0__PORT 6u
#define RED_LED__0__SHIFT 3u
#define RED_LED__AG CYREG_PRT6_AG
#define RED_LED__AMUX CYREG_PRT6_AMUX
#define RED_LED__BIE CYREG_PRT6_BIE
#define RED_LED__BIT_MASK CYREG_PRT6_BIT_MASK
#define RED_LED__BYP CYREG_PRT6_BYP
#define RED_LED__CTL CYREG_PRT6_CTL
#define RED_LED__DM0 CYREG_PRT6_DM0
#define RED_LED__DM1 CYREG_PRT6_DM1
#define RED_LED__DM2 CYREG_PRT6_DM2
#define RED_LED__DR CYREG_PRT6_DR
#define RED_LED__INP_DIS CYREG_PRT6_INP_DIS
#define RED_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define RED_LED__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RED_LED__LCD_EN CYREG_PRT6_LCD_EN
#define RED_LED__MASK 0x08u
#define RED_LED__PORT 6u
#define RED_LED__PRT CYREG_PRT6_PRT
#define RED_LED__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RED_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RED_LED__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RED_LED__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RED_LED__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RED_LED__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RED_LED__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RED_LED__PS CYREG_PRT6_PS
#define RED_LED__SHIFT 3u
#define RED_LED__SLW CYREG_PRT6_SLW

/* Timer_1 */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB09_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* Timer_2 */
#define Timer_2_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_2_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_2_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_2_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_2_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_2_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_2_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_2_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_2_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_2_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_2_TimerHW__PM_ACT_MSK 0x01u
#define Timer_2_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_2_TimerHW__PM_STBY_MSK 0x01u
#define Timer_2_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_2_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_2_TimerHW__SR0 CYREG_TMR0_SR0

/* VDAC8_1 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC3_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x08u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x08u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC3_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC3_TST

/* OLED_RES */
#define OLED_RES__0__INTTYPE CYREG_PICU0_INTTYPE3
#define OLED_RES__0__MASK 0x08u
#define OLED_RES__0__PC CYREG_PRT0_PC3
#define OLED_RES__0__PORT 0u
#define OLED_RES__0__SHIFT 3u
#define OLED_RES__AG CYREG_PRT0_AG
#define OLED_RES__AMUX CYREG_PRT0_AMUX
#define OLED_RES__BIE CYREG_PRT0_BIE
#define OLED_RES__BIT_MASK CYREG_PRT0_BIT_MASK
#define OLED_RES__BYP CYREG_PRT0_BYP
#define OLED_RES__CTL CYREG_PRT0_CTL
#define OLED_RES__DM0 CYREG_PRT0_DM0
#define OLED_RES__DM1 CYREG_PRT0_DM1
#define OLED_RES__DM2 CYREG_PRT0_DM2
#define OLED_RES__DR CYREG_PRT0_DR
#define OLED_RES__INP_DIS CYREG_PRT0_INP_DIS
#define OLED_RES__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define OLED_RES__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define OLED_RES__LCD_EN CYREG_PRT0_LCD_EN
#define OLED_RES__MASK 0x08u
#define OLED_RES__PORT 0u
#define OLED_RES__PRT CYREG_PRT0_PRT
#define OLED_RES__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define OLED_RES__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define OLED_RES__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define OLED_RES__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define OLED_RES__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define OLED_RES__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define OLED_RES__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define OLED_RES__PS CYREG_PRT0_PS
#define OLED_RES__SHIFT 3u
#define OLED_RES__SLW CYREG_PRT0_SLW

/* OLED_SCK */
#define OLED_SCK__0__INTTYPE CYREG_PICU3_INTTYPE2
#define OLED_SCK__0__MASK 0x04u
#define OLED_SCK__0__PC CYREG_PRT3_PC2
#define OLED_SCK__0__PORT 3u
#define OLED_SCK__0__SHIFT 2u
#define OLED_SCK__AG CYREG_PRT3_AG
#define OLED_SCK__AMUX CYREG_PRT3_AMUX
#define OLED_SCK__BIE CYREG_PRT3_BIE
#define OLED_SCK__BIT_MASK CYREG_PRT3_BIT_MASK
#define OLED_SCK__BYP CYREG_PRT3_BYP
#define OLED_SCK__CTL CYREG_PRT3_CTL
#define OLED_SCK__DM0 CYREG_PRT3_DM0
#define OLED_SCK__DM1 CYREG_PRT3_DM1
#define OLED_SCK__DM2 CYREG_PRT3_DM2
#define OLED_SCK__DR CYREG_PRT3_DR
#define OLED_SCK__INP_DIS CYREG_PRT3_INP_DIS
#define OLED_SCK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define OLED_SCK__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define OLED_SCK__LCD_EN CYREG_PRT3_LCD_EN
#define OLED_SCK__MASK 0x04u
#define OLED_SCK__PORT 3u
#define OLED_SCK__PRT CYREG_PRT3_PRT
#define OLED_SCK__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define OLED_SCK__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define OLED_SCK__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define OLED_SCK__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define OLED_SCK__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define OLED_SCK__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define OLED_SCK__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define OLED_SCK__PS CYREG_PRT3_PS
#define OLED_SCK__SHIFT 2u
#define OLED_SCK__SLW CYREG_PRT3_SLW

/* OLED_SDA */
#define OLED_SDA__0__INTTYPE CYREG_PICU3_INTTYPE1
#define OLED_SDA__0__MASK 0x02u
#define OLED_SDA__0__PC CYREG_PRT3_PC1
#define OLED_SDA__0__PORT 3u
#define OLED_SDA__0__SHIFT 1u
#define OLED_SDA__AG CYREG_PRT3_AG
#define OLED_SDA__AMUX CYREG_PRT3_AMUX
#define OLED_SDA__BIE CYREG_PRT3_BIE
#define OLED_SDA__BIT_MASK CYREG_PRT3_BIT_MASK
#define OLED_SDA__BYP CYREG_PRT3_BYP
#define OLED_SDA__CTL CYREG_PRT3_CTL
#define OLED_SDA__DM0 CYREG_PRT3_DM0
#define OLED_SDA__DM1 CYREG_PRT3_DM1
#define OLED_SDA__DM2 CYREG_PRT3_DM2
#define OLED_SDA__DR CYREG_PRT3_DR
#define OLED_SDA__INP_DIS CYREG_PRT3_INP_DIS
#define OLED_SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define OLED_SDA__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define OLED_SDA__LCD_EN CYREG_PRT3_LCD_EN
#define OLED_SDA__MASK 0x02u
#define OLED_SDA__PORT 3u
#define OLED_SDA__PRT CYREG_PRT3_PRT
#define OLED_SDA__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define OLED_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define OLED_SDA__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define OLED_SDA__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define OLED_SDA__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define OLED_SDA__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define OLED_SDA__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define OLED_SDA__PS CYREG_PRT3_PS
#define OLED_SDA__SHIFT 1u
#define OLED_SDA__SLW CYREG_PRT3_SLW

/* SPI_OLED */
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__0__MASK 0x01u
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__0__POS 0
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__CONTROL_REG CYREG_B1_UDB05_CTL
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__COUNT_REG CYREG_B1_UDB05_CTL
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__MASK 0x01u
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPI_OLED_BSPIM_BidirMode_CtrlReg__PERIOD_REG CYREG_B1_UDB05_MSK
#define SPI_OLED_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPI_OLED_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SPI_OLED_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SPI_OLED_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SPI_OLED_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SPI_OLED_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define SPI_OLED_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SPI_OLED_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define SPI_OLED_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SPI_OLED_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPI_OLED_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define SPI_OLED_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define SPI_OLED_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define SPI_OLED_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define SPI_OLED_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPI_OLED_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPI_OLED_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define SPI_OLED_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPI_OLED_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define SPI_OLED_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define SPI_OLED_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPI_OLED_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPI_OLED_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPI_OLED_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define SPI_OLED_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define SPI_OLED_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define SPI_OLED_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPI_OLED_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define SPI_OLED_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_OLED_BSPIM_RxStsReg__4__POS 4
#define SPI_OLED_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_OLED_BSPIM_RxStsReg__5__POS 5
#define SPI_OLED_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_OLED_BSPIM_RxStsReg__6__POS 6
#define SPI_OLED_BSPIM_RxStsReg__MASK 0x70u
#define SPI_OLED_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB06_MSK
#define SPI_OLED_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPI_OLED_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB06_ST
#define SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define SPI_OLED_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define SPI_OLED_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB06_A0
#define SPI_OLED_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB06_A1
#define SPI_OLED_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define SPI_OLED_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB06_D0
#define SPI_OLED_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB06_D1
#define SPI_OLED_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPI_OLED_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define SPI_OLED_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB06_F0
#define SPI_OLED_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB06_F1
#define SPI_OLED_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_OLED_BSPIM_TxStsReg__0__POS 0
#define SPI_OLED_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_OLED_BSPIM_TxStsReg__1__POS 1
#define SPI_OLED_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPI_OLED_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SPI_OLED_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_OLED_BSPIM_TxStsReg__2__POS 2
#define SPI_OLED_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_OLED_BSPIM_TxStsReg__3__POS 3
#define SPI_OLED_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_OLED_BSPIM_TxStsReg__4__POS 4
#define SPI_OLED_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_OLED_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB06_MSK
#define SPI_OLED_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPI_OLED_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB06_ST
#define SPI_OLED_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPI_OLED_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPI_OLED_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPI_OLED_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_OLED_IntClock__INDEX 0x01u
#define SPI_OLED_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_OLED_IntClock__PM_ACT_MSK 0x02u
#define SPI_OLED_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_OLED_IntClock__PM_STBY_MSK 0x02u

/* spi_done */
#define spi_done__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define spi_done__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define spi_done__INTC_MASK 0x04u
#define spi_done__INTC_NUMBER 2u
#define spi_done__INTC_PRIOR_NUM 7u
#define spi_done__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define spi_done__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define spi_done__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_IN_6V */
#define ADC_IN_6V__0__INTTYPE CYREG_PICU0_INTTYPE0
#define ADC_IN_6V__0__MASK 0x01u
#define ADC_IN_6V__0__PC CYREG_PRT0_PC0
#define ADC_IN_6V__0__PORT 0u
#define ADC_IN_6V__0__SHIFT 0u
#define ADC_IN_6V__AG CYREG_PRT0_AG
#define ADC_IN_6V__AMUX CYREG_PRT0_AMUX
#define ADC_IN_6V__BIE CYREG_PRT0_BIE
#define ADC_IN_6V__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_IN_6V__BYP CYREG_PRT0_BYP
#define ADC_IN_6V__CTL CYREG_PRT0_CTL
#define ADC_IN_6V__DM0 CYREG_PRT0_DM0
#define ADC_IN_6V__DM1 CYREG_PRT0_DM1
#define ADC_IN_6V__DM2 CYREG_PRT0_DM2
#define ADC_IN_6V__DR CYREG_PRT0_DR
#define ADC_IN_6V__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_IN_6V__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_IN_6V__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_IN_6V__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_IN_6V__MASK 0x01u
#define ADC_IN_6V__PORT 0u
#define ADC_IN_6V__PRT CYREG_PRT0_PRT
#define ADC_IN_6V__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_IN_6V__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_IN_6V__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_IN_6V__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_IN_6V__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_IN_6V__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_IN_6V__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_IN_6V__PS CYREG_PRT0_PS
#define ADC_IN_6V__SHIFT 0u
#define ADC_IN_6V__SLW CYREG_PRT0_SLW

/* audio_isr */
#define audio_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define audio_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define audio_isr__INTC_MASK 0x02u
#define audio_isr__INTC_NUMBER 1u
#define audio_isr__INTC_PRIOR_NUM 7u
#define audio_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define audio_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define audio_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_DelSig */
#define ADC_DelSig_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_DelSig_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_DelSig_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_theACLK__INDEX 0x01u
#define ADC_DelSig_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_theACLK__PM_ACT_MSK 0x02u
#define ADC_DelSig_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_theACLK__PM_STBY_MSK 0x02u

/* ms_counter */
#define ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define ms_counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define ms_counter_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define ms_counter_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define ms_counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define ms_counter_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define ms_counter_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define ms_counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ms_counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define ms_counter_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define ms_counter_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define ms_counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ms_counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define ms_counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define ms_counter_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define ms_counter_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define ms_counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define ms_counter_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define ms_counter_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define ms_counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ms_counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define ms_counter_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define ms_counter_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define ms_counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ms_counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define ms_counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define ms_counter_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B1_UDB06_A0
#define ms_counter_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B1_UDB06_A1
#define ms_counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define ms_counter_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B1_UDB06_D0
#define ms_counter_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B1_UDB06_D1
#define ms_counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define ms_counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define ms_counter_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B1_UDB06_F0
#define ms_counter_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B1_UDB06_F1
#define ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define ms_counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define ms_counter_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B1_UDB07_A0
#define ms_counter_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B1_UDB07_A1
#define ms_counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define ms_counter_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B1_UDB07_D0
#define ms_counter_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B1_UDB07_D1
#define ms_counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ms_counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define ms_counter_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B1_UDB07_F0
#define ms_counter_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B1_UDB07_F1
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ms_counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define ms_counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define ms_counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define ms_counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define ms_counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define ms_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ms_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define ms_counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define ms_counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define ms_counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define ms_counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define ms_counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define ms_counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define ms_counter_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define ms_counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define ms_counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ms_counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* MUX_INHIBIT */
#define MUX_INHIBIT__0__INTTYPE CYREG_PICU4_INTTYPE4
#define MUX_INHIBIT__0__MASK 0x10u
#define MUX_INHIBIT__0__PC CYREG_PRT4_PC4
#define MUX_INHIBIT__0__PORT 4u
#define MUX_INHIBIT__0__SHIFT 4u
#define MUX_INHIBIT__AG CYREG_PRT4_AG
#define MUX_INHIBIT__AMUX CYREG_PRT4_AMUX
#define MUX_INHIBIT__BIE CYREG_PRT4_BIE
#define MUX_INHIBIT__BIT_MASK CYREG_PRT4_BIT_MASK
#define MUX_INHIBIT__BYP CYREG_PRT4_BYP
#define MUX_INHIBIT__CTL CYREG_PRT4_CTL
#define MUX_INHIBIT__DM0 CYREG_PRT4_DM0
#define MUX_INHIBIT__DM1 CYREG_PRT4_DM1
#define MUX_INHIBIT__DM2 CYREG_PRT4_DM2
#define MUX_INHIBIT__DR CYREG_PRT4_DR
#define MUX_INHIBIT__INP_DIS CYREG_PRT4_INP_DIS
#define MUX_INHIBIT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define MUX_INHIBIT__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MUX_INHIBIT__LCD_EN CYREG_PRT4_LCD_EN
#define MUX_INHIBIT__MASK 0x10u
#define MUX_INHIBIT__PORT 4u
#define MUX_INHIBIT__PRT CYREG_PRT4_PRT
#define MUX_INHIBIT__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MUX_INHIBIT__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MUX_INHIBIT__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MUX_INHIBIT__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MUX_INHIBIT__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MUX_INHIBIT__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MUX_INHIBIT__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MUX_INHIBIT__PS CYREG_PRT4_PS
#define MUX_INHIBIT__SHIFT 4u
#define MUX_INHIBIT__SLW CYREG_PRT4_SLW

/* harmonica_isr */
#define harmonica_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define harmonica_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define harmonica_isr__INTC_MASK 0x20000u
#define harmonica_isr__INTC_NUMBER 17u
#define harmonica_isr__INTC_PRIOR_NUM 7u
#define harmonica_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define harmonica_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define harmonica_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Num_Notes_Selector_ADC */
#define Num_Notes_Selector_ADC_ADC_SAR__CLK CYREG_SAR1_CLK
#define Num_Notes_Selector_ADC_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define Num_Notes_Selector_ADC_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define Num_Notes_Selector_ADC_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define Num_Notes_Selector_ADC_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define Num_Notes_Selector_ADC_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define Num_Notes_Selector_ADC_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define Num_Notes_Selector_ADC_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define Num_Notes_Selector_ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define Num_Notes_Selector_ADC_ADC_SAR__PM_ACT_MSK 0x02u
#define Num_Notes_Selector_ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define Num_Notes_Selector_ADC_ADC_SAR__PM_STBY_MSK 0x02u
#define Num_Notes_Selector_ADC_ADC_SAR__SW0 CYREG_SAR1_SW0
#define Num_Notes_Selector_ADC_ADC_SAR__SW2 CYREG_SAR1_SW2
#define Num_Notes_Selector_ADC_ADC_SAR__SW3 CYREG_SAR1_SW3
#define Num_Notes_Selector_ADC_ADC_SAR__SW4 CYREG_SAR1_SW4
#define Num_Notes_Selector_ADC_ADC_SAR__SW6 CYREG_SAR1_SW6
#define Num_Notes_Selector_ADC_ADC_SAR__TR0 CYREG_SAR1_TR0
#define Num_Notes_Selector_ADC_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define Num_Notes_Selector_ADC_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define Num_Notes_Selector_ADC_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Num_Notes_Selector_ADC_Bypass__0__MASK 0x04u
#define Num_Notes_Selector_ADC_Bypass__0__PC CYREG_PRT0_PC2
#define Num_Notes_Selector_ADC_Bypass__0__PORT 0u
#define Num_Notes_Selector_ADC_Bypass__0__SHIFT 2u
#define Num_Notes_Selector_ADC_Bypass__AG CYREG_PRT0_AG
#define Num_Notes_Selector_ADC_Bypass__AMUX CYREG_PRT0_AMUX
#define Num_Notes_Selector_ADC_Bypass__BIE CYREG_PRT0_BIE
#define Num_Notes_Selector_ADC_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define Num_Notes_Selector_ADC_Bypass__BYP CYREG_PRT0_BYP
#define Num_Notes_Selector_ADC_Bypass__CTL CYREG_PRT0_CTL
#define Num_Notes_Selector_ADC_Bypass__DM0 CYREG_PRT0_DM0
#define Num_Notes_Selector_ADC_Bypass__DM1 CYREG_PRT0_DM1
#define Num_Notes_Selector_ADC_Bypass__DM2 CYREG_PRT0_DM2
#define Num_Notes_Selector_ADC_Bypass__DR CYREG_PRT0_DR
#define Num_Notes_Selector_ADC_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define Num_Notes_Selector_ADC_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Num_Notes_Selector_ADC_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Num_Notes_Selector_ADC_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define Num_Notes_Selector_ADC_Bypass__MASK 0x04u
#define Num_Notes_Selector_ADC_Bypass__PORT 0u
#define Num_Notes_Selector_ADC_Bypass__PRT CYREG_PRT0_PRT
#define Num_Notes_Selector_ADC_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Num_Notes_Selector_ADC_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Num_Notes_Selector_ADC_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Num_Notes_Selector_ADC_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Num_Notes_Selector_ADC_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Num_Notes_Selector_ADC_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Num_Notes_Selector_ADC_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Num_Notes_Selector_ADC_Bypass__PS CYREG_PRT0_PS
#define Num_Notes_Selector_ADC_Bypass__SHIFT 2u
#define Num_Notes_Selector_ADC_Bypass__SLW CYREG_PRT0_SLW
#define Num_Notes_Selector_ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Num_Notes_Selector_ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Num_Notes_Selector_ADC_IRQ__INTC_MASK 0x01u
#define Num_Notes_Selector_ADC_IRQ__INTC_NUMBER 0u
#define Num_Notes_Selector_ADC_IRQ__INTC_PRIOR_NUM 7u
#define Num_Notes_Selector_ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Num_Notes_Selector_ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Num_Notes_Selector_ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Num_Notes_Selector_ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define Num_Notes_Selector_ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define Num_Notes_Selector_ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define Num_Notes_Selector_ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define Num_Notes_Selector_ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define Num_Notes_Selector_ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define Num_Notes_Selector_ADC_theACLK__INDEX 0x00u
#define Num_Notes_Selector_ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define Num_Notes_Selector_ADC_theACLK__PM_ACT_MSK 0x01u
#define Num_Notes_Selector_ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define Num_Notes_Selector_ADC_theACLK__PM_STBY_MSK 0x01u

/* game_random_mode_generator */
#define game_random_mode_generator_CounterHW__CAP0 CYREG_TMR1_CAP0
#define game_random_mode_generator_CounterHW__CAP1 CYREG_TMR1_CAP1
#define game_random_mode_generator_CounterHW__CFG0 CYREG_TMR1_CFG0
#define game_random_mode_generator_CounterHW__CFG1 CYREG_TMR1_CFG1
#define game_random_mode_generator_CounterHW__CFG2 CYREG_TMR1_CFG2
#define game_random_mode_generator_CounterHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define game_random_mode_generator_CounterHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define game_random_mode_generator_CounterHW__PER0 CYREG_TMR1_PER0
#define game_random_mode_generator_CounterHW__PER1 CYREG_TMR1_PER1
#define game_random_mode_generator_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define game_random_mode_generator_CounterHW__PM_ACT_MSK 0x02u
#define game_random_mode_generator_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define game_random_mode_generator_CounterHW__PM_STBY_MSK 0x02u
#define game_random_mode_generator_CounterHW__RT0 CYREG_TMR1_RT0
#define game_random_mode_generator_CounterHW__RT1 CYREG_TMR1_RT1
#define game_random_mode_generator_CounterHW__SR0 CYREG_TMR1_SR0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "DVDAC_Example01"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x160
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
