
*** Running vivado
    with args -log design_1_dti_riscv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dti_riscv_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_dti_riscv_0_0.tcl -notrace
Command: synth_design -top design_1_dti_riscv_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 56401 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1471.242 ; gain = 86.992 ; free physical = 146350 ; free virtual = 217843
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_dti_riscv_0_0' [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ip/design_1_dti_riscv_0_0/synth/design_1_dti_riscv_0_0.sv:56]
INFO: [Synth 8-6157] synthesizing module 'dti_riscv' [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2]
INFO: [Synth 8-226] default block is never used [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1516]
INFO: [Synth 8-155] case statement is not full and has no default [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1712]
INFO: [Synth 8-155] case statement is not full and has no default [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2665]
INFO: [Synth 8-155] case statement is not full and has no default [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3807]
INFO: [Synth 8-155] case statement is not full and has no default [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3821]
INFO: [Synth 8-155] case statement is not full and has no default [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:4057]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_gpio/waddrerr_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1236]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_gpio/raddrerr_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1259]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_timer/waddrerr_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1309]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_timer/raddrerr_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1332]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_timer/counter_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1301]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_timer/clear_counter_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1378]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/waddrerr_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1798]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/raddrerr_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1821]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/prog_full_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1889]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/prog_empty_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1891]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/error_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1897]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state_2_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1895]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_ctrl/prog_full_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1924]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_ctrl/prog_empty_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1926]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_ctrl/error_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1932]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_ctrl/peak_state_2_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1930]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_ctrl/prog_full_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2242]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_ctrl/prog_empty_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2244]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_ctrl/error_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2250]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_ctrl/peak_state_2_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2248]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/prog_full_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2277]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/prog_empty_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2279]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/error_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2285]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_2_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2283]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/read_address_csr_p_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2759]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_csr_unit/timer_clk_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3032]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_csr_unit/timer_clk_counter_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3033]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_csr_unit/mtime_clock_counter_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3054]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_csr_unit/counter_mtime_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3055]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_csr_unit/timer_interrupt_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3022]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_csr_unit/software_interrupt_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3021]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_csr_unit/mtvec_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3098]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_csr_unit/mepc_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3099]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_csr_unit/mie_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3025]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_csr_unit/ie_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3023]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_csr_unit/ie1_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3024]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_csr_unit/mcause_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3111]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_csr_unit/mbadaddr_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3112]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_decode/count_inst_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2867]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_execute/count_instruction_out_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2917]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_execute/decode_exception_cause_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3582]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_execute/csr_addr_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3551]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_execute/csr_use_immediate_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3614]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_execute/mtvec_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3559]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_execute/mie_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3562]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_memory/count_instruction_out_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2979]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_memory/csr_addr_out_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2985]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_memory/csr_data_out_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2989]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_memory/exception_context_out_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2983]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_writeback/count_instruction_out_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3004]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_writeback/exception_context_out_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3008]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_writeback/csr_data_out_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3014]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/riscv_writeback/csr_addr_out_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3010]
WARNING: [Synth 8-5788] Register dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1587]
WARNING: [Synth 8-5788] Register dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:1588]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_execute/rd_addr_out_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2889]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_execute/rs1_addr_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3601]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_execute/rs2_addr_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3602]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_execute/alu_op_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3603]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_execute/alu_x_src_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3604]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_execute/alu_y_src_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3605]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_execute/immediate_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3609]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_execute/shamt_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3610]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_execute/funct3_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3611]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_memory/mem_size_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:4010]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_memory/rd_data_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:4011]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_memory/rd_addr_out_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2973]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_register_file/rs1_addr_temp_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:4102]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:4103]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_writeback/rd_data_out_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3019]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_writeback/rd_addr_out_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3020]
WARNING: [Synth 8-5788] Register dti_riscv/dti_riscv_core/riscv_writeback/csr_write_out_reg in module dti_riscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3012]
WARNING: [Synth 8-6014] Unused sequential element dti_riscv/dti_riscv_core/dmem_data_size_p_reg was removed.  [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2797]
WARNING: [Synth 8-3848] Net dti_riscv/dti_riscv_core/evec in module/entity dti_riscv does not have driver. [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:585]
WARNING: [Synth 8-3848] Net dti_riscv/dti_riscv_core/csr_value_in in module/entity dti_riscv does not have driver. [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:568]
INFO: [Synth 8-6155] done synthesizing module 'dti_riscv' (1#1) [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dti_riscv_0_0' (2#1) [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ip/design_1_dti_riscv_0_0/synth/design_1_dti_riscv_0_0.sv:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1534.867 ; gain = 150.617 ; free physical = 147096 ; free virtual = 218618
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1534.867 ; gain = 150.617 ; free physical = 147099 ; free virtual = 218622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1534.867 ; gain = 150.617 ; free physical = 147099 ; free virtual = 218622
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1897.688 ; gain = 3.996 ; free physical = 143988 ; free virtual = 215633
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 1897.688 ; gain = 513.438 ; free physical = 146221 ; free virtual = 218857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 1897.688 ; gain = 513.438 ; free physical = 146221 ; free virtual = 218857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 1897.688 ; gain = 513.438 ; free physical = 146223 ; free virtual = 218859
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3693]
INFO: [Synth 8-802] inferred FSM for state register 'dti_riscv/dti_apb_adapter/current_state_reg' in module 'dti_riscv'
INFO: [Synth 8-802] inferred FSM for state register 'dti_riscv/dti_apb_peripheral/apb_uart/transmitter/current_state_reg' in module 'dti_riscv'
INFO: [Synth 8-802] inferred FSM for state register 'dti_riscv/dti_apb_peripheral/apb_uart/receiver/current_state_reg' in module 'dti_riscv'
INFO: [Synth 8-802] inferred FSM for state register 'dti_riscv/dti_boost_inst/current_state_reg' in module 'dti_riscv'
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/mem_array/ff_mem_array_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/imem/instruction_memory_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/imem/instruction_memory_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/imem/instruction_memory_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dti_riscv/imem/instruction_memory_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "dti_riscv/dti_apb_peripheral/apb_uart/receiver/bitpos_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_boost_inst/bitpos_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "dti_riscv/dti_riscv_core/riscv_decode/pp_control_unit/rd_write" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "dti_riscv/dti_riscv_core/riscv_decode/pp_control_unit/csr_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_riscv_core/riscv_decode/pp_control_unit/mem_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_riscv_core/riscv_decode/pp_control_unit/mem_size" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_apb_adapter/next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_apb_adapter/next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_apb_peripheral/apb_uart/transmitter/next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_apb_peripheral/apb_uart/transmitter/next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_apb_peripheral/apb_uart/transmitter/next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_apb_peripheral/apb_uart/receiver/next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_apb_peripheral/apb_uart/receiver/next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_apb_peripheral/apb_uart/receiver/next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_apb_peripheral/apb_uart/receiver/next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_boost_inst/sample" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_boost_inst/sample" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_boost_inst/sample" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_boost_inst/sample" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_boost_inst/next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dti_riscv/dti_boost_inst/next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dti_riscv/dti_boost_inst/current_state_reg' using encoding 'sequential' in module 'dti_riscv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dti_riscv/dti_apb_adapter/current_state_reg' using encoding 'sequential' in module 'dti_riscv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dti_riscv/dti_apb_peripheral/apb_uart/receiver/current_state_reg' using encoding 'sequential' in module 'dti_riscv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dti_riscv/dti_apb_peripheral/apb_uart/transmitter/current_state_reg' using encoding 'sequential' in module 'dti_riscv'
WARNING: [Synth 8-327] inferring latch for variable 'dti_riscv/dti_riscv_core/riscv_memory/rd_data_out_reg' [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:2972]
WARNING: [Synth 8-327] inferring latch for variable 'dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg' [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3796]
WARNING: [Synth 8-327] inferring latch for variable 'dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg' [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3786]
WARNING: [Synth 8-327] inferring latch for variable 'dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg' [/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv:3778]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:01:08 . Memory (MB): peak = 1897.688 ; gain = 513.438 ; free physical = 146107 ; free virtual = 218744
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 146   
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 66    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	   4 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 25    
	   3 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 4     
	  12 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 319   
	  12 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dti_riscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 146   
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 66    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	   4 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 25    
	   3 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 4     
	  12 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 319   
	  12 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "dti_riscv/dti_riscv_core/riscv_decode/pp_control_unit/rd_write" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_riscv_core/riscv_execute/alu_op_reg[3]' (FDE) to 'inst/dti_riscv/dti_riscv_core/riscv_execute/alu_y_src_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[16]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[17]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[18]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[19]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[20]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[21]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[22]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[23]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[24]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[25]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[26]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[27]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[28]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[29]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[30]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[31]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[1]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[2]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[3]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[4]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[5]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[6]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[7]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[8]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[9]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[10]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[11]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[12]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[13]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[14]' (FDCE) to 'inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_execute/branch_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_execute/decode_exception_reg )
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_riscv_core/riscv_execute/alu_x_src_reg[1]' (FDE) to 'inst/dti_riscv/dti_riscv_core/riscv_execute/alu_x_src_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_riscv_core/riscv_execute/alu_x_src_reg[2]' (FDE) to 'inst/dti_riscv/dti_riscv_core/riscv_execute/alu_x_src_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_execute/alu_y_src_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_csr_unit/test_register_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_writeback/exception_out_reg )
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[31]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[30]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[29]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[28]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[27]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[26]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[25]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[24]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[23]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[22]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[21]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[20]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[19]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[18]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[17]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[16]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[15]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[14]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[13]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[12]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[11]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[10]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[9]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[8]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[7]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[6]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[5]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[4]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[3]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[2]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[1]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/pp_alu/result_reg[0]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[31]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[30]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[29]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[28]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[27]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[26]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[25]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[24]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[23]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[22]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[21]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[20]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[19]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[18]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[17]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[16]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[15]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[14]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[13]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[12]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[11]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[10]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[9]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[8]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[7]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[6]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[5]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[4]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[3]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[2]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[1]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_y_mux/value_out_reg[0]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[31]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[30]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[29]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[28]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[27]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[26]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[25]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[24]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[23]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[22]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[21]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[20]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[19]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[18]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[17]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[16]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[15]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[14]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[13]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[12]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[11]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[10]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[9]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[8]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[7]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[6]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[5]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[4]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[3]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[2]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[1]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/alu_x_mux/value_out_reg[0]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/branch_reg[2]) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_memory/exception_out_reg) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_writeback/exception_out_reg) is unused and will be removed from module dti_riscv.
WARNING: [Synth 8-3332] Sequential element (dti_riscv/dti_riscv_core/riscv_execute/decode_exception_reg) is unused and will be removed from module dti_riscv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dti_riscv/dti_riscv_core/riscv_register_file/regfile_reg[0][15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:32 . Memory (MB): peak = 1963.668 ; gain = 579.418 ; free physical = 145679 ; free virtual = 218199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:47 . Memory (MB): peak = 1963.676 ; gain = 579.426 ; free physical = 145609 ; free virtual = 218136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:49 . Memory (MB): peak = 1963.676 ; gain = 579.426 ; free physical = 145380 ; free virtual = 218017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[5]' (FDC) to 'inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[5]' (FDC) to 'inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[5]' (FDC) to 'inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/bin_cnt_reg[5]' (FDC) to 'inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[5]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:52 . Memory (MB): peak = 1963.676 ; gain = 579.426 ; free physical = 145584 ; free virtual = 218105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:53 . Memory (MB): peak = 1963.676 ; gain = 579.426 ; free physical = 145562 ; free virtual = 218091
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:54 . Memory (MB): peak = 1963.676 ; gain = 579.426 ; free physical = 145562 ; free virtual = 218091
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:54 . Memory (MB): peak = 1963.676 ; gain = 579.426 ; free physical = 145561 ; free virtual = 218090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:54 . Memory (MB): peak = 1963.676 ; gain = 579.426 ; free physical = 145561 ; free virtual = 218090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:54 . Memory (MB): peak = 1963.676 ; gain = 579.426 ; free physical = 145561 ; free virtual = 218090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:54 . Memory (MB): peak = 1963.676 ; gain = 579.426 ; free physical = 145561 ; free virtual = 218090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    58|
|2     |LUT1   |    65|
|3     |LUT2   |   308|
|4     |LUT3   |   177|
|5     |LUT4   |   265|
|6     |LUT5   |   444|
|7     |LUT6   |  2023|
|8     |MUXF7  |   676|
|9     |MUXF8  |   116|
|10    |FDCE   |  5252|
|11    |FDPE   |    34|
|12    |FDRE   |   158|
|13    |LD     |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |  9608|
|2     |  inst   |dti_riscv |  9608|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:54 . Memory (MB): peak = 1963.676 ; gain = 579.426 ; free physical = 145561 ; free virtual = 218090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 178 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:13 . Memory (MB): peak = 1963.676 ; gain = 216.605 ; free physical = 145616 ; free virtual = 218144
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:54 . Memory (MB): peak = 1963.676 ; gain = 579.426 ; free physical = 145625 ; free virtual = 218154
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 882 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_dti_riscv_0_0' is not ideal for floorplanning, since the cellview 'dti_riscv' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
268 Infos, 180 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:57 . Memory (MB): peak = 1995.691 ; gain = 630.898 ; free physical = 145703 ; free virtual = 218233
INFO: [Common 17-1381] The checkpoint '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.runs/design_1_dti_riscv_0_0_synth_1/design_1_dti_riscv_0_0.dcp' has been generated.
