

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_56_5'
================================================================
* Date:           Thu May  9 22:07:43 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D6
* Solution:       comb_22 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_5  |       28|       28|        13|          2|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 2, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add83138 = alloca i32 1"   --->   Operation 16 'alloca' 'add83138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln29_1_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln29_1"   --->   Operation 18 'read' 'sext_ln29_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1"   --->   Operation 19 'read' 'arg1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln29_1_cast = sext i61 %sext_ln29_1_read"   --->   Operation 20 'sext' 'sext_ln29_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add83138"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc84"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [d6.cpp:56]   --->   Operation 25 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mem"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln56 = icmp_eq  i4 %i_2, i4 9" [d6.cpp:56]   --->   Operation 27 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%add_ln56 = add i4 %i_2, i4 1" [d6.cpp:56]   --->   Operation 28 'add' 'add_ln56' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc84.split, void %VITIS_LOOP_67_7.exitStub" [d6.cpp:56]   --->   Operation 29 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%sub_ln62 = sub i4 8, i4 %i_2" [d6.cpp:62]   --->   Operation 30 'sub' 'sub_ln62' <Predicate = (!icmp_ln56)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %sub_ln62, i3 0" [d6.cpp:62]   --->   Operation 31 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i7 %shl_ln1" [d6.cpp:62]   --->   Operation 32 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %zext_ln62_2, i64 %arg1_read" [d6.cpp:62]   --->   Operation 33 'add' 'add_ln62' <Predicate = (!icmp_ln56)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln62, i32 3, i32 63" [d6.cpp:62]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln56 = store i4 %add_ln56, i4 %i" [d6.cpp:56]   --->   Operation 35 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i4 %i_2" [d6.cpp:56]   --->   Operation 36 'zext' 'zext_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i61 %trunc_ln" [d6.cpp:62]   --->   Operation 37 'sext' 'sext_ln62' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i64 %mem, i64 %sext_ln62" [d6.cpp:62]   --->   Operation 38 'getelementptr' 'mem_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 39 [8/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 39 'readreq' 'mem_load_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 40 [1/1] (1.08ns)   --->   "%add_ln62_1 = add i62 %zext_ln56, i62 %sext_ln29_1_cast" [d6.cpp:62]   --->   Operation 40 'add' 'add_ln62_1' <Predicate = (!icmp_ln56)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 41 [7/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 41 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i62 %add_ln62_1" [d6.cpp:62]   --->   Operation 42 'sext' 'sext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i64 %mem, i64 %sext_ln62_1" [d6.cpp:62]   --->   Operation 43 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [8/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 44 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [6/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 45 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 46 [7/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 46 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 47 [5/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 47 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 48 [6/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 48 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 49 [4/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 49 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 50 [5/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 50 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 51 [3/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 51 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 52 [4/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 52 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 53 [2/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 53 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 54 [3/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 54 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [1/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 55 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 56 [2/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 56 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 57 [1/1] (7.30ns)   --->   "%mem_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %mem_addr" [d6.cpp:62]   --->   Operation 57 'read' 'mem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 58 [1/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 58 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 59 [1/1] (7.30ns)   --->   "%mem_addr_1_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %mem_addr_1" [d6.cpp:62]   --->   Operation 59 'read' 'mem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%add83138_load_1 = load i128 %add83138"   --->   Operation 70 'load' 'add83138_load_1' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add83138_out, i128 %add83138_load_1"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.53>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i64 %mem_addr_read" [d6.cpp:62]   --->   Operation 60 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i64 %mem_addr_1_read" [d6.cpp:62]   --->   Operation 61 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (1.07ns)   --->   Input mux for Operation 62 '%mul_ln62 = mul i128 %zext_ln62_1, i128 %zext_ln62'
ST_12 : Operation 62 [1/1] (3.46ns)   --->   "%mul_ln62 = mul i128 %zext_ln62_1, i128 %zext_ln62" [d6.cpp:62]   --->   Operation 62 'mul' 'mul_ln62' <Predicate = true> <Delay = 3.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%add83138_load = load i128 %add83138" [d6.cpp:62]   --->   Operation 63 'load' 'add83138_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [d6.cpp:58]   --->   Operation 64 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [d6.cpp:56]   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [d6.cpp:56]   --->   Operation 66 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (1.57ns)   --->   "%add_ln62_2 = add i128 %mul_ln62, i128 %add83138_load" [d6.cpp:62]   --->   Operation 67 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln56 = store i128 %add_ln62_2, i128 %add83138" [d6.cpp:56]   --->   Operation 68 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc84" [d6.cpp:56]   --->   Operation 69 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.882ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0.000 ns)
	'load' operation ('i', d6.cpp:56) on local variable 'i' [15]  (0.000 ns)
	'sub' operation ('sub_ln62', d6.cpp:62) [26]  (0.797 ns)
	'add' operation ('add_ln62', d6.cpp:62) [29]  (1.085 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d6.cpp:62) [32]  (0.000 ns)
	bus request operation ('mem_load_req', d6.cpp:62) on port 'mem' (d6.cpp:62) [33]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req', d6.cpp:62) on port 'mem' (d6.cpp:62) [33]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req', d6.cpp:62) on port 'mem' (d6.cpp:62) [33]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req', d6.cpp:62) on port 'mem' (d6.cpp:62) [33]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req', d6.cpp:62) on port 'mem' (d6.cpp:62) [33]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req', d6.cpp:62) on port 'mem' (d6.cpp:62) [33]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req', d6.cpp:62) on port 'mem' (d6.cpp:62) [33]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req', d6.cpp:62) on port 'mem' (d6.cpp:62) [33]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('mem_addr_read', d6.cpp:62) on port 'mem' (d6.cpp:62) [34]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('mem_addr_1_read', d6.cpp:62) on port 'mem' (d6.cpp:62) [40]  (7.300 ns)

 <State 12>: 4.530ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.070 ns)
'mul' operation ('mul_ln62', d6.cpp:62) [42]  (3.460 ns)

 <State 13>: 2.006ns
The critical path consists of the following:
	'load' operation ('add83138_load', d6.cpp:62) on local variable 'add83138' [21]  (0.000 ns)
	'add' operation ('add_ln62_2', d6.cpp:62) [43]  (1.579 ns)
	'store' operation ('store_ln56', d6.cpp:56) of variable 'add_ln62_2', d6.cpp:62 on local variable 'add83138' [45]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
