/* opcon.h: Interface to a real operator console

   Copyright (c) 2006-2016, Edward Groenenberg & Henk Gooijen

   Permission is hereby granted, free of charge, to any person obtaining a
   copy of this software and associated documentation files (the "Software"),
   to deal in the Software without restriction, including without limitation
   the rights to use, copy, modify, merge, publish, distribute, sublicense,
   and/or sell copies of the Software, and to permit persons to whom the
   Software is furnished to do so, subject to the following conditions:

   The above copyright notice and this permission notice shall be included in
   all copies or substantial portions of the Software.

   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
   IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
   FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
   THE AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
   IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
   CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

   Except as contained in this notice, the names of the author(s) shall not
   be used in advertising or otherwise to promote the sale, use or other
   dealings in this Software without prior written authorization from the
   author(s).

   17-jan-17    EG      3 versions : direct serial, shm & threading
   27-apr-16    EG      Rewrote, consoletask is now a separate process
   20-mar-14    EG      new oc_svc, oc_get_rotary, minor changes
   08-feb-14    EG      Rewrite of original realcons.c & adapted for simh 4.0 
*/

#ifndef OC_DEFS
#define OC_DEFS 1
#include "sim_tmxr.h"

/*
 * Implementation notes are found in doc/opcon_doc.txt
*/

//#define DEBUG_OC 1 				/* enable/disable debug */

#ifndef MOD_1145                
#define MOD_1145	10
#endif
#ifndef MOD_1170                
#define MOD_1170	12
#endif

/* Shared function/status port LEDs definitions */
#define FSTS_RUN                0x80

/* STAT_1_OUTPORT 11/70 */
/* out3  [2] |  RUN  | MASTER| PAUSE |ADRSERR| PARERR|INDDATA|MMR0[1]|MMR0[0]*/
#define FSTS_1170_RUN           0x80
#define FSTS_1170_MASTER	0x40
#define FSTS_1170_PAUSE	        0x20
#define FSTS_1170_ADRSERR	0x10
#define FSTS_1170_PARERR	0x08
#define FSTS_1170_INDDATA	0x04
#define FSTS_1170_USER	        0x03
#define FSTS_1170_SUPER	        0x01		/*  value 0x02 is all 3 OFF */
#define FSTS_1170_KERNEL	0x00

/* STAT_2_OUTPORT 11/70 */
/* out2  [1] |       |       |       | PARHI | PARLO | 22BIT | 18BIT | 16BIT */
#define FSTS_1170_PARHI	        0x10
#define FSTS_1170_PARLO	        0x08
#define FSTS_1170_22BIT	        0x04
#define FSTS_1170_18BIT	        0x02
#define FSTS_1170_16BIT	        0x01

/* STAT_1_OUTPORT 11/45 (11/50 & 11/55)	*/
/* out6  [5] |  RUN  | MASTER|ADRSERR| PAUSE |       |INDATA |MMR0[1]|MMR0[0] */
#define FSTS_1145_RUN           0x80
#define FSTS_1145_MASTER        0x40
#define FSTS_1145_ADRSERR       0x20
#define FSTS_1145_PAUSE	        0x10
#define FSTS_1145_INDDATA       0x04
#define FSTS_1145_USER	        0x03
#define FSTS_1145_SUPER	        0x01		/*  value 0x02 is all 3 OFF */
#define FSTS_1145_KERNEL        0x00

/* STAT_2_OUTPORT 11/45, 11/50 & 11/55  --> not used */

/* index values for oc data array */
#define DISP_SHFR	0	/* data paths (shiftr); normal setting  */
#define DISP_BR		1	/* read/write data                      */
#define DISP_FPP	2	/* uAdrs/FPP                            */
#define DISP_DR		3	/* Display Register                     */
#define DISP_BDV	4	/* non-standard BDV                     */

/* index values for oc address array */
#define ADDR_KERNI	0	/* Kernel I */
#define ADDR_KERND	1	/* Kernel D */
#define ADDR_SUPRI	2	/* Super  I */
#define ADDR_SUPRD	3	/* Super  D */
#define ADDR_ILLI	4	/* Not used */
#define ADDR_ILLD	5	/* Not used */
#define ADDR_USERI	6	/* User   I */
#define ADDR_USERD	7	/* User   D */
#define ADDR_PRGPA	8	/* Prog PA  */
#define ADDR_CONPA	9	/* Cons PA  */

/* OC controlblock */
struct oc_st {
  t_bool first_exam;		/* flag: first EXAM action */
  t_bool first_dep;		/* flag: first DEP action */
  t_bool ind_addr;		/* flag: indirect data access */
  t_bool inv_addr;		/* flag: invalid address (out of range )*/
  uint32 act_addr;		/* used address for EXAM/DEP */
  uint8  HALT;			/* HALT switch modes */
  uint8  PORT1;			/* status register 1 */
  uint8  PORT2;			/* status register 2 */
  uint32 A[10];			/* Address Mux array */
  uint16 D[5];			/* Data Mux array */
  uint8  S[5];			/* switches and toggles retrieved state */
  uint8  line[32];		/* serial line to use */
  uint8	 cpu_model;		/* cpu model */
  uint8  OUT;			/* cmd from console task */
  uint8  IN;			/* cmd to   console task */
  int32  MMR0;			/* MMU register 0 */
  int32  MMR3;			/* MMU register 3 */
  uint8  ACK[3];		/* ack toggle data */
  };
typedef struct oc_st oc_st;
#define OC_ADDR if (oc_active) ocp->A
#define OC_DATA if (oc_active) ocp->D
#define OC_IA   if (oc_active) ocp->ind_addr
#define OC_MMR0 if (oc_active) ocp->MMR0 = MMR0
#define OC_MMR3 if (oc_active) ocp->MMR3 = MMR3
#define oc_toggle_clear() if (oc_active) oc_send_cmd('a')

struct SERPORT {
  int port;
  };

extern uint32 cpu_model;
extern struct oc_st *ocp;

/* function prototypes simh integration */

t_stat oc_attach (UNIT *uptr, CONST char *cptr);
t_stat oc_detach (UNIT *uptr);
CONST char  *oc_description (DEVICE *dptr);
t_stat oc_help (FILE *st, DEVICE *dptr, UNIT *uptr, int32 flag, CONST char *cptr);
t_stat oc_help_attach (FILE *st, DEVICE *dptr, UNIT *uptr, int32 flag, CONST char *cptr);
t_stat oc_reset (DEVICE *dptr);
t_stat oc_show (FILE *st, UNIT *uptr, int32 flag, CONST void *desc);
t_stat oc_svc (UNIT *uptr);

/* function prototypes OC */

void   oc_clear_halt (void);
int    oc_get_SWR (void);
t_bool oc_get_console (char *cptr);
t_bool oc_get_halt (void);
int    oc_halt_status (void);
t_bool oc_poll (SERHANDLE port, int amount);
uint32 oc_read_A (void);
uint16 oc_read_D (void);
char  *oc_read_line_p (char *prompt, char *cptr, int32 size, FILE *stream);
void   oc_set_master (t_bool flag);
void   oc_set_mmu (void);
void   oc_set_port1 (uint8 flag, t_bool action);
void   oc_set_port2 (uint8 flag, t_bool action);
void   oc_set_ringprot (int value);
void   oc_send_cmd (uint8 cmd);
void   oc_send_ack (uint8 mask);
void   oc_wait (t_bool flag);

#endif /* OC_DEFS */

