# Compile of Delay.vhd failed with 1 errors.
# Compile of Delay_TB.vhd failed with 2 errors.
# 2 compiles, 2 failed with 3 errors. 
# Compile of DFF.vhd was successful.
# Compile of Delay.vhd failed with 1 errors.
# Compile of Delay.vhd failed with 1 errors.
# Compile of Delay.vhd failed with 1 errors.
# Compile of Delay.vhd failed with 1 errors.
# Compile of Delay.vhd failed with 1 errors.
# Compile of Delay.vhd failed with 1 errors.
# Compile of Delay.vhd failed with 1 errors.
# Compile of Delay.vhd was successful.
# Compile of Delay_TB.vhd failed with 2 errors.
# Compile of Delay_TB.vhd was successful.
vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.delay_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.delay_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.delay_tb(rtl)
# Loading work.delay(behavioral)
# ** Failure: (vsim-3817) Port "Input" of entity "delay" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /delay_tb/DELAY0 File: C:/Users/Dor Livne/Desktop/Study/CPU/Ass3/Lab3-1/ex9/quartus/simulation/modelsim/Delay.vhd Line: 10
# ** Error: (vsim-3732) C:/Users/Dor Livne/Desktop/Study/CPU/Ass3/Lab3-1/ex9/quartus/simulation/modelsim/Delay_TB.vhd(23): No default binding for component at 'DELAY0'.
# 
#  (Port 'I' is not on the entity.)
# 
#         Region: /delay_tb/DELAY0
# Loading work.dff(behavioral)
# ** Fatal: Bad library format, library not compiled with ALTERA compiler.
#    Time: 0 ps  Iteration: 0  Instance: /delay_tb/DELAY0/DFFARRAY(0)/DFF0/DFF00 File: C:/Users/Dor Livne/Desktop/Study/CPU/Ass3/Lab3-1/ex9/quartus/simulation/modelsim/Delay.vhd Line: 29
# FATAL ERROR while loading design
# Error loading design
# Compile of Delay_TB.vhd was successful.
vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.delay_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.delay_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.delay_tb(rtl)
# Loading work.delay(behavioral)
# Loading work.dff(behavioral)
add wave -position end  sim:/delay_tb/Input
add wave -position end  sim:/delay_tb/clock
add wave -position end  sim:/delay_tb/Out1
run
quit -sim
# Compile of Delay.vhd failed with 2 errors.
# Compile of Delay.vhd was successful.
# Compile of DFF.vhd was successful.
# Compile of Delay.vhd was successful.
vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.delay_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.delay_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.delay_tb(rtl)
# Loading work.delay(behavioral)
# Loading work.dff(behavioral)
add wave -position end  sim:/delay_tb/Input
add wave -position end  sim:/delay_tb/clock
add wave -position end  sim:/delay_tb/Out1
run
quit -sim
# Load canceled
# Compile of Delay_TB.vhd was successful.
vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.delay_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.delay_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.delay_tb(rtl)
# Loading work.delay(behavioral)
# Loading work.dff(behavioral)
add wave -position end  sim:/delay_tb/Input
add wave -position end  sim:/delay_tb/clock
add wave -position end  sim:/delay_tb/Out1
run
quit -sim
# Compile of Delay_TB.vhd was successful.
vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.delay_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.delay_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.delay_tb(rtl)
# Loading work.delay(behavioral)
# Loading work.dff(behavioral)
add wave -position end  sim:/delay_tb/Input
add wave -position end  sim:/delay_tb/clock
add wave -position end  sim:/delay_tb/Out1
run
quit -sim
vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.delay_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.delay_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.delay_tb(rtl)
# Loading work.delay(behavioral)
# Loading work.dff(behavioral)
add wave -position end  sim:/delay_tb/Input
add wave -position end  sim:/delay_tb/clock
add wave -position end  sim:/delay_tb/Out1
run
