Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: top_control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_control.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_control"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top_control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/kv/EE 324/keyStop/sev.v" into library work
Parsing module <sev_seg>.
Analyzing Verilog file "/home/kv/EE 324/keyStop/key_ctrl.v" into library work
Parsing module <key_ctrl>.
Analyzing Verilog file "/home/kv/EE 324/keyStop/clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "/home/kv/EE 324/keyStop/top_control.v" into library work
Parsing module <top_control>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_control>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/keyStop/clkdiv.v" Line 34: Result of 26-bit expression is truncated to fit in 25-bit target.

Elaborating module <key_ctrl>.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/keyStop/key_ctrl.v" Line 115: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/keyStop/key_ctrl.v" Line 140: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/keyStop/key_ctrl.v" Line 173: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/kv/EE 324/keyStop/key_ctrl.v" Line 78: Assignment to val3 ignored, since the identifier is never used

Elaborating module <sev_seg>.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/keyStop/sev.v" Line 43: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:189 - "/home/kv/EE 324/keyStop/top_control.v" Line 52: Size mismatch in connection of port <reset>. Formal port size is 1-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/keyStop/top_control.v" Line 150: Result of 20-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/keyStop/top_control.v" Line 183: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/keyStop/top_control.v" Line 186: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/keyStop/top_control.v" Line 190: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/keyStop/top_control.v" Line 194: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/keyStop/top_control.v" Line 215: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/keyStop/top_control.v" Line 218: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/keyStop/top_control.v" Line 222: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/keyStop/top_control.v" Line 226: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/kv/EE 324/keyStop/top_control.v" Line 230: Assignment to last ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_control>.
    Related source file is "/home/kv/EE 324/keyStop/top_control.v".
    Found 2-bit register for signal <sel>.
    Found 19-bit register for signal <ticker>.
    Found 4-bit register for signal <count0>.
    Found 4-bit register for signal <count1>.
    Found 4-bit register for signal <count2>.
    Found 4-bit register for signal <count3>.
    Found 2-bit register for signal <current>.
    Found finite state machine <FSM_0> for signal <current>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | key[7]_GND_1_o_equal_2_o (positive)            |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 19-bit adder for signal <ticker[18]_GND_1_o_add_24_OUT> created at line 150.
    Found 4-bit adder for signal <count3[3]_GND_1_o_add_62_OUT> created at line 215.
    Found 4-bit adder for signal <count2[3]_GND_1_o_add_64_OUT> created at line 218.
    Found 4-bit adder for signal <count1[3]_GND_1_o_add_67_OUT> created at line 222.
    Found 4-bit adder for signal <count0[3]_GND_1_o_add_71_OUT> created at line 226.
    Found 4x1-bit Read Only RAM for signal <startTimer>
    Found 2-bit 4-to-1 multiplexer for signal <selNext> created at line 98.
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <top_control> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "/home/kv/EE 324/keyStop/clkdiv.v".
    Found 25-bit register for signal <count>.
    Found 25-bit adder for signal <count[24]_GND_2_o_add_1_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <key_ctrl>.
    Related source file is "/home/kv/EE 324/keyStop/key_ctrl.v".
        start = 4'b0000
        clk1Lo = 4'b0001
        clk1Hi = 4'b0010
        clk2Lo = 4'b0100
        clk2Hi = 4'b0101
        clk3Lo = 4'b1000
        clk3Hi = 4'b1001
        getK1 = 4'b0011
        getK2 = 4'b0110
        getK3 = 4'b1010
        upKey = 4'b0111
        bitMax = 4'b1011
    Found 1-bit register for signal <kbClkF>.
    Found 1-bit register for signal <kbDataF>.
    Found 4-bit register for signal <kbData_filter>.
    Found 4-bit register for signal <kbClk_filter>.
    Found 5-bit register for signal <state>.
    Found 4-bit register for signal <bCount>.
    Found 11-bit register for signal <sh1>.
    Found 11-bit register for signal <sh2>.
    Found 8-bit register for signal <val1>.
    Found 8-bit register for signal <val2>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 23                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk25 (rising_edge)                            |
    | Reset              | clr (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bCount[3]_GND_3_o_add_17_OUT> created at line 115.
    Found 4-bit comparator greater for signal <bCount[3]_PWR_3_o_LessThan_11_o> created at line 99
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <key_ctrl> synthesized.

Synthesizing Unit <sev_seg>.
    Related source file is "/home/kv/EE 324/keyStop/sev.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <count>.
    Found 18-bit adder for signal <count[17]_GND_5_o_add_1_OUT> created at line 43.
    Found 16x7-bit Read Only RAM for signal <temp>
    Found 4x5-bit Read Only RAM for signal <_n0031>
    Found 1-bit 4-to-1 multiplexer for signal <seg<3>> created at line 90.
    Found 1-bit 4-to-1 multiplexer for signal <seg<2>> created at line 90.
    Found 1-bit 4-to-1 multiplexer for signal <seg<1>> created at line 90.
    Found 1-bit 4-to-1 multiplexer for signal <seg<0>> created at line 90.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <sev_seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port Read Only RAM                    : 1
 4x1-bit single-port Read Only RAM                     : 1
 4x5-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 8
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 25-bit adder                                          : 1
 4-bit adder                                           : 5
# Registers                                            : 17
 1-bit register                                        : 2
 11-bit register                                       : 2
 18-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 1
 25-bit register                                       : 1
 4-bit register                                        : 7
 8-bit register                                        : 2
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 20
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 2-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 13
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <sh1_0> of sequential type is unconnected in block <U2>.
WARNING:Xst:2677 - Node <sh2_0> of sequential type is unconnected in block <U2>.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <sev_seg>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0031> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 5-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_temp> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <seg>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <temp>          |          |
    -----------------------------------------------------------------------
Unit <sev_seg> synthesized (advanced).

Synthesizing (advanced) Unit <top_control>.
The following registers are absorbed into counter <count0>: 1 register on signal <count0>.
The following registers are absorbed into counter <count1>: 1 register on signal <count1>.
The following registers are absorbed into counter <count2>: 1 register on signal <count2>.
The following registers are absorbed into counter <count3>: 1 register on signal <count3>.
The following registers are absorbed into counter <ticker>: 1 register on signal <ticker>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_startTimer> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <selNext>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <startTimer>    |          |
    -----------------------------------------------------------------------
Unit <top_control> synthesized (advanced).
WARNING:Xst:2677 - Node <sh1_0> of sequential type is unconnected in block <key_ctrl>.
WARNING:Xst:2677 - Node <sh2_0> of sequential type is unconnected in block <key_ctrl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port distributed Read Only RAM        : 1
 4x1-bit single-port distributed Read Only RAM         : 1
 4x5-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 7
 18-bit up counter                                     : 1
 19-bit up counter                                     : 1
 25-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 52
 Flip-Flops                                            : 52
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 16
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 2-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U2/FSM_1> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00011 | 00011
 00010 | 00010
 00100 | 00100
 00110 | 00110
 00101 | 00101
 00111 | 00111
 01000 | 01000
 01010 | 01010
 01001 | 01001
-------------------
WARNING:Xst:2677 - Node <U1/count_1> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_2> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_3> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_4> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_5> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_6> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_7> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_8> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_9> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_10> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_11> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_12> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_13> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_14> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_15> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_16> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_17> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_18> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_19> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_20> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_21> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_22> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_23> of sequential type is unconnected in block <top_control>.
WARNING:Xst:2677 - Node <U1/count_24> of sequential type is unconnected in block <top_control>.

Optimizing unit <top_control> ...

Optimizing unit <key_ctrl> ...
WARNING:Xst:1710 - FF/Latch <ticker_17> (without init value) has a constant value of 0 in block <top_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ticker_18> (without init value) has a constant value of 0 in block <top_control>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_control, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 110
 Flip-Flops                                            : 110

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_control.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 200
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 33
#      LUT2                        : 7
#      LUT3                        : 15
#      LUT4                        : 25
#      LUT5                        : 15
#      LUT6                        : 28
#      MUXCY                       : 33
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 110
#      FD                          : 22
#      FDC                         : 11
#      FDCE                        : 40
#      FDP                         : 4
#      FDR                         : 4
#      FDRE                        : 29
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 3
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             110  out of  18224     0%  
 Number of Slice LUTs:                  128  out of   9112     1%  
    Number used as Logic:               128  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    152
   Number with an unused Flip Flop:      42  out of    152    27%  
   Number with an unused LUT:            24  out of    152    15%  
   Number of fully used LUT-FF pairs:    86  out of    152    56%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 56    |
U1/count_0                         | BUFG                   | 54    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.825ns (Maximum Frequency: 207.275MHz)
   Minimum input arrival time before clock: 3.232ns
   Maximum output required time after clock: 10.444ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.825ns (frequency: 207.275MHz)
  Total number of paths / destination ports: 1258 / 102
-------------------------------------------------------------------------
Delay:               4.825ns (Levels of Logic = 4)
  Source:            ticker_11 (FF)
  Destination:       count3_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ticker_11 to count3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.961  ticker_11 (ticker_11)
     LUT5:I0->O            3   0.203   0.879  click<18>3 (click<18>2)
     LUT6:I3->O           13   0.205   0.933  Reset_OR_DriverANDClockEnable211 (Reset_OR_DriverANDClockEnable21)
     LUT6:I5->O            4   0.205   0.684  Reset_OR_DriverANDClockEnable4 (Reset_OR_DriverANDClockEnable)
     LUT4:I3->O            1   0.205   0.000  count3_0_rstpot (count3_0_rstpot)
     FD:D                      0.102          count3_0
    ----------------------------------------
    Total                      4.825ns (1.367ns logic, 3.457ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/count_0'
  Clock period: 3.697ns (frequency: 270.482MHz)
  Total number of paths / destination ports: 392 / 92
-------------------------------------------------------------------------
Delay:               3.697ns (Levels of Logic = 4)
  Source:            U2/bCount_2 (FF)
  Destination:       U2/state_FSM_FFd5 (FF)
  Source Clock:      U1/count_0 rising
  Destination Clock: U1/count_0 rising

  Data Path: U2/bCount_2 to U2/state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.879  U2/bCount_2 (U2/bCount_2)
     LUT4:I1->O            5   0.205   0.943  U2/bCount[3]_PWR_3_o_LessThan_11_o1 (U2/bCount[3]_PWR_3_o_LessThan_11_o)
     LUT4:I1->O            1   0.205   0.580  U2/state_FSM_FFd5-In3 (U2/state_FSM_FFd5-In3)
     LUT6:I5->O            1   0.205   0.000  U2/state_FSM_FFd5-In4_F (N28)
     MUXF7:I0->O           1   0.131   0.000  U2/state_FSM_FFd5-In4 (U2/state_FSM_FFd5-In)
     FDC:D                     0.102          U2/state_FSM_FFd5
    ----------------------------------------
    Total                      3.697ns (1.295ns logic, 2.402ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U1/count_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to U1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   1.222   1.580  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.430          U1/count_0
    ----------------------------------------
    Total                      3.232ns (1.652ns logic, 1.580ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/count_0'
  Total number of paths / destination ports: 56 / 56
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U2/state_FSM_FFd2 (FF)
  Destination Clock: U1/count_0 rising

  Data Path: clr to U2/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   1.222   1.580  clr_IBUF (clr_IBUF)
     FDP:PRE                   0.430          U2/kbData_filter_0
    ----------------------------------------
    Total                      3.232ns (1.652ns logic, 1.580ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/count_0'
  Total number of paths / destination ports: 896 / 7
-------------------------------------------------------------------------
Offset:              10.444ns (Levels of Logic = 7)
  Source:            U2/val1_3 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      U1/count_0 rising

  Data Path: U2/val1_3 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.943  U2/val1_3 (U2/val1_3)
     LUT3:I0->O            1   0.205   0.944  key[7]_GND_1_o_equal_15_o<7>_SW0 (N14)
     LUT6:I0->O            5   0.203   0.715  key[7]_GND_1_o_equal_15_o<7> (key[7]_GND_1_o_equal_15_o)
     LUT2:I1->O            1   0.205   0.924  _n0141<1>_SW0_SW0 (N22)
     LUT6:I1->O            5   0.203   1.079  _n0141<1> (_n0141)
     LUT6:I0->O            7   0.203   1.021  U3/Mmux_seg<0>1 (U3/seg<0>)
     LUT4:I0->O            1   0.203   0.579  U3/Mram_temp41 (seg_4_OBUF)
     OBUF:I->O                 2.571          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                     10.444ns (4.240ns logic, 6.204ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 318 / 12
-------------------------------------------------------------------------
Offset:              7.204ns (Levels of Logic = 4)
  Source:            sel_1 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: sel_1 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.898  sel_1 (sel_1)
     LUT6:I2->O            5   0.203   1.079  _n0141<1> (_n0141)
     LUT6:I0->O            7   0.203   1.021  U3/Mmux_seg<0>1 (U3/seg<0>)
     LUT4:I0->O            1   0.203   0.579  U3/Mram_temp41 (seg_4_OBUF)
     OBUF:I->O                 2.571          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                      7.204ns (3.627ns logic, 3.577ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/count_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/count_0     |    3.697|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/count_0     |    7.688|         |         |         |
clk            |    4.825|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 9.26 secs
 
--> 


Total memory usage is 391396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   48 (   0 filtered)
Number of infos    :    3 (   0 filtered)

