# Load canceled
# Compile of ALU.vhd was successful.
# Compile of BinaryToBCD.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of CU.vhd was successful.
# Compile of Display.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of ProgramCode.vhd was successful.
# Compile of TestBench.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 17:08:09 on Apr 23,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_signed(body)
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
add wave -position insertpoint  \
sim:/testbench/i_Display/DisplayOutput
add wave -position insertpoint  \
sim:/testbench/i_Numpad/TinyClock \
sim:/testbench/i_Numpad/Result \
sim:/testbench/i_Numpad/Binary \
sim:/testbench/i_Numpad/ActionJackson \
sim:/testbench/i_Numpad/InputValueOne \
sim:/testbench/i_Numpad/InputValueTwo \
sim:/testbench/i_Numpad/ButtonEnable \
sim:/testbench/i_Numpad/InputValue \
sim:/testbench/i_Numpad/Switch \
sim:/testbench/i_Numpad/TestButton
add wave -position insertpoint  \
sim:/testbench/ActionJackson
restart
run 180 sec
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
run
add wave -position insertpoint  \
sim:/testbench/DecimalOutput
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# Compile of ALU.vhd failed with 1 errors.
# Compile of BinaryToBCD.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of CU.vhd was successful.
# Compile of Display.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of ProgramCode.vhd was successful.
# Compile of TestBench.vhd failed with 3 errors.
# 9 compiles, 2 failed with 4 errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(25): near "TooBig": (vcom-1576) expecting ';' or ')'.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(66): (vcom-1136) Unknown identifier "TooBig".
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(100): (vcom-1136) Unknown identifier "TooBig".
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(100): (vcom-1484) Unknown formal identifier "TooBig".
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Note: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(138): VHDL Compiler exiting
# 
# 
# 9 compiles, 2 failed with 4 errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(25): near "TooBig": (vcom-1576) expecting ';' or ')'.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(101): (vcom-1484) Unknown formal identifier "TooBig".
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Note: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(139): VHDL Compiler exiting
# 
# 
# 9 compiles, 2 failed with 2 errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(25): near "TooBig": (vcom-1576) expecting ';' or ')'.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(50): Aggregate expression cannot be scalar type ieee.std_logic_1164.STD_LOGIC.
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(50): near ";": syntax error
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(101): (vcom-1484) Unknown formal identifier "TooBig".
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Note: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(139): VHDL Compiler exiting
# 
# 
# 9 compiles, 2 failed with 4 errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(25): near "TooBig": (vcom-1576) expecting ';' or ')'.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(50): Aggregate expression cannot be scalar type ieee.std_logic_1164.STD_LOGIC.
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(50): near ";": syntax error
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(101): (vcom-1484) Unknown formal identifier "TooBig".
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Note: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(139): VHDL Compiler exiting
# 
# 
# 9 compiles, 2 failed with 4 errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(25): near "TooBig": (vcom-1576) expecting ';' or ')'.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(50): Aggregate expression cannot be scalar type ieee.std_logic_1164.STD_LOGIC.
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(101): (vcom-1484) Unknown formal identifier "TooBig".
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Note: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(139): VHDL Compiler exiting
# 
# 
# 9 compiles, 2 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(25): near "TooBig": (vcom-1576) expecting ';' or ')'.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(101): (vcom-1484) Unknown formal identifier "TooBig".
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Note: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(139): VHDL Compiler exiting
# 
# 
# 9 compiles, 2 failed with 2 errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(25): near "TooBig": (vcom-1576) expecting ';' or ')'.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(101): (vcom-1484) Unknown formal identifier "TooBig".
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Note: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd(139): VHDL Compiler exiting
# 
# 
# 9 compiles, 2 failed with 2 errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(46): (vcom-1294) Declaration with designator "tooBig" already exists in this region.
# ** =====> Prior declaration of "TooBig" is at E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(25).
# ** Note: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(159): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 1 error.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i_ALU/TooBigResult has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
add wave -position insertpoint  \
sim:/testbench/TooBigResult
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i_ALU/TooBigResult has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(25): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(26): near ")": (vcom-1576) expecting IDENTIFIER.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 2 errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(26): near ")": (vcom-1576) expecting IDENTIFIER.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 1 error.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(25): near "<=": (vcom-1576) expecting ';' or ')'.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 1 error.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i_ALU/TooBigResult has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i_ALU/TooBigResult has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i_ALU/TooBigResult has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
restart
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
add wave -position insertpoint  \
sim:/testbench/i_ALU/TooBigResult
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# 2 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
add wave -position insertpoint  \
sim:/testbench/i_ALU/DataBusMemOutput
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# ** Error: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(25): near "=": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or ALL.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 1 error.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 120535 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 135125 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# End time: 18:54:34 on Apr 23,2020, Elapsed time: 1:46:25
# Errors: 0, Warnings: 27
