

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s'
================================================================
* Date:           Wed Jul 19 12:18:49 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  7.947 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  47.684 ns|  47.684 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    129|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|    732|    -|
|Memory           |        2|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|    242|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        2|   0|    242|    925|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        2|   0|     ~0|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+-----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------+--------------------+---------+----+---+-----+-----+
    |mul_18s_18s_28_1_1_U65  |mul_18s_18s_28_1_1  |        0|   0|  0|  366|    0|
    |mul_18s_18s_28_1_1_U66  |mul_18s_18s_28_1_1  |        0|   0|  0|  366|    0|
    +------------------------+--------------------+---------+----+---+-----+-----+
    |Total                   |                    |        0|   0|  0|  732|    0|
    +------------------------+--------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                                    Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table_U     |softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s_exp_table     |        1|  0|   0|    0|  1024|   18|     1|        18432|
    |invert_table_U  |softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s_invert_table  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                             |        2|  0|   0|    0|  2048|   36|     2|        36864|
    +----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |exp_sum_V_fu_267_p2       |         +|   0|  0|  18|          18|          18|
    |ret_V_1_fu_167_p2         |         -|   0|  0|  17|          17|          17|
    |ret_V_fu_124_p2           |         -|   0|  0|  17|          17|          17|
    |overflow_1_fu_195_p2      |       and|   0|  0|   1|           1|           1|
    |overflow_fu_152_p2        |       and|   0|  0|   1|           1|           1|
    |icmp_ln1549_fu_100_p2     |      icmp|   0|  0|   7|          16|          16|
    |select_ln384_1_fu_233_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln384_fu_207_p3    |    select|   0|  0|  11|           1|           9|
    |x_max_V_fu_111_p3         |    select|   0|  0|  16|           1|          16|
    |y_1_fu_251_p3             |    select|   0|  0|  10|           1|          10|
    |y_fu_225_p3               |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln1549_fu_106_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln340_1_fu_201_p2     |       xor|   0|  0|   1|           1|           1|
    |xor_ln340_fu_158_p2       |       xor|   0|  0|   1|           1|           1|
    |xor_ln794_1_fu_189_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_fu_146_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 129|          81|         134|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |icmp_ln1549_reg_351      |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_393    |  18|   0|   18|          0|
    |p_read_1_reg_339         |  16|   0|   16|          0|
    |p_read_2_reg_345         |  16|   0|   16|          0|
    |r_V_1_reg_382            |  18|   0|   18|          0|
    |r_V_reg_376              |  18|   0|   18|          0|
    |y_1_reg_361              |  10|   0|   10|          0|
    |y_reg_356                |  10|   0|   10|          0|
    |r_V_1_reg_382            |  64|  32|   18|          0|
    |r_V_reg_376              |  64|  32|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 242|  64|  150|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>|  return value|
|p_read       |   in|   16|     ap_none|                                                          p_read|        scalar|
|p_read1      |   in|   16|     ap_none|                                                         p_read1|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 8 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 9 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.13ns)   --->   "%icmp_ln1549 = icmp_slt  i16 %p_read_2, i16 %p_read_1"   --->   Operation 10 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%xor_ln1549 = xor i1 %icmp_ln1549, i1 1"   --->   Operation 11 'xor' 'xor_ln1549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.80ns) (out node of the LUT)   --->   "%x_max_V = select i1 %xor_ln1549, i16 %p_read_2, i16 %p_read_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 12 'select' 'x_max_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1246 = sext i16 %p_read_2"   --->   Operation 13 'sext' 'sext_ln1246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1246_1 = sext i16 %x_max_V"   --->   Operation 14 'sext' 'sext_ln1246_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.54ns)   --->   "%ret_V = sub i17 %sext_ln1246, i17 %sext_ln1246_1"   --->   Operation 15 'sub' 'ret_V' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 16 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15"   --->   Operation 17 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln794 = xor i1 %p_Result_3, i1 1"   --->   Operation 18 'xor' 'xor_ln794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%overflow = and i1 %p_Result_4, i1 %xor_ln794"   --->   Operation 19 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln340 = xor i1 %p_Result_3, i1 %p_Result_4"   --->   Operation 20 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1246_2 = sext i16 %p_read_1"   --->   Operation 21 'sext' 'sext_ln1246_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.54ns)   --->   "%ret_V_1 = sub i17 %sext_ln1246_2, i17 %sext_ln1246_1"   --->   Operation 22 'sub' 'ret_V_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 23 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15"   --->   Operation 24 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln794_1 = xor i1 %p_Result_5, i1 1"   --->   Operation 25 'xor' 'xor_ln794_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%overflow_1 = and i1 %p_Result_6, i1 %xor_ln794_1"   --->   Operation 26 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln340_1 = xor i1 %p_Result_5, i1 %p_Result_6"   --->   Operation 27 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%select_ln384 = select i1 %overflow, i10 511, i10 512"   --->   Operation 28 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15"   --->   Operation 29 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.99ns) (out node of the LUT)   --->   "%y = select i1 %xor_ln340, i10 %select_ln384, i10 %tmp"   --->   Operation 30 'select' 'y' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%select_ln384_1 = select i1 %overflow_1, i10 511, i10 512"   --->   Operation 31 'select' 'select_ln384_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15"   --->   Operation 32 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_1 = select i1 %xor_ln340_1, i10 %select_ln384_1, i10 %tmp_1"   --->   Operation 33 'select' 'y_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 34 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 35 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.77ns)   --->   "%r_V = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 36 'load' 'r_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 37 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 38 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.77ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 39 'load' 'r_V_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 40 [1/2] (2.77ns)   --->   "%r_V = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 40 'load' 'r_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 41 [1/2] (2.77ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 41 'load' 'r_V_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 42 [1/1] (1.56ns)   --->   "%exp_sum_V = add i18 %r_V_1, i18 %r_V"   --->   Operation 42 'add' 'exp_sum_V' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%y_2 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %exp_sum_V, i32 8, i32 17"   --->   Operation 43 'partselect' 'y_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_2" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 44 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 45 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (2.77ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 46 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 47 [1/2] (2.77ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 47 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 7.94>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln216 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 48 'specpipeline' 'specpipeline_ln216' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i18 %inv_exp_sum_V"   --->   Operation 49 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i18 %r_V"   --->   Operation 50 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (7.94ns)   --->   "%mul_ln1168 = mul i28 %sext_ln1171, i28 %sext_ln1171_1"   --->   Operation 51 'mul' 'mul_ln1168' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168, i32 12, i32 27"   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i18 %r_V_1"   --->   Operation 53 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (7.94ns)   --->   "%mul_ln1168_1 = mul i28 %sext_ln1171, i28 %sext_ln1171_2"   --->   Operation 54 'mul' 'mul_ln1168_1' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_1, i32 12, i32 27"   --->   Operation 55 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %trunc_ln" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 56 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %trunc_ln717_1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 57 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln270 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 58 'ret' 'ret_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1           (read         ) [ 01100000]
p_read_2           (read         ) [ 01100000]
icmp_ln1549        (icmp         ) [ 01100000]
xor_ln1549         (xor          ) [ 00000000]
x_max_V            (select       ) [ 00000000]
sext_ln1246        (sext         ) [ 00000000]
sext_ln1246_1      (sext         ) [ 00000000]
ret_V              (sub          ) [ 00000000]
p_Result_3         (bitselect    ) [ 00000000]
p_Result_4         (bitselect    ) [ 00000000]
xor_ln794          (xor          ) [ 00000000]
overflow           (and          ) [ 00000000]
xor_ln340          (xor          ) [ 00000000]
sext_ln1246_2      (sext         ) [ 00000000]
ret_V_1            (sub          ) [ 00000000]
p_Result_5         (bitselect    ) [ 00000000]
p_Result_6         (bitselect    ) [ 00000000]
xor_ln794_1        (xor          ) [ 00000000]
overflow_1         (and          ) [ 00000000]
xor_ln340_1        (xor          ) [ 00000000]
select_ln384       (select       ) [ 00000000]
tmp                (partselect   ) [ 00000000]
y                  (select       ) [ 01010000]
select_ln384_1     (select       ) [ 00000000]
tmp_1              (partselect   ) [ 00000000]
y_1                (select       ) [ 01010000]
zext_ln255         (zext         ) [ 00000000]
exp_table_addr     (getelementptr) [ 01001000]
zext_ln255_1       (zext         ) [ 00000000]
exp_table_addr_1   (getelementptr) [ 01001000]
r_V                (load         ) [ 01000111]
r_V_1              (load         ) [ 01000111]
exp_sum_V          (add          ) [ 00000000]
y_2                (partselect   ) [ 00000000]
zext_ln265         (zext         ) [ 00000000]
invert_table_addr  (getelementptr) [ 01000010]
inv_exp_sum_V      (load         ) [ 01000001]
specpipeline_ln216 (specpipeline ) [ 00000000]
sext_ln1171        (sext         ) [ 00000000]
sext_ln1171_1      (sext         ) [ 00000000]
mul_ln1168         (mul          ) [ 00000000]
trunc_ln           (partselect   ) [ 00000000]
sext_ln1171_2      (sext         ) [ 00000000]
mul_ln1168_1       (mul          ) [ 00000000]
trunc_ln717_1      (partselect   ) [ 00000000]
mrv                (insertvalue  ) [ 00000000]
mrv_1              (insertvalue  ) [ 00000000]
ret_ln270          (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="invert_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read_2_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="exp_table_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="18" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="10" slack="0"/>
<pin id="66" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="10" slack="0"/>
<pin id="71" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="74" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="75" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="76" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="18" slack="1"/>
<pin id="77" dir="1" index="7" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/3 r_V_1/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="exp_table_addr_1_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="18" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="10" slack="0"/>
<pin id="83" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_1/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="invert_table_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="18" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="10" slack="0"/>
<pin id="91" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table_addr/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln1549_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="xor_ln1549_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1549/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="x_max_V_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="1"/>
<pin id="114" dir="0" index="2" bw="16" slack="1"/>
<pin id="115" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="sext_ln1246_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="1"/>
<pin id="119" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln1246_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="ret_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Result_3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="17" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_Result_4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="17" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="xor_ln794_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="overflow_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="xor_ln340_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln1246_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="1"/>
<pin id="166" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_2/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="ret_V_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Result_5_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="17" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_Result_6_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="17" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="xor_ln794_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="overflow_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="xor_ln340_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln384_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="10" slack="0"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="17" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="0" index="3" bw="5" slack="0"/>
<pin id="220" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="y_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="10" slack="0"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln384_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="10" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="17" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="0" index="3" bw="5" slack="0"/>
<pin id="246" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="y_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="10" slack="0"/>
<pin id="254" dir="0" index="2" bw="10" slack="0"/>
<pin id="255" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln255_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln255_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="exp_sum_V_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="18" slack="1"/>
<pin id="269" dir="0" index="1" bw="18" slack="1"/>
<pin id="270" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_sum_V/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="y_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="18" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="0" index="3" bw="6" slack="0"/>
<pin id="276" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_2/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln265_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln1171_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="18" slack="1"/>
<pin id="288" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sext_ln1171_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="18" slack="3"/>
<pin id="291" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_1/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mul_ln1168_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="18" slack="0"/>
<pin id="294" dir="0" index="1" bw="18" slack="0"/>
<pin id="295" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="28" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="0" index="3" bw="6" slack="0"/>
<pin id="303" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln1171_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="18" slack="3"/>
<pin id="310" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_2/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="mul_ln1168_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="18" slack="0"/>
<pin id="313" dir="0" index="1" bw="18" slack="0"/>
<pin id="314" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_1/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln717_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="0" index="1" bw="28" slack="0"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="0" index="3" bw="6" slack="0"/>
<pin id="322" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_1/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="mrv_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="mrv_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/7 "/>
</bind>
</comp>

<comp id="339" class="1005" name="p_read_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="p_read_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="1"/>
<pin id="347" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="icmp_ln1549_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1549 "/>
</bind>
</comp>

<comp id="356" class="1005" name="y_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="1"/>
<pin id="358" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="361" class="1005" name="y_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="1"/>
<pin id="363" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="exp_table_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="1"/>
<pin id="368" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="exp_table_addr_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="1"/>
<pin id="373" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="r_V_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="18" slack="1"/>
<pin id="378" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="382" class="1005" name="r_V_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="18" slack="1"/>
<pin id="384" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="invert_table_addr_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="1"/>
<pin id="390" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table_addr "/>
</bind>
</comp>

<comp id="393" class="1005" name="inv_exp_sum_V_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="18" slack="1"/>
<pin id="395" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inv_exp_sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="78"><net_src comp="62" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="79" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="56" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="50" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="117" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="120" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="124" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="124" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="130" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="138" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="130" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="138" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="120" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="167" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="173" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="181" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="173" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="181" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="152" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="124" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="230"><net_src comp="158" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="207" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="215" pin="4"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="195" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="167" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="256"><net_src comp="201" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="233" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="241" pin="4"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="284"><net_src comp="271" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="44" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="46" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="315"><net_src comp="286" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="311" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="298" pin="4"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="317" pin="4"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="50" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="348"><net_src comp="56" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="354"><net_src comp="100" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="359"><net_src comp="225" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="364"><net_src comp="251" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="369"><net_src comp="62" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="374"><net_src comp="79" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="379"><net_src comp="69" pin="7"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="385"><net_src comp="69" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="391"><net_src comp="87" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="396"><net_src comp="94" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="286" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: exp_table | {}
	Port: invert_table | {}
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10> : p_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10> : p_read1 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10> : exp_table | {3 4 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10> : invert_table | {5 6 }
  - Chain level:
	State 1
	State 2
		sext_ln1246_1 : 1
		ret_V : 2
		p_Result_3 : 3
		p_Result_4 : 3
		xor_ln794 : 4
		overflow : 4
		xor_ln340 : 4
		ret_V_1 : 2
		p_Result_5 : 3
		p_Result_6 : 3
		xor_ln794_1 : 4
		overflow_1 : 4
		xor_ln340_1 : 4
		select_ln384 : 4
		tmp : 3
		y : 5
		select_ln384_1 : 4
		tmp_1 : 3
		y_1 : 5
	State 3
		exp_table_addr : 1
		r_V : 2
		exp_table_addr_1 : 1
		r_V_1 : 2
	State 4
	State 5
		y_2 : 1
		zext_ln265 : 2
		invert_table_addr : 3
		inv_exp_sum_V : 4
	State 6
	State 7
		mul_ln1168 : 1
		trunc_ln : 2
		mul_ln1168_1 : 1
		trunc_ln717_1 : 2
		mrv : 3
		mrv_1 : 4
		ret_ln270 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|    mul   |   mul_ln1168_fu_292   |    0    |    0    |   366   |
|          |  mul_ln1168_1_fu_311  |    0    |    0    |   366   |
|----------|-----------------------|---------|---------|---------|
|          |     x_max_V_fu_111    |    0    |    0    |    16   |
|          |  select_ln384_fu_207  |    0    |    0    |    10   |
|  select  |        y_fu_225       |    0    |    0    |    10   |
|          | select_ln384_1_fu_233 |    0    |    0    |    10   |
|          |       y_1_fu_251      |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|    sub   |      ret_V_fu_124     |    0    |    0    |    16   |
|          |     ret_V_1_fu_167    |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|    add   |    exp_sum_V_fu_267   |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln1549_fu_100  |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|          |   xor_ln1549_fu_106   |    0    |    0    |    1    |
|          |    xor_ln794_fu_146   |    0    |    0    |    1    |
|    xor   |    xor_ln340_fu_158   |    0    |    0    |    1    |
|          |   xor_ln794_1_fu_189  |    0    |    0    |    1    |
|          |   xor_ln340_1_fu_201  |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|    and   |    overflow_fu_152    |    0    |    0    |    1    |
|          |   overflow_1_fu_195   |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|   read   |  p_read_1_read_fu_50  |    0    |    0    |    0    |
|          |  p_read_2_read_fu_56  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1246_fu_117  |    0    |    0    |    0    |
|          |  sext_ln1246_1_fu_120 |    0    |    0    |    0    |
|   sext   |  sext_ln1246_2_fu_164 |    0    |    0    |    0    |
|          |   sext_ln1171_fu_286  |    0    |    0    |    0    |
|          |  sext_ln1171_1_fu_289 |    0    |    0    |    0    |
|          |  sext_ln1171_2_fu_308 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_3_fu_130   |    0    |    0    |    0    |
| bitselect|   p_Result_4_fu_138   |    0    |    0    |    0    |
|          |   p_Result_5_fu_173   |    0    |    0    |    0    |
|          |   p_Result_6_fu_181   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_215      |    0    |    0    |    0    |
|          |      tmp_1_fu_241     |    0    |    0    |    0    |
|partselect|       y_2_fu_271      |    0    |    0    |    0    |
|          |    trunc_ln_fu_298    |    0    |    0    |    0    |
|          |  trunc_ln717_1_fu_317 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln255_fu_259   |    0    |    0    |    0    |
|   zext   |  zext_ln255_1_fu_263  |    0    |    0    |    0    |
|          |   zext_ln265_fu_281   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|insertvalue|       mrv_fu_327      |    0    |    0    |    0    |
|          |      mrv_1_fu_333     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    0    |   852   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| exp_table_addr_1_reg_371|   10   |
|  exp_table_addr_reg_366 |   10   |
|   icmp_ln1549_reg_351   |    1   |
|  inv_exp_sum_V_reg_393  |   18   |
|invert_table_addr_reg_388|   10   |
|     p_read_1_reg_339    |   16   |
|     p_read_2_reg_345    |   16   |
|      r_V_1_reg_382      |   18   |
|       r_V_reg_376       |   18   |
|       y_1_reg_361       |   10   |
|        y_reg_356        |   10   |
+-------------------------+--------+
|          Total          |   137  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_69 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_94 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  3.894  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   852  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   27   |
|  Register |    -   |    -   |   137  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   137  |   879  |
+-----------+--------+--------+--------+--------+
