Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec  5 01:45:20 2022
| Host         : DESKTOP-K9LHMM3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     40          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (110)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (108)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (110)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (108)
--------------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.411        0.000                      0                   44        0.258        0.000                      0                   44        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.411        0.000                      0                   44        0.258        0.000                      0                   44        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.786ns (23.667%)  route 2.535ns (76.333%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.222     4.101    v/vga_sync_unit/CLK
    SLICE_X37Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.341     4.442 r  v/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.004     5.446    v/vga_sync_unit/Q[1]
    SLICE_X37Y26         LUT5 (Prop_lut5_I1_O)        0.101     5.547 f  v/vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.235     5.782    v/vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.247     6.029 f  v/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.715     6.744    v/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.097     6.841 r  v/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.581     7.422    v/vga_sync_unit/v_count_reg0
    SLICE_X29Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.134    13.860    v/vga_sync_unit/CLK
    SLICE_X29Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism              0.158    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X29Y35         FDCE (Setup_fdce_C_CE)      -0.150    13.833    v/vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.786ns (23.667%)  route 2.535ns (76.333%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.222     4.101    v/vga_sync_unit/CLK
    SLICE_X37Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.341     4.442 r  v/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.004     5.446    v/vga_sync_unit/Q[1]
    SLICE_X37Y26         LUT5 (Prop_lut5_I1_O)        0.101     5.547 f  v/vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.235     5.782    v/vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.247     6.029 f  v/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.715     6.744    v/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.097     6.841 r  v/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.581     7.422    v/vga_sync_unit/v_count_reg0
    SLICE_X29Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.134    13.860    v/vga_sync_unit/CLK
    SLICE_X29Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism              0.158    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X29Y35         FDCE (Setup_fdce_C_CE)      -0.150    13.833    v/vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.786ns (23.667%)  route 2.535ns (76.333%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.222     4.101    v/vga_sync_unit/CLK
    SLICE_X37Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.341     4.442 r  v/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.004     5.446    v/vga_sync_unit/Q[1]
    SLICE_X37Y26         LUT5 (Prop_lut5_I1_O)        0.101     5.547 f  v/vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.235     5.782    v/vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.247     6.029 f  v/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.715     6.744    v/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.097     6.841 r  v/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.581     7.422    v/vga_sync_unit/v_count_reg0
    SLICE_X29Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.134    13.860    v/vga_sync_unit/CLK
    SLICE_X29Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism              0.158    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X29Y35         FDCE (Setup_fdce_C_CE)      -0.150    13.833    v/vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.786ns (23.667%)  route 2.535ns (76.333%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.222     4.101    v/vga_sync_unit/CLK
    SLICE_X37Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.341     4.442 r  v/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.004     5.446    v/vga_sync_unit/Q[1]
    SLICE_X37Y26         LUT5 (Prop_lut5_I1_O)        0.101     5.547 f  v/vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.235     5.782    v/vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.247     6.029 f  v/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.715     6.744    v/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.097     6.841 r  v/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.581     7.422    v/vga_sync_unit/v_count_reg0
    SLICE_X28Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.134    13.860    v/vga_sync_unit/CLK
    SLICE_X28Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism              0.158    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X28Y35         FDCE (Setup_fdce_C_CE)      -0.150    13.833    v/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.786ns (23.708%)  route 2.529ns (76.292%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 13.861 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.222     4.101    v/vga_sync_unit/CLK
    SLICE_X37Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.341     4.442 r  v/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.004     5.446    v/vga_sync_unit/Q[1]
    SLICE_X37Y26         LUT5 (Prop_lut5_I1_O)        0.101     5.547 f  v/vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.235     5.782    v/vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.247     6.029 f  v/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.715     6.744    v/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.097     6.841 r  v/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.576     7.416    v/vga_sync_unit/v_count_reg0
    SLICE_X28Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.135    13.861    v/vga_sync_unit/CLK
    SLICE_X28Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism              0.158    14.020    
                         clock uncertainty           -0.035    13.984    
    SLICE_X28Y36         FDCE (Setup_fdce_C_CE)      -0.150    13.834    v/vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.786ns (23.708%)  route 2.529ns (76.292%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 13.861 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.222     4.101    v/vga_sync_unit/CLK
    SLICE_X37Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.341     4.442 r  v/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.004     5.446    v/vga_sync_unit/Q[1]
    SLICE_X37Y26         LUT5 (Prop_lut5_I1_O)        0.101     5.547 f  v/vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.235     5.782    v/vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.247     6.029 f  v/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.715     6.744    v/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.097     6.841 r  v/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.576     7.416    v/vga_sync_unit/v_count_reg0
    SLICE_X28Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.135    13.861    v/vga_sync_unit/CLK
    SLICE_X28Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism              0.158    14.020    
                         clock uncertainty           -0.035    13.984    
    SLICE_X28Y36         FDCE (Setup_fdce_C_CE)      -0.150    13.834    v/vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.786ns (23.708%)  route 2.529ns (76.292%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 13.861 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.222     4.101    v/vga_sync_unit/CLK
    SLICE_X37Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.341     4.442 r  v/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.004     5.446    v/vga_sync_unit/Q[1]
    SLICE_X37Y26         LUT5 (Prop_lut5_I1_O)        0.101     5.547 f  v/vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.235     5.782    v/vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.247     6.029 f  v/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.715     6.744    v/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.097     6.841 r  v/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.576     7.416    v/vga_sync_unit/v_count_reg0
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.135    13.861    v/vga_sync_unit/CLK
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism              0.158    14.020    
                         clock uncertainty           -0.035    13.984    
    SLICE_X29Y36         FDCE (Setup_fdce_C_CE)      -0.150    13.834    v/vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.786ns (23.708%)  route 2.529ns (76.292%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 13.861 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.222     4.101    v/vga_sync_unit/CLK
    SLICE_X37Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.341     4.442 r  v/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.004     5.446    v/vga_sync_unit/Q[1]
    SLICE_X37Y26         LUT5 (Prop_lut5_I1_O)        0.101     5.547 f  v/vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.235     5.782    v/vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.247     6.029 f  v/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.715     6.744    v/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.097     6.841 r  v/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.576     7.416    v/vga_sync_unit/v_count_reg0
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.135    13.861    v/vga_sync_unit/CLK
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism              0.158    14.020    
                         clock uncertainty           -0.035    13.984    
    SLICE_X29Y36         FDCE (Setup_fdce_C_CE)      -0.150    13.834    v/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.786ns (23.708%)  route 2.529ns (76.292%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 13.861 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.222     4.101    v/vga_sync_unit/CLK
    SLICE_X37Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.341     4.442 r  v/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.004     5.446    v/vga_sync_unit/Q[1]
    SLICE_X37Y26         LUT5 (Prop_lut5_I1_O)        0.101     5.547 f  v/vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.235     5.782    v/vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.247     6.029 f  v/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.715     6.744    v/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.097     6.841 r  v/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.576     7.416    v/vga_sync_unit/v_count_reg0
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.135    13.861    v/vga_sync_unit/CLK
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism              0.158    14.020    
                         clock uncertainty           -0.035    13.984    
    SLICE_X29Y36         FDCE (Setup_fdce_C_CE)      -0.150    13.834    v/vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.546ns  (required time - arrival time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.786ns (24.684%)  route 2.398ns (75.316%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 13.858 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.222     4.101    v/vga_sync_unit/CLK
    SLICE_X37Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.341     4.442 r  v/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.004     5.446    v/vga_sync_unit/Q[1]
    SLICE_X37Y26         LUT5 (Prop_lut5_I1_O)        0.101     5.547 f  v/vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.235     5.782    v/vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.247     6.029 f  v/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.715     6.744    v/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.097     6.841 r  v/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.444     7.285    v/vga_sync_unit/v_count_reg0
    SLICE_X31Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.132    13.858    v/vga_sync_unit/CLK
    SLICE_X31Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism              0.158    14.017    
                         clock uncertainty           -0.035    13.981    
    SLICE_X31Y35         FDCE (Setup_fdce_C_CE)      -0.150    13.831    v/vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  6.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.068%)  route 0.178ns (48.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.551     1.434    v/vga_sync_unit/CLK
    SLICE_X36Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  v/vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=22, routed)          0.178     1.753    v/vga_sync_unit/x[5]
    SLICE_X37Y27         LUT5 (Prop_lut5_I1_O)        0.045     1.798 r  v/vga_sync_unit/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.798    v/vga_sync_unit/h_count_reg[7]_i_1_n_0
    SLICE_X37Y27         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.819     1.946    v/vga_sync_unit/CLK
    SLICE_X37Y27         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.091     1.540    v/vga_sync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.245%)  route 0.181ns (49.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X28Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=24, routed)          0.181     1.764    v/vga_sync_unit/y[7]
    SLICE_X28Y35         LUT4 (Prop_lut4_I0_O)        0.042     1.806 r  v/vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.806    v/vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X28Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.828     1.955    v/vga_sync_unit/CLK
    SLICE_X28Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y35         FDCE (Hold_fdce_C_D)         0.105     1.547    v/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.853%)  route 0.166ns (47.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.444    v/vga_sync_unit/CLK
    SLICE_X32Y39         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  v/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.166     1.751    v/vga_sync_unit/pixel_reg[0]
    SLICE_X32Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.796 r  v/vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    v/vga_sync_unit/pixel_next[1]
    SLICE_X32Y39         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.957    v/vga_sync_unit/CLK
    SLICE_X32Y39         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X32Y39         FDCE (Hold_fdce_C_D)         0.091     1.535    v/vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X29Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  v/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=19, routed)          0.166     1.749    v/vga_sync_unit/v_count_reg_reg[3]_0[0]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.794 r  v/vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    v/vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X29Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.828     1.955    v/vga_sync_unit/CLK
    SLICE_X29Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X29Y35         FDCE (Hold_fdce_C_D)         0.091     1.533    v/vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.183ns (49.563%)  route 0.186ns (50.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.550     1.433    v/vga_sync_unit/CLK
    SLICE_X39Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          0.186     1.760    v/vga_sync_unit/x[6]
    SLICE_X39Y25         LUT4 (Prop_lut4_I0_O)        0.042     1.802 r  v/vga_sync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.802    v/vga_sync_unit/h_count_reg[6]_i_1_n_0
    SLICE_X39Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    v/vga_sync_unit/CLK
    SLICE_X39Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X39Y25         FDCE (Hold_fdce_C_D)         0.105     1.538    v/vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.954%)  route 0.172ns (48.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.444    v/vga_sync_unit/CLK
    SLICE_X32Y39         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  v/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.172     1.757    v/vga_sync_unit/pixel_reg[0]
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.802 r  v/vga_sync_unit/pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    v/vga_sync_unit/pixel_next[0]
    SLICE_X32Y39         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.957    v/vga_sync_unit/CLK
    SLICE_X32Y39         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X32Y39         FDCE (Hold_fdce_C_D)         0.092     1.536    v/vga_sync_unit/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.260%)  route 0.199ns (51.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X28Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=26, routed)          0.199     1.783    v/vga_sync_unit/y[5]
    SLICE_X29Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.828 r  v/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.828    v/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.828     1.955    v/vga_sync_unit/CLK
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X29Y36         FDCE (Hold_fdce_C_D)         0.092     1.547    v/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.260%)  route 0.199ns (51.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X28Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=26, routed)          0.199     1.783    v/vga_sync_unit/y[5]
    SLICE_X29Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.828 r  v/vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.828    v/vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.828     1.955    v/vga_sync_unit/CLK
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X29Y36         FDCE (Hold_fdce_C_D)         0.091     1.546    v/vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.636%)  route 0.189ns (50.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.550     1.433    v/vga_sync_unit/CLK
    SLICE_X37Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  v/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=18, routed)          0.189     1.763    v/vga_sync_unit/x[3]
    SLICE_X37Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.808 r  v/vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.808    v/vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X37Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    v/vga_sync_unit/CLK
    SLICE_X37Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X37Y25         FDCE (Hold_fdce_C_D)         0.091     1.524    v/vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.144%)  route 0.192ns (50.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.551     1.434    v/vga_sync_unit/CLK
    SLICE_X36Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  v/vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=22, routed)          0.192     1.768    v/vga_sync_unit/x[5]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  v/vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.813    v/vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X36Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    v/vga_sync_unit/CLK
    SLICE_X36Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.091     1.525    v/vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y25   v/vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y26   v/vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y25   v/vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y27   v/vga_sync_unit/h_count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y27   v/vga_sync_unit/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y25   v/vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y25   v/vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y25   v/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y25   v/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   v/vga_sync_unit/h_count_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/s/rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.221ns  (logic 3.591ns (57.726%)  route 2.630ns (42.274%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDSE                         0.000     0.000 r  v/s/rgb_reg_reg[7]/C
    SLICE_X31Y33         FDSE (Prop_fdse_C_Q)         0.341     0.341 r  v/s/rgb_reg_reg[7]/Q
                         net (fo=1, routed)           0.540     0.881    v/vga_sync_unit/rgb_reg[7]
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.097     0.978 r  v/vga_sync_unit/rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.090     3.068    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.153     6.221 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.221    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 3.580ns (57.913%)  route 2.602ns (42.087%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE                         0.000     0.000 r  v/s/rgb_reg_reg[9]/C
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  v/s/rgb_reg_reg[9]/Q
                         net (fo=1, routed)           0.615     0.956    v/vga_sync_unit/rgb_reg[9]
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.097     1.053 r  v/vga_sync_unit/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.986     3.040    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.142     6.181 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.181    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.066ns  (logic 3.584ns (59.087%)  route 2.482ns (40.913%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE                         0.000     0.000 r  v/s/rgb_reg_reg[8]/C
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  v/s/rgb_reg_reg[8]/Q
                         net (fo=1, routed)           0.591     0.932    v/vga_sync_unit/rgb_reg[8]
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.097     1.029 r  v/vga_sync_unit/rgb_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.891     2.920    rgb_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.146     6.066 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.066    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.027ns  (logic 3.585ns (59.487%)  route 2.442ns (40.513%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDSE                         0.000     0.000 r  v/s/rgb_reg_reg[3]/C
    SLICE_X33Y32         FDSE (Prop_fdse_C_Q)         0.341     0.341 r  v/s/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.599     0.940    v/vga_sync_unit/rgb_reg[3]
    SLICE_X33Y34         LUT6 (Prop_lut6_I5_O)        0.097     1.037 r  v/vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.843     2.880    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.147     6.027 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.027    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.928ns  (logic 3.579ns (60.379%)  route 2.349ns (39.621%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDSE                         0.000     0.000 r  v/s/rgb_reg_reg[2]/C
    SLICE_X33Y33         FDSE (Prop_fdse_C_Q)         0.341     0.341 r  v/s/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.613     0.954    v/vga_sync_unit/rgb_reg[2]
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.051 r  v/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.735     2.787    rgb_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.141     5.928 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.928    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 3.566ns (61.329%)  route 2.248ns (38.671%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDSE                         0.000     0.000 r  v/s/rgb_reg_reg[5]/C
    SLICE_X31Y34         FDSE (Prop_fdse_C_Q)         0.341     0.341 r  v/s/rgb_reg_reg[5]/Q
                         net (fo=1, routed)           0.351     0.692    v/vga_sync_unit/rgb_reg[5]
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.097     0.789 r  v/vga_sync_unit/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.897     2.686    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.128     5.814 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.814    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 3.584ns (61.653%)  route 2.229ns (38.347%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE                         0.000     0.000 r  v/s/rgb_reg_reg[10]/C
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  v/s/rgb_reg_reg[10]/Q
                         net (fo=1, routed)           0.351     0.692    v/vga_sync_unit/rgb_reg[10]
    SLICE_X33Y34         LUT6 (Prop_lut6_I5_O)        0.097     0.789 r  v/vga_sync_unit/rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.878     2.667    rgb_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.146     5.814 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.814    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.783ns  (logic 3.563ns (61.612%)  route 2.220ns (38.388%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDSE                         0.000     0.000 r  v/s/rgb_reg_reg[11]/C
    SLICE_X33Y33         FDSE (Prop_fdse_C_Q)         0.341     0.341 r  v/s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.374     0.715    v/vga_sync_unit/rgb_reg[11]
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.097     0.812 r  v/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.846     2.658    rgb_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         3.125     5.783 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.783    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 3.590ns (63.064%)  route 2.102ns (36.936%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDSE                         0.000     0.000 r  v/s/rgb_reg_reg[6]/C
    SLICE_X31Y33         FDSE (Prop_fdse_C_Q)         0.341     0.341 r  v/s/rgb_reg_reg[6]/Q
                         net (fo=1, routed)           0.194     0.535    v/vga_sync_unit/rgb_reg[6]
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.097     0.632 r  v/vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.908     2.540    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.152     5.692 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.692    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 3.581ns (62.943%)  route 2.108ns (37.057%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDSE                         0.000     0.000 r  v/s/rgb_reg_reg[4]/C
    SLICE_X31Y33         FDSE (Prop_fdse_C_Q)         0.341     0.341 r  v/s/rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.217     0.558    v/vga_sync_unit/rgb_reg[4]
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.097     0.655 r  v/vga_sync_unit/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.891     2.546    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.143     5.690 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.690    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/s/gradient_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/s/rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.839%)  route 0.063ns (25.161%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE                         0.000     0.000 r  v/s/gradient_reg[10]/C
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/s/gradient_reg[10]/Q
                         net (fo=2, routed)           0.063     0.204    v/vga_sync_unit/gradient_reg[10]
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.045     0.249 r  v/vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.249    v/s/D[2]
    SLICE_X33Y34         FDRE                                         r  v/s/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/gradient_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/s/rgb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.592%)  route 0.116ns (38.408%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE                         0.000     0.000 r  v/s/gradient_reg[2]/C
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/s/gradient_reg[2]/Q
                         net (fo=2, routed)           0.116     0.257    v/vga_sync_unit/gradient_reg[2]
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.045     0.302 r  v/vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.302    v/s/rgb_reg_reg[2]_0
    SLICE_X33Y33         FDSE                                         r  v/s/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/gradient_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/s/rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.874%)  route 0.130ns (41.126%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE                         0.000     0.000 r  v/s/gradient_reg[0]/C
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/s/gradient_reg[0]/Q
                         net (fo=2, routed)           0.130     0.271    v/vga_sync_unit/gradient_reg[0]
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.045     0.316 r  v/vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.316    v/s/rgb_reg_reg[0]_0
    SLICE_X34Y32         FDSE                                         r  v/s/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/gradient_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/s/rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.058%)  route 0.134ns (41.942%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE                         0.000     0.000 r  v/s/gradient_reg[5]/C
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/s/gradient_reg[5]/Q
                         net (fo=2, routed)           0.134     0.275    v/vga_sync_unit/gradient_reg[5]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.045     0.320 r  v/vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.320    v/s/rgb_reg_reg[5]_0
    SLICE_X31Y34         FDSE                                         r  v/s/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/gradient_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/s/rgb_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.245%)  route 0.157ns (45.755%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE                         0.000     0.000 r  v/s/gradient_reg[9]/C
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/s/gradient_reg[9]/Q
                         net (fo=2, routed)           0.157     0.298    v/vga_sync_unit/gradient_reg[9]
    SLICE_X32Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.343 r  v/vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.343    v/s/D[1]
    SLICE_X32Y35         FDRE                                         r  v/s/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/gradient_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/s/rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.602%)  route 0.189ns (50.398%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE                         0.000     0.000 r  v/s/gradient_reg[6]/C
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/s/gradient_reg[6]/Q
                         net (fo=2, routed)           0.189     0.330    v/vga_sync_unit/gradient_reg[6]
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.045     0.375 r  v/vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.375    v/s/rgb_reg_reg[6]_0
    SLICE_X31Y33         FDSE                                         r  v/s/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/gradient_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/s/gradient_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE                         0.000     0.000 r  v/s/gradient_reg[10]/C
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/s/gradient_reg[10]/Q
                         net (fo=2, routed)           0.125     0.266    v/s/gradient_reg[10]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.377 r  v/s/gradient_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.377    v/s/gradient_reg[8]_i_1_n_5
    SLICE_X32Y34         FDRE                                         r  v/s/gradient_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/gradient_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/s/rgb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.283%)  route 0.191ns (50.717%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE                         0.000     0.000 r  v/s/gradient_reg[7]/C
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/s/gradient_reg[7]/Q
                         net (fo=2, routed)           0.191     0.332    v/vga_sync_unit/gradient_reg[7]
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.045     0.377 r  v/vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.377    v/s/rgb_reg_reg[7]_0
    SLICE_X31Y33         FDSE                                         r  v/s/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/gradient_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/s/gradient_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE                         0.000     0.000 r  v/s/gradient_reg[2]/C
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/s/gradient_reg[2]/Q
                         net (fo=2, routed)           0.126     0.267    v/s/gradient_reg[2]
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.378 r  v/s/gradient_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     0.378    v/s/gradient_reg[0]_i_3_n_5
    SLICE_X32Y32         FDRE                                         r  v/s/gradient_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/gradient_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/s/gradient_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE                         0.000     0.000 r  v/s/gradient_reg[6]/C
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/s/gradient_reg[6]/Q
                         net (fo=2, routed)           0.126     0.267    v/s/gradient_reg[6]
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.378 r  v/s/gradient_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.378    v/s/gradient_reg[4]_i_1_n_5
    SLICE_X32Y33         FDRE                                         r  v/s/gradient_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.007ns  (logic 9.424ns (39.255%)  route 14.583ns (60.745%))
  Logic Levels:           39  (CARRY4=22 LUT2=4 LUT3=5 LUT4=4 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X39Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.011     5.452    v/vga_sync_unit/x[6]
    SLICE_X37Y26         LUT3 (Prop_lut3_I2_O)        0.097     5.549 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.850    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.097     5.947 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.688     6.636    v/vga_sync_unit/h_count_reg_reg[3]_0[0]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.097     6.733 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.733    v/vga_sync_unit_n_277
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.112 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.112    v/x0__1_carry__1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.292 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.059     8.351    v/x0__1_carry__2_n_5
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.217     8.568 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.568    v/x0__35_carry_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.867 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.867    v/x0__35_carry_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.097 r  v/x0__35_carry__0/O[1]
                         net (fo=3, routed)           0.605     9.703    v/vga_sync_unit/rgb_reg_reg[11][1]
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.225     9.928 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.928    v/vga_sync_unit_n_283
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    10.356 r  v/x0__52_carry__0/CO[2]
                         net (fo=63, routed)          0.938    11.293    v/vga_sync_unit/rgb_reg_reg[11]_0[0]
    SLICE_X40Y31         LUT3 (Prop_lut3_I2_O)        0.237    11.530 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=16, routed)          0.355    11.885    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.097    11.982 f  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=95, routed)          2.143    14.125    v/vga_sync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.097    14.222 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=146, routed)         0.651    14.872    v/vga_sync_unit/digit1[1]
    SLICE_X41Y31         LUT4 (Prop_lut4_I1_O)        0.097    14.969 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.969    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    15.401 r  v/s/digit0__14_carry__0/O[2]
                         net (fo=2, routed)           0.730    16.132    v/vga_sync_unit/digit0__94_carry__0[1]
    SLICE_X39Y32         LUT3 (Prop_lut3_I0_O)        0.232    16.364 r  v/vga_sync_unit/digit0__94_carry__0_i_1/O
                         net (fo=2, routed)           1.010    17.374    v/s/digit0__94_carry__0_1[1]
    SLICE_X39Y32         LUT4 (Prop_lut4_I3_O)        0.240    17.614 r  v/s/digit0__94_carry__0_i_5/O
                         net (fo=1, routed)           0.000    17.614    v/s/digit0__94_carry__0_i_5_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    17.913 r  v/s/digit0__94_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.913    v/s/digit0__94_carry__0_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.002 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.002    v/s/digit0__94_carry__1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.091 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.091    v/s/digit0__94_carry__2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    18.250 r  v/s/digit0__94_carry__3/O[0]
                         net (fo=2, routed)           0.621    18.871    v/s/digit0__94_carry__3_n_7
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.224    19.095 r  v/s/digit0__138_carry__0_i_3/O
                         net (fo=2, routed)           0.612    19.707    v/s/digit0__138_carry__0_i_3_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.097    19.804 r  v/s/digit0__138_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.804    v/s/digit0__138_carry__0_i_7_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.216 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.216    v/s/digit0__138_carry__0_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.305 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.305    v/s/digit0__138_carry__1_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.394 r  v/s/digit0__138_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.394    v/s/digit0__138_carry__2_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    20.575 r  v/s/digit0__138_carry__3/O[2]
                         net (fo=3, routed)           0.815    21.390    v/s/digit0__138_carry__3_n_5
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.230    21.620 r  v/s/digit0__191_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.620    v/s/digit0__191_carry__0_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    21.921 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.921    v/s/digit0__191_carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.094 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.237    22.330    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X41Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    22.902 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.902    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.991 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.991    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    23.178 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.551    23.730    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X32Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    24.353 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.247    24.600    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    25.161 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.412    25.573    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X33Y45         LUT3 (Prop_lut3_I0_O)        0.225    25.798 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    25.798    v/s/number_reg[3]_i_3_0[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    26.165 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.887    27.052    v/vga_sync_unit/number_reg[3]_i_1[0]
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.249    27.301 r  v/vga_sync_unit/number_reg[3]_i_3/O
                         net (fo=4, routed)           0.709    28.010    v/s/number_reg[3]_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.097    28.107 r  v/s/number_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    28.107    v/s/number_reg[3]_i_1_n_0
    SLICE_X38Y38         LDCE                                         r  v/s/number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.686ns  (logic 9.424ns (39.787%)  route 14.262ns (60.213%))
  Logic Levels:           39  (CARRY4=22 LUT2=4 LUT3=5 LUT4=4 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X39Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.011     5.452    v/vga_sync_unit/x[6]
    SLICE_X37Y26         LUT3 (Prop_lut3_I2_O)        0.097     5.549 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.850    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.097     5.947 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.688     6.636    v/vga_sync_unit/h_count_reg_reg[3]_0[0]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.097     6.733 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.733    v/vga_sync_unit_n_277
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.112 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.112    v/x0__1_carry__1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.292 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.059     8.351    v/x0__1_carry__2_n_5
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.217     8.568 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.568    v/x0__35_carry_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.867 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.867    v/x0__35_carry_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.097 r  v/x0__35_carry__0/O[1]
                         net (fo=3, routed)           0.605     9.703    v/vga_sync_unit/rgb_reg_reg[11][1]
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.225     9.928 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.928    v/vga_sync_unit_n_283
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    10.356 r  v/x0__52_carry__0/CO[2]
                         net (fo=63, routed)          0.938    11.293    v/vga_sync_unit/rgb_reg_reg[11]_0[0]
    SLICE_X40Y31         LUT3 (Prop_lut3_I2_O)        0.237    11.530 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=16, routed)          0.355    11.885    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.097    11.982 f  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=95, routed)          2.143    14.125    v/vga_sync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.097    14.222 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=146, routed)         0.651    14.872    v/vga_sync_unit/digit1[1]
    SLICE_X41Y31         LUT4 (Prop_lut4_I1_O)        0.097    14.969 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.969    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    15.401 r  v/s/digit0__14_carry__0/O[2]
                         net (fo=2, routed)           0.730    16.132    v/vga_sync_unit/digit0__94_carry__0[1]
    SLICE_X39Y32         LUT3 (Prop_lut3_I0_O)        0.232    16.364 r  v/vga_sync_unit/digit0__94_carry__0_i_1/O
                         net (fo=2, routed)           1.010    17.374    v/s/digit0__94_carry__0_1[1]
    SLICE_X39Y32         LUT4 (Prop_lut4_I3_O)        0.240    17.614 r  v/s/digit0__94_carry__0_i_5/O
                         net (fo=1, routed)           0.000    17.614    v/s/digit0__94_carry__0_i_5_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    17.913 r  v/s/digit0__94_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.913    v/s/digit0__94_carry__0_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.002 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.002    v/s/digit0__94_carry__1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.091 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.091    v/s/digit0__94_carry__2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    18.250 r  v/s/digit0__94_carry__3/O[0]
                         net (fo=2, routed)           0.621    18.871    v/s/digit0__94_carry__3_n_7
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.224    19.095 r  v/s/digit0__138_carry__0_i_3/O
                         net (fo=2, routed)           0.612    19.707    v/s/digit0__138_carry__0_i_3_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.097    19.804 r  v/s/digit0__138_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.804    v/s/digit0__138_carry__0_i_7_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.216 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.216    v/s/digit0__138_carry__0_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.305 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.305    v/s/digit0__138_carry__1_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.394 r  v/s/digit0__138_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.394    v/s/digit0__138_carry__2_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    20.575 r  v/s/digit0__138_carry__3/O[2]
                         net (fo=3, routed)           0.815    21.390    v/s/digit0__138_carry__3_n_5
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.230    21.620 r  v/s/digit0__191_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.620    v/s/digit0__191_carry__0_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    21.921 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.921    v/s/digit0__191_carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.094 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.237    22.330    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X41Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    22.902 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.902    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.991 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.991    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    23.178 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.551    23.730    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X32Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    24.353 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.247    24.600    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    25.161 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.412    25.573    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X33Y45         LUT3 (Prop_lut3_I0_O)        0.225    25.798 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    25.798    v/s/number_reg[3]_i_3_0[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    26.165 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.887    27.052    v/vga_sync_unit/number_reg[3]_i_1[0]
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.249    27.301 r  v/vga_sync_unit/number_reg[3]_i_3/O
                         net (fo=4, routed)           0.388    27.689    v/s/number_reg[3]_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.097    27.786 r  v/s/number_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    27.786    v/s/number_reg[2]_i_1_n_0
    SLICE_X38Y38         LDCE                                         r  v/s/number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.684ns  (logic 9.424ns (39.790%)  route 14.260ns (60.210%))
  Logic Levels:           39  (CARRY4=22 LUT2=4 LUT3=5 LUT4=4 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X39Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.011     5.452    v/vga_sync_unit/x[6]
    SLICE_X37Y26         LUT3 (Prop_lut3_I2_O)        0.097     5.549 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.850    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.097     5.947 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.688     6.636    v/vga_sync_unit/h_count_reg_reg[3]_0[0]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.097     6.733 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.733    v/vga_sync_unit_n_277
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.112 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.112    v/x0__1_carry__1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.292 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.059     8.351    v/x0__1_carry__2_n_5
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.217     8.568 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.568    v/x0__35_carry_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.867 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.867    v/x0__35_carry_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.097 r  v/x0__35_carry__0/O[1]
                         net (fo=3, routed)           0.605     9.703    v/vga_sync_unit/rgb_reg_reg[11][1]
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.225     9.928 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.928    v/vga_sync_unit_n_283
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    10.356 r  v/x0__52_carry__0/CO[2]
                         net (fo=63, routed)          0.938    11.293    v/vga_sync_unit/rgb_reg_reg[11]_0[0]
    SLICE_X40Y31         LUT3 (Prop_lut3_I2_O)        0.237    11.530 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=16, routed)          0.355    11.885    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.097    11.982 f  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=95, routed)          2.143    14.125    v/vga_sync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.097    14.222 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=146, routed)         0.651    14.872    v/vga_sync_unit/digit1[1]
    SLICE_X41Y31         LUT4 (Prop_lut4_I1_O)        0.097    14.969 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.969    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    15.401 r  v/s/digit0__14_carry__0/O[2]
                         net (fo=2, routed)           0.730    16.132    v/vga_sync_unit/digit0__94_carry__0[1]
    SLICE_X39Y32         LUT3 (Prop_lut3_I0_O)        0.232    16.364 r  v/vga_sync_unit/digit0__94_carry__0_i_1/O
                         net (fo=2, routed)           1.010    17.374    v/s/digit0__94_carry__0_1[1]
    SLICE_X39Y32         LUT4 (Prop_lut4_I3_O)        0.240    17.614 r  v/s/digit0__94_carry__0_i_5/O
                         net (fo=1, routed)           0.000    17.614    v/s/digit0__94_carry__0_i_5_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    17.913 r  v/s/digit0__94_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.913    v/s/digit0__94_carry__0_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.002 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.002    v/s/digit0__94_carry__1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.091 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.091    v/s/digit0__94_carry__2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    18.250 r  v/s/digit0__94_carry__3/O[0]
                         net (fo=2, routed)           0.621    18.871    v/s/digit0__94_carry__3_n_7
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.224    19.095 r  v/s/digit0__138_carry__0_i_3/O
                         net (fo=2, routed)           0.612    19.707    v/s/digit0__138_carry__0_i_3_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.097    19.804 r  v/s/digit0__138_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.804    v/s/digit0__138_carry__0_i_7_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.216 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.216    v/s/digit0__138_carry__0_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.305 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.305    v/s/digit0__138_carry__1_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.394 r  v/s/digit0__138_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.394    v/s/digit0__138_carry__2_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    20.575 r  v/s/digit0__138_carry__3/O[2]
                         net (fo=3, routed)           0.815    21.390    v/s/digit0__138_carry__3_n_5
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.230    21.620 r  v/s/digit0__191_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.620    v/s/digit0__191_carry__0_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    21.921 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.921    v/s/digit0__191_carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.094 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.237    22.330    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X41Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    22.902 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.902    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.991 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.991    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    23.178 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.551    23.730    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X32Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    24.353 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.247    24.600    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    25.161 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.412    25.573    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X33Y45         LUT3 (Prop_lut3_I0_O)        0.225    25.798 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    25.798    v/s/number_reg[3]_i_3_0[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    26.165 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.887    27.052    v/vga_sync_unit/number_reg[3]_i_1[0]
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.249    27.301 r  v/vga_sync_unit/number_reg[3]_i_3/O
                         net (fo=4, routed)           0.386    27.687    v/s/number_reg[3]_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.097    27.784 r  v/s/number_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    27.784    v/s/number_reg[0]_i_1_n_0
    SLICE_X38Y38         LDCE                                         r  v/s/number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[5]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.375ns  (logic 7.599ns (33.962%)  route 14.776ns (66.038%))
  Logic Levels:           34  (CARRY4=16 LUT1=1 LUT2=5 LUT3=2 LUT4=5 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X39Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.011     5.452    v/vga_sync_unit/x[6]
    SLICE_X37Y26         LUT3 (Prop_lut3_I2_O)        0.097     5.549 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.850    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.097     5.947 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.688     6.636    v/vga_sync_unit/h_count_reg_reg[3]_0[0]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.097     6.733 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.733    v/vga_sync_unit_n_277
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.112 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.112    v/x0__1_carry__1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.292 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.059     8.351    v/x0__1_carry__2_n_5
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.217     8.568 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.568    v/x0__35_carry_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.867 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.867    v/x0__35_carry_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.097 r  v/x0__35_carry__0/O[1]
                         net (fo=3, routed)           0.605     9.703    v/vga_sync_unit/rgb_reg_reg[11][1]
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.225     9.928 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.928    v/vga_sync_unit_n_283
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    10.356 r  v/x0__52_carry__0/CO[2]
                         net (fo=63, routed)          0.938    11.293    v/vga_sync_unit/rgb_reg_reg[11]_0[0]
    SLICE_X40Y31         LUT3 (Prop_lut3_I2_O)        0.237    11.530 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=16, routed)          0.355    11.885    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.097    11.982 f  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=95, routed)          2.143    14.125    v/vga_sync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.097    14.222 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=146, routed)         1.625    15.847    v/vga_sync_unit/digit1[1]
    SLICE_X44Y27         LUT4 (Prop_lut4_I1_O)        0.097    15.944 r  v/vga_sync_unit/col_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.944    v/s/col__91_carry_i_4_0[1]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.356 r  v/s/col_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.356    v/s/col_carry__0_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.529 r  v/s/col_carry__1/CO[2]
                         net (fo=2, routed)           0.306    16.835    v/s/col_carry__1_n_1
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.242    17.077 r  v/s/col__91_carry__0_i_3/O
                         net (fo=2, routed)           0.616    17.693    v/s/col__91_carry__0_i_3_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.234    17.927 r  v/s/col__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.927    v/s/col__91_carry__0_i_7_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.329 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.329    v/s/col__91_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.421 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.421    v/s/col__91_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.513 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.513    v/s/col__91_carry__2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.670 r  v/s/col__91_carry__3/O[0]
                         net (fo=2, routed)           0.695    19.364    v/s/col__91_carry__3_n_7
    SLICE_X45Y32         LUT2 (Prop_lut2_I0_O)        0.213    19.577 r  v/s/col__133_carry__0_i_3/O
                         net (fo=2, routed)           0.615    20.192    v/s/col__133_carry__0_i_3_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I0_O)        0.239    20.431 r  v/s/col__133_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.431    v/s/col__133_carry__0_i_7_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.843 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.843    v/s/col__133_carry__0_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.932 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.932    v/s/col__133_carry__1_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.162 f  v/s/col__133_carry__2/O[1]
                         net (fo=1, routed)           0.304    21.466    v/s/col__133_carry__2_n_6
    SLICE_X40Y35         LUT1 (Prop_lut1_I0_O)        0.225    21.691 r  v/s/col__164_carry_i_2/O
                         net (fo=1, routed)           0.000    21.691    v/s/col__164_carry_i_2_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    22.123 r  v/s/col__164_carry/O[2]
                         net (fo=1, routed)           0.632    22.755    v/s/col__164_carry_n_5
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.230    22.985 r  v/s/col__169_carry_i_3/O
                         net (fo=1, routed)           0.000    22.985    v/s/col__169_carry_i_3_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191    23.176 f  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.450    23.626    v/s/col__169_carry_n_4
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.222    23.848 f  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.694    24.542    v/vga_sync_unit/rgb_reg_reg[11]_5
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.097    24.639 f  v/vga_sync_unit/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.589    25.228    v/vga_sync_unit/rgb_reg[11]_i_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.097    25.325 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           1.150    26.475    v/s/rgb_reg_reg[11]_1
    SLICE_X31Y34         FDSE                                         r  v/s/rgb_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.277ns  (logic 7.599ns (34.111%)  route 14.678ns (65.889%))
  Logic Levels:           34  (CARRY4=16 LUT1=1 LUT2=5 LUT3=2 LUT4=5 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X39Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.011     5.452    v/vga_sync_unit/x[6]
    SLICE_X37Y26         LUT3 (Prop_lut3_I2_O)        0.097     5.549 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.850    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.097     5.947 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.688     6.636    v/vga_sync_unit/h_count_reg_reg[3]_0[0]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.097     6.733 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.733    v/vga_sync_unit_n_277
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.112 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.112    v/x0__1_carry__1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.292 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.059     8.351    v/x0__1_carry__2_n_5
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.217     8.568 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.568    v/x0__35_carry_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.867 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.867    v/x0__35_carry_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.097 r  v/x0__35_carry__0/O[1]
                         net (fo=3, routed)           0.605     9.703    v/vga_sync_unit/rgb_reg_reg[11][1]
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.225     9.928 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.928    v/vga_sync_unit_n_283
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    10.356 r  v/x0__52_carry__0/CO[2]
                         net (fo=63, routed)          0.938    11.293    v/vga_sync_unit/rgb_reg_reg[11]_0[0]
    SLICE_X40Y31         LUT3 (Prop_lut3_I2_O)        0.237    11.530 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=16, routed)          0.355    11.885    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.097    11.982 f  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=95, routed)          2.143    14.125    v/vga_sync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.097    14.222 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=146, routed)         1.625    15.847    v/vga_sync_unit/digit1[1]
    SLICE_X44Y27         LUT4 (Prop_lut4_I1_O)        0.097    15.944 r  v/vga_sync_unit/col_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.944    v/s/col__91_carry_i_4_0[1]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.356 r  v/s/col_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.356    v/s/col_carry__0_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.529 r  v/s/col_carry__1/CO[2]
                         net (fo=2, routed)           0.306    16.835    v/s/col_carry__1_n_1
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.242    17.077 r  v/s/col__91_carry__0_i_3/O
                         net (fo=2, routed)           0.616    17.693    v/s/col__91_carry__0_i_3_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.234    17.927 r  v/s/col__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.927    v/s/col__91_carry__0_i_7_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.329 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.329    v/s/col__91_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.421 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.421    v/s/col__91_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.513 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.513    v/s/col__91_carry__2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.670 r  v/s/col__91_carry__3/O[0]
                         net (fo=2, routed)           0.695    19.364    v/s/col__91_carry__3_n_7
    SLICE_X45Y32         LUT2 (Prop_lut2_I0_O)        0.213    19.577 r  v/s/col__133_carry__0_i_3/O
                         net (fo=2, routed)           0.615    20.192    v/s/col__133_carry__0_i_3_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I0_O)        0.239    20.431 r  v/s/col__133_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.431    v/s/col__133_carry__0_i_7_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.843 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.843    v/s/col__133_carry__0_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.932 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.932    v/s/col__133_carry__1_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.162 f  v/s/col__133_carry__2/O[1]
                         net (fo=1, routed)           0.304    21.466    v/s/col__133_carry__2_n_6
    SLICE_X40Y35         LUT1 (Prop_lut1_I0_O)        0.225    21.691 r  v/s/col__164_carry_i_2/O
                         net (fo=1, routed)           0.000    21.691    v/s/col__164_carry_i_2_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    22.123 r  v/s/col__164_carry/O[2]
                         net (fo=1, routed)           0.632    22.755    v/s/col__164_carry_n_5
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.230    22.985 r  v/s/col__169_carry_i_3/O
                         net (fo=1, routed)           0.000    22.985    v/s/col__169_carry_i_3_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191    23.176 f  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.450    23.626    v/s/col__169_carry_n_4
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.222    23.848 f  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.694    24.542    v/vga_sync_unit/rgb_reg_reg[11]_5
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.097    24.639 f  v/vga_sync_unit/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.589    25.228    v/vga_sync_unit/rgb_reg[11]_i_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.097    25.325 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           1.053    26.378    v/s/rgb_reg_reg[11]_1
    SLICE_X31Y33         FDSE                                         r  v/s/rgb_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[6]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.277ns  (logic 7.599ns (34.111%)  route 14.678ns (65.889%))
  Logic Levels:           34  (CARRY4=16 LUT1=1 LUT2=5 LUT3=2 LUT4=5 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X39Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.011     5.452    v/vga_sync_unit/x[6]
    SLICE_X37Y26         LUT3 (Prop_lut3_I2_O)        0.097     5.549 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.850    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.097     5.947 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.688     6.636    v/vga_sync_unit/h_count_reg_reg[3]_0[0]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.097     6.733 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.733    v/vga_sync_unit_n_277
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.112 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.112    v/x0__1_carry__1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.292 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.059     8.351    v/x0__1_carry__2_n_5
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.217     8.568 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.568    v/x0__35_carry_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.867 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.867    v/x0__35_carry_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.097 r  v/x0__35_carry__0/O[1]
                         net (fo=3, routed)           0.605     9.703    v/vga_sync_unit/rgb_reg_reg[11][1]
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.225     9.928 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.928    v/vga_sync_unit_n_283
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    10.356 r  v/x0__52_carry__0/CO[2]
                         net (fo=63, routed)          0.938    11.293    v/vga_sync_unit/rgb_reg_reg[11]_0[0]
    SLICE_X40Y31         LUT3 (Prop_lut3_I2_O)        0.237    11.530 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=16, routed)          0.355    11.885    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.097    11.982 f  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=95, routed)          2.143    14.125    v/vga_sync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.097    14.222 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=146, routed)         1.625    15.847    v/vga_sync_unit/digit1[1]
    SLICE_X44Y27         LUT4 (Prop_lut4_I1_O)        0.097    15.944 r  v/vga_sync_unit/col_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.944    v/s/col__91_carry_i_4_0[1]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.356 r  v/s/col_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.356    v/s/col_carry__0_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.529 r  v/s/col_carry__1/CO[2]
                         net (fo=2, routed)           0.306    16.835    v/s/col_carry__1_n_1
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.242    17.077 r  v/s/col__91_carry__0_i_3/O
                         net (fo=2, routed)           0.616    17.693    v/s/col__91_carry__0_i_3_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.234    17.927 r  v/s/col__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.927    v/s/col__91_carry__0_i_7_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.329 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.329    v/s/col__91_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.421 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.421    v/s/col__91_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.513 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.513    v/s/col__91_carry__2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.670 r  v/s/col__91_carry__3/O[0]
                         net (fo=2, routed)           0.695    19.364    v/s/col__91_carry__3_n_7
    SLICE_X45Y32         LUT2 (Prop_lut2_I0_O)        0.213    19.577 r  v/s/col__133_carry__0_i_3/O
                         net (fo=2, routed)           0.615    20.192    v/s/col__133_carry__0_i_3_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I0_O)        0.239    20.431 r  v/s/col__133_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.431    v/s/col__133_carry__0_i_7_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.843 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.843    v/s/col__133_carry__0_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.932 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.932    v/s/col__133_carry__1_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.162 f  v/s/col__133_carry__2/O[1]
                         net (fo=1, routed)           0.304    21.466    v/s/col__133_carry__2_n_6
    SLICE_X40Y35         LUT1 (Prop_lut1_I0_O)        0.225    21.691 r  v/s/col__164_carry_i_2/O
                         net (fo=1, routed)           0.000    21.691    v/s/col__164_carry_i_2_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    22.123 r  v/s/col__164_carry/O[2]
                         net (fo=1, routed)           0.632    22.755    v/s/col__164_carry_n_5
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.230    22.985 r  v/s/col__169_carry_i_3/O
                         net (fo=1, routed)           0.000    22.985    v/s/col__169_carry_i_3_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191    23.176 f  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.450    23.626    v/s/col__169_carry_n_4
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.222    23.848 f  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.694    24.542    v/vga_sync_unit/rgb_reg_reg[11]_5
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.097    24.639 f  v/vga_sync_unit/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.589    25.228    v/vga_sync_unit/rgb_reg[11]_i_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.097    25.325 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           1.053    26.378    v/s/rgb_reg_reg[11]_1
    SLICE_X31Y33         FDSE                                         r  v/s/rgb_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[7]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.277ns  (logic 7.599ns (34.111%)  route 14.678ns (65.889%))
  Logic Levels:           34  (CARRY4=16 LUT1=1 LUT2=5 LUT3=2 LUT4=5 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X39Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.011     5.452    v/vga_sync_unit/x[6]
    SLICE_X37Y26         LUT3 (Prop_lut3_I2_O)        0.097     5.549 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.850    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.097     5.947 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.688     6.636    v/vga_sync_unit/h_count_reg_reg[3]_0[0]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.097     6.733 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.733    v/vga_sync_unit_n_277
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.112 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.112    v/x0__1_carry__1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.292 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.059     8.351    v/x0__1_carry__2_n_5
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.217     8.568 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.568    v/x0__35_carry_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.867 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.867    v/x0__35_carry_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.097 r  v/x0__35_carry__0/O[1]
                         net (fo=3, routed)           0.605     9.703    v/vga_sync_unit/rgb_reg_reg[11][1]
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.225     9.928 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.928    v/vga_sync_unit_n_283
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    10.356 r  v/x0__52_carry__0/CO[2]
                         net (fo=63, routed)          0.938    11.293    v/vga_sync_unit/rgb_reg_reg[11]_0[0]
    SLICE_X40Y31         LUT3 (Prop_lut3_I2_O)        0.237    11.530 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=16, routed)          0.355    11.885    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.097    11.982 f  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=95, routed)          2.143    14.125    v/vga_sync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.097    14.222 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=146, routed)         1.625    15.847    v/vga_sync_unit/digit1[1]
    SLICE_X44Y27         LUT4 (Prop_lut4_I1_O)        0.097    15.944 r  v/vga_sync_unit/col_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.944    v/s/col__91_carry_i_4_0[1]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.356 r  v/s/col_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.356    v/s/col_carry__0_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.529 r  v/s/col_carry__1/CO[2]
                         net (fo=2, routed)           0.306    16.835    v/s/col_carry__1_n_1
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.242    17.077 r  v/s/col__91_carry__0_i_3/O
                         net (fo=2, routed)           0.616    17.693    v/s/col__91_carry__0_i_3_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.234    17.927 r  v/s/col__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.927    v/s/col__91_carry__0_i_7_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.329 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.329    v/s/col__91_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.421 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.421    v/s/col__91_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.513 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.513    v/s/col__91_carry__2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.670 r  v/s/col__91_carry__3/O[0]
                         net (fo=2, routed)           0.695    19.364    v/s/col__91_carry__3_n_7
    SLICE_X45Y32         LUT2 (Prop_lut2_I0_O)        0.213    19.577 r  v/s/col__133_carry__0_i_3/O
                         net (fo=2, routed)           0.615    20.192    v/s/col__133_carry__0_i_3_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I0_O)        0.239    20.431 r  v/s/col__133_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.431    v/s/col__133_carry__0_i_7_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.843 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.843    v/s/col__133_carry__0_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.932 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.932    v/s/col__133_carry__1_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.162 f  v/s/col__133_carry__2/O[1]
                         net (fo=1, routed)           0.304    21.466    v/s/col__133_carry__2_n_6
    SLICE_X40Y35         LUT1 (Prop_lut1_I0_O)        0.225    21.691 r  v/s/col__164_carry_i_2/O
                         net (fo=1, routed)           0.000    21.691    v/s/col__164_carry_i_2_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    22.123 r  v/s/col__164_carry/O[2]
                         net (fo=1, routed)           0.632    22.755    v/s/col__164_carry_n_5
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.230    22.985 r  v/s/col__169_carry_i_3/O
                         net (fo=1, routed)           0.000    22.985    v/s/col__169_carry_i_3_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191    23.176 f  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.450    23.626    v/s/col__169_carry_n_4
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.222    23.848 f  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.694    24.542    v/vga_sync_unit/rgb_reg_reg[11]_5
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.097    24.639 f  v/vga_sync_unit/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.589    25.228    v/vga_sync_unit/rgb_reg[11]_i_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.097    25.325 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           1.053    26.378    v/s/rgb_reg_reg[11]_1
    SLICE_X31Y33         FDSE                                         r  v/s/rgb_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.144ns  (logic 7.599ns (34.316%)  route 14.545ns (65.684%))
  Logic Levels:           34  (CARRY4=16 LUT1=1 LUT2=5 LUT3=2 LUT4=5 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X39Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.011     5.452    v/vga_sync_unit/x[6]
    SLICE_X37Y26         LUT3 (Prop_lut3_I2_O)        0.097     5.549 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.850    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.097     5.947 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.688     6.636    v/vga_sync_unit/h_count_reg_reg[3]_0[0]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.097     6.733 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.733    v/vga_sync_unit_n_277
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.112 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.112    v/x0__1_carry__1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.292 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.059     8.351    v/x0__1_carry__2_n_5
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.217     8.568 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.568    v/x0__35_carry_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.867 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.867    v/x0__35_carry_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.097 r  v/x0__35_carry__0/O[1]
                         net (fo=3, routed)           0.605     9.703    v/vga_sync_unit/rgb_reg_reg[11][1]
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.225     9.928 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.928    v/vga_sync_unit_n_283
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    10.356 r  v/x0__52_carry__0/CO[2]
                         net (fo=63, routed)          0.938    11.293    v/vga_sync_unit/rgb_reg_reg[11]_0[0]
    SLICE_X40Y31         LUT3 (Prop_lut3_I2_O)        0.237    11.530 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=16, routed)          0.355    11.885    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.097    11.982 f  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=95, routed)          2.143    14.125    v/vga_sync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.097    14.222 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=146, routed)         1.625    15.847    v/vga_sync_unit/digit1[1]
    SLICE_X44Y27         LUT4 (Prop_lut4_I1_O)        0.097    15.944 r  v/vga_sync_unit/col_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.944    v/s/col__91_carry_i_4_0[1]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.356 r  v/s/col_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.356    v/s/col_carry__0_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.529 r  v/s/col_carry__1/CO[2]
                         net (fo=2, routed)           0.306    16.835    v/s/col_carry__1_n_1
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.242    17.077 r  v/s/col__91_carry__0_i_3/O
                         net (fo=2, routed)           0.616    17.693    v/s/col__91_carry__0_i_3_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.234    17.927 r  v/s/col__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.927    v/s/col__91_carry__0_i_7_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.329 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.329    v/s/col__91_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.421 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.421    v/s/col__91_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.513 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.513    v/s/col__91_carry__2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.670 r  v/s/col__91_carry__3/O[0]
                         net (fo=2, routed)           0.695    19.364    v/s/col__91_carry__3_n_7
    SLICE_X45Y32         LUT2 (Prop_lut2_I0_O)        0.213    19.577 r  v/s/col__133_carry__0_i_3/O
                         net (fo=2, routed)           0.615    20.192    v/s/col__133_carry__0_i_3_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I0_O)        0.239    20.431 r  v/s/col__133_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.431    v/s/col__133_carry__0_i_7_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.843 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.843    v/s/col__133_carry__0_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.932 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.932    v/s/col__133_carry__1_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.162 f  v/s/col__133_carry__2/O[1]
                         net (fo=1, routed)           0.304    21.466    v/s/col__133_carry__2_n_6
    SLICE_X40Y35         LUT1 (Prop_lut1_I0_O)        0.225    21.691 r  v/s/col__164_carry_i_2/O
                         net (fo=1, routed)           0.000    21.691    v/s/col__164_carry_i_2_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    22.123 r  v/s/col__164_carry/O[2]
                         net (fo=1, routed)           0.632    22.755    v/s/col__164_carry_n_5
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.230    22.985 r  v/s/col__169_carry_i_3/O
                         net (fo=1, routed)           0.000    22.985    v/s/col__169_carry_i_3_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191    23.176 f  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.450    23.626    v/s/col__169_carry_n_4
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.222    23.848 f  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.694    24.542    v/vga_sync_unit/rgb_reg_reg[11]_5
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.097    24.639 f  v/vga_sync_unit/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.589    25.228    v/vga_sync_unit/rgb_reg[11]_i_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.097    25.325 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.919    26.244    v/s/rgb_reg_reg[11]_1
    SLICE_X33Y32         FDSE                                         r  v/s/rgb_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.144ns  (logic 7.599ns (34.316%)  route 14.545ns (65.684%))
  Logic Levels:           34  (CARRY4=16 LUT1=1 LUT2=5 LUT3=2 LUT4=5 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X39Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.011     5.452    v/vga_sync_unit/x[6]
    SLICE_X37Y26         LUT3 (Prop_lut3_I2_O)        0.097     5.549 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.850    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.097     5.947 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.688     6.636    v/vga_sync_unit/h_count_reg_reg[3]_0[0]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.097     6.733 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.733    v/vga_sync_unit_n_277
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.112 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.112    v/x0__1_carry__1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.292 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.059     8.351    v/x0__1_carry__2_n_5
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.217     8.568 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.568    v/x0__35_carry_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.867 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.867    v/x0__35_carry_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.097 r  v/x0__35_carry__0/O[1]
                         net (fo=3, routed)           0.605     9.703    v/vga_sync_unit/rgb_reg_reg[11][1]
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.225     9.928 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.928    v/vga_sync_unit_n_283
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    10.356 r  v/x0__52_carry__0/CO[2]
                         net (fo=63, routed)          0.938    11.293    v/vga_sync_unit/rgb_reg_reg[11]_0[0]
    SLICE_X40Y31         LUT3 (Prop_lut3_I2_O)        0.237    11.530 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=16, routed)          0.355    11.885    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.097    11.982 f  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=95, routed)          2.143    14.125    v/vga_sync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.097    14.222 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=146, routed)         1.625    15.847    v/vga_sync_unit/digit1[1]
    SLICE_X44Y27         LUT4 (Prop_lut4_I1_O)        0.097    15.944 r  v/vga_sync_unit/col_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.944    v/s/col__91_carry_i_4_0[1]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.356 r  v/s/col_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.356    v/s/col_carry__0_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.529 r  v/s/col_carry__1/CO[2]
                         net (fo=2, routed)           0.306    16.835    v/s/col_carry__1_n_1
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.242    17.077 r  v/s/col__91_carry__0_i_3/O
                         net (fo=2, routed)           0.616    17.693    v/s/col__91_carry__0_i_3_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.234    17.927 r  v/s/col__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.927    v/s/col__91_carry__0_i_7_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.329 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.329    v/s/col__91_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.421 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.421    v/s/col__91_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.513 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.513    v/s/col__91_carry__2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.670 r  v/s/col__91_carry__3/O[0]
                         net (fo=2, routed)           0.695    19.364    v/s/col__91_carry__3_n_7
    SLICE_X45Y32         LUT2 (Prop_lut2_I0_O)        0.213    19.577 r  v/s/col__133_carry__0_i_3/O
                         net (fo=2, routed)           0.615    20.192    v/s/col__133_carry__0_i_3_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I0_O)        0.239    20.431 r  v/s/col__133_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.431    v/s/col__133_carry__0_i_7_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.843 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.843    v/s/col__133_carry__0_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.932 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.932    v/s/col__133_carry__1_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.162 f  v/s/col__133_carry__2/O[1]
                         net (fo=1, routed)           0.304    21.466    v/s/col__133_carry__2_n_6
    SLICE_X40Y35         LUT1 (Prop_lut1_I0_O)        0.225    21.691 r  v/s/col__164_carry_i_2/O
                         net (fo=1, routed)           0.000    21.691    v/s/col__164_carry_i_2_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    22.123 r  v/s/col__164_carry/O[2]
                         net (fo=1, routed)           0.632    22.755    v/s/col__164_carry_n_5
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.230    22.985 r  v/s/col__169_carry_i_3/O
                         net (fo=1, routed)           0.000    22.985    v/s/col__169_carry_i_3_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191    23.176 f  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.450    23.626    v/s/col__169_carry_n_4
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.222    23.848 f  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.694    24.542    v/vga_sync_unit/rgb_reg_reg[11]_5
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.097    24.639 f  v/vga_sync_unit/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.589    25.228    v/vga_sync_unit/rgb_reg[11]_i_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.097    25.325 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.919    26.244    v/s/rgb_reg_reg[11]_1
    SLICE_X33Y32         FDSE                                         r  v/s/rgb_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[11]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.044ns  (logic 7.599ns (34.471%)  route 14.445ns (65.529%))
  Logic Levels:           34  (CARRY4=16 LUT1=1 LUT2=5 LUT3=2 LUT4=5 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X39Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.011     5.452    v/vga_sync_unit/x[6]
    SLICE_X37Y26         LUT3 (Prop_lut3_I2_O)        0.097     5.549 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.850    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.097     5.947 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.688     6.636    v/vga_sync_unit/h_count_reg_reg[3]_0[0]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.097     6.733 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.733    v/vga_sync_unit_n_277
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.112 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.112    v/x0__1_carry__1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.292 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.059     8.351    v/x0__1_carry__2_n_5
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.217     8.568 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.568    v/x0__35_carry_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.867 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.867    v/x0__35_carry_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.097 r  v/x0__35_carry__0/O[1]
                         net (fo=3, routed)           0.605     9.703    v/vga_sync_unit/rgb_reg_reg[11][1]
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.225     9.928 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.928    v/vga_sync_unit_n_283
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    10.356 r  v/x0__52_carry__0/CO[2]
                         net (fo=63, routed)          0.938    11.293    v/vga_sync_unit/rgb_reg_reg[11]_0[0]
    SLICE_X40Y31         LUT3 (Prop_lut3_I2_O)        0.237    11.530 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=16, routed)          0.355    11.885    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.097    11.982 f  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=95, routed)          2.143    14.125    v/vga_sync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.097    14.222 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=146, routed)         1.625    15.847    v/vga_sync_unit/digit1[1]
    SLICE_X44Y27         LUT4 (Prop_lut4_I1_O)        0.097    15.944 r  v/vga_sync_unit/col_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.944    v/s/col__91_carry_i_4_0[1]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.356 r  v/s/col_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.356    v/s/col_carry__0_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.529 r  v/s/col_carry__1/CO[2]
                         net (fo=2, routed)           0.306    16.835    v/s/col_carry__1_n_1
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.242    17.077 r  v/s/col__91_carry__0_i_3/O
                         net (fo=2, routed)           0.616    17.693    v/s/col__91_carry__0_i_3_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.234    17.927 r  v/s/col__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.927    v/s/col__91_carry__0_i_7_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.329 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.329    v/s/col__91_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.421 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.421    v/s/col__91_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.513 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.513    v/s/col__91_carry__2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.670 r  v/s/col__91_carry__3/O[0]
                         net (fo=2, routed)           0.695    19.364    v/s/col__91_carry__3_n_7
    SLICE_X45Y32         LUT2 (Prop_lut2_I0_O)        0.213    19.577 r  v/s/col__133_carry__0_i_3/O
                         net (fo=2, routed)           0.615    20.192    v/s/col__133_carry__0_i_3_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I0_O)        0.239    20.431 r  v/s/col__133_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.431    v/s/col__133_carry__0_i_7_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.843 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.843    v/s/col__133_carry__0_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.932 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.932    v/s/col__133_carry__1_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.162 f  v/s/col__133_carry__2/O[1]
                         net (fo=1, routed)           0.304    21.466    v/s/col__133_carry__2_n_6
    SLICE_X40Y35         LUT1 (Prop_lut1_I0_O)        0.225    21.691 r  v/s/col__164_carry_i_2/O
                         net (fo=1, routed)           0.000    21.691    v/s/col__164_carry_i_2_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    22.123 r  v/s/col__164_carry/O[2]
                         net (fo=1, routed)           0.632    22.755    v/s/col__164_carry_n_5
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.230    22.985 r  v/s/col__169_carry_i_3/O
                         net (fo=1, routed)           0.000    22.985    v/s/col__169_carry_i_3_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191    23.176 f  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.450    23.626    v/s/col__169_carry_n_4
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.222    23.848 f  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.694    24.542    v/vga_sync_unit/rgb_reg_reg[11]_5
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.097    24.639 f  v/vga_sync_unit/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.589    25.228    v/vga_sync_unit/rgb_reg[11]_i_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.097    25.325 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.819    26.144    v/s/rgb_reg_reg[11]_1
    SLICE_X33Y33         FDSE                                         r  v/s/rgb_reg_reg[11]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.173ns  (logic 0.559ns (47.638%)  route 0.614ns (52.362%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X29Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=19, routed)          0.139     1.722    v/y[0]
    SLICE_X30Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.841 r  v/y0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.841    v/y0__1_carry_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.881 r  v/y0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.881    v/y0__1_carry__0_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.921 r  v/y0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.921    v/y0__1_carry__1_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.987 r  v/y0__1_carry__2/O[2]
                         net (fo=5, routed)           0.158     2.144    v/vga_sync_unit/rgb_reg_reg[0]_0[2]
    SLICE_X30Y38         LUT6 (Prop_lut6_I4_O)        0.108     2.252 f  v/vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=12, routed)          0.318     2.571    v/vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.045     2.616 r  v/vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.616    v/s/rgb_reg_reg[5]_0
    SLICE_X31Y34         FDSE                                         r  v/s/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.197ns  (logic 0.231ns (19.296%)  route 0.966ns (80.704%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=35, routed)          0.520     2.104    v/vga_sync_unit/y[9]
    SLICE_X30Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.149 r  v/vga_sync_unit/count[0]_i_4/O
                         net (fo=1, routed)           0.199     2.347    v/vga_sync_unit/count[0]_i_4_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.392 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.247     2.639    v/s/count0
    SLICE_X34Y41         FDRE                                         r  v/s/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.197ns  (logic 0.231ns (19.296%)  route 0.966ns (80.704%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=35, routed)          0.520     2.104    v/vga_sync_unit/y[9]
    SLICE_X30Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.149 r  v/vga_sync_unit/count[0]_i_4/O
                         net (fo=1, routed)           0.199     2.347    v/vga_sync_unit/count[0]_i_4_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.392 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.247     2.639    v/s/count0
    SLICE_X34Y41         FDRE                                         r  v/s/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.197ns  (logic 0.231ns (19.296%)  route 0.966ns (80.704%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=35, routed)          0.520     2.104    v/vga_sync_unit/y[9]
    SLICE_X30Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.149 r  v/vga_sync_unit/count[0]_i_4/O
                         net (fo=1, routed)           0.199     2.347    v/vga_sync_unit/count[0]_i_4_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.392 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.247     2.639    v/s/count0
    SLICE_X34Y41         FDRE                                         r  v/s/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.197ns  (logic 0.231ns (19.296%)  route 0.966ns (80.704%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=35, routed)          0.520     2.104    v/vga_sync_unit/y[9]
    SLICE_X30Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.149 r  v/vga_sync_unit/count[0]_i_4/O
                         net (fo=1, routed)           0.199     2.347    v/vga_sync_unit/count[0]_i_4_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.392 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.247     2.639    v/s/count0
    SLICE_X34Y41         FDRE                                         r  v/s/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.202ns  (logic 0.559ns (46.513%)  route 0.643ns (53.487%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X29Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=19, routed)          0.139     1.722    v/y[0]
    SLICE_X30Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.841 r  v/y0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.841    v/y0__1_carry_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.881 r  v/y0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.881    v/y0__1_carry__0_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.921 r  v/y0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.921    v/y0__1_carry__1_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.987 r  v/y0__1_carry__2/O[2]
                         net (fo=5, routed)           0.158     2.144    v/vga_sync_unit/rgb_reg_reg[0]_0[2]
    SLICE_X30Y38         LUT6 (Prop_lut6_I4_O)        0.108     2.252 f  v/vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=12, routed)          0.347     2.599    v/vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I0_O)        0.045     2.644 r  v/vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.644    v/s/rgb_reg_reg[7]_0
    SLICE_X31Y33         FDSE                                         r  v/s/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.224ns  (logic 0.406ns (33.158%)  route 0.818ns (66.842%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.553     1.436    v/vga_sync_unit/CLK
    SLICE_X37Y27         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  v/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=32, routed)          0.228     1.805    v/vga_sync_unit/x[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.850 r  v/vga_sync_unit/x0__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.850    v/vga_sync_unit_n_213
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.920 r  v/x0__1_carry__2/O[0]
                         net (fo=32, routed)          0.240     2.159    v/vga_sync_unit/O[0]
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.105     2.264 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=95, routed)          0.351     2.616    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.045     2.661 r  v/vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.661    v/s/D[0]
    SLICE_X32Y35         FDRE                                         r  v/s/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.258ns  (logic 0.231ns (18.356%)  route 1.027ns (81.643%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=35, routed)          0.520     2.104    v/vga_sync_unit/y[9]
    SLICE_X30Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.149 r  v/vga_sync_unit/count[0]_i_4/O
                         net (fo=1, routed)           0.199     2.347    v/vga_sync_unit/count[0]_i_4_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.392 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.308     2.701    v/s/count0
    SLICE_X34Y42         FDRE                                         r  v/s/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.258ns  (logic 0.231ns (18.356%)  route 1.027ns (81.643%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=35, routed)          0.520     2.104    v/vga_sync_unit/y[9]
    SLICE_X30Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.149 r  v/vga_sync_unit/count[0]_i_4/O
                         net (fo=1, routed)           0.199     2.347    v/vga_sync_unit/count[0]_i_4_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.392 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.308     2.701    v/s/count0
    SLICE_X34Y42         FDRE                                         r  v/s/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.258ns  (logic 0.231ns (18.356%)  route 1.027ns (81.643%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X29Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=35, routed)          0.520     2.104    v/vga_sync_unit/y[9]
    SLICE_X30Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.149 r  v/vga_sync_unit/count[0]_i_4/O
                         net (fo=1, routed)           0.199     2.347    v/vga_sync_unit/count[0]_i_4_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.392 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.308     2.701    v/s/count0
    SLICE_X34Y42         FDRE                                         r  v/s/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/vsync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.949ns  (logic 1.289ns (32.653%)  route 2.659ns (67.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.659     3.949    v/vga_sync_unit/btnC_IBUF
    SLICE_X28Y33         FDCE                                         f  v/vga_sync_unit/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.133     3.859    v/vga_sync_unit/CLK
    SLICE_X28Y33         FDCE                                         r  v/vga_sync_unit/vsync_reg_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.832ns  (logic 1.289ns (33.648%)  route 2.543ns (66.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.543     3.832    v/vga_sync_unit/btnC_IBUF
    SLICE_X31Y35         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.132     3.858    v/vga_sync_unit/CLK
    SLICE_X31Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/pixel_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.638ns  (logic 1.289ns (35.441%)  route 2.349ns (64.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.349     3.638    v/vga_sync_unit/btnC_IBUF
    SLICE_X32Y39         FDCE                                         f  v/vga_sync_unit/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.135     3.861    v/vga_sync_unit/CLK
    SLICE_X32Y39         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/pixel_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.638ns  (logic 1.289ns (35.441%)  route 2.349ns (64.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.349     3.638    v/vga_sync_unit/btnC_IBUF
    SLICE_X32Y39         FDCE                                         f  v/vga_sync_unit/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.135     3.861    v/vga_sync_unit/CLK
    SLICE_X32Y39         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.608ns  (logic 1.289ns (35.740%)  route 2.318ns (64.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.318     3.608    v/vga_sync_unit/btnC_IBUF
    SLICE_X28Y35         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.134     3.860    v/vga_sync_unit/CLK
    SLICE_X28Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.604ns  (logic 1.289ns (35.772%)  route 2.315ns (64.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.315     3.604    v/vga_sync_unit/btnC_IBUF
    SLICE_X29Y35         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.134     3.860    v/vga_sync_unit/CLK
    SLICE_X29Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.604ns  (logic 1.289ns (35.772%)  route 2.315ns (64.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.315     3.604    v/vga_sync_unit/btnC_IBUF
    SLICE_X29Y35         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.134     3.860    v/vga_sync_unit/CLK
    SLICE_X29Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.604ns  (logic 1.289ns (35.772%)  route 2.315ns (64.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.315     3.604    v/vga_sync_unit/btnC_IBUF
    SLICE_X29Y35         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.134     3.860    v/vga_sync_unit/CLK
    SLICE_X29Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/hsync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.495ns  (logic 1.289ns (36.889%)  route 2.206ns (63.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.206     3.495    v/vga_sync_unit/btnC_IBUF
    SLICE_X38Y28         FDCE                                         f  v/vga_sync_unit/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.125     3.851    v/vga_sync_unit/CLK
    SLICE_X38Y28         FDCE                                         r  v/vga_sync_unit/hsync_reg_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.397ns  (logic 1.289ns (37.961%)  route 2.107ns (62.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.107     3.397    v/vga_sync_unit/btnC_IBUF
    SLICE_X28Y36         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.135     3.861    v/vga_sync_unit/CLK
    SLICE_X28Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.210ns (17.423%)  route 0.993ns (82.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          0.993     1.203    v/vga_sync_unit/btnC_IBUF
    SLICE_X37Y25         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    v/vga_sync_unit/CLK
    SLICE_X37Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.210ns (16.522%)  route 1.059ns (83.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          1.059     1.268    v/vga_sync_unit/btnC_IBUF
    SLICE_X37Y26         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    v/vga_sync_unit/CLK
    SLICE_X37Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.210ns (16.522%)  route 1.059ns (83.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          1.059     1.268    v/vga_sync_unit/btnC_IBUF
    SLICE_X37Y26         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    v/vga_sync_unit/CLK
    SLICE_X37Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.210ns (16.522%)  route 1.059ns (83.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          1.059     1.268    v/vga_sync_unit/btnC_IBUF
    SLICE_X37Y26         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    v/vga_sync_unit/CLK
    SLICE_X37Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.210ns (16.522%)  route 1.059ns (83.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          1.059     1.268    v/vga_sync_unit/btnC_IBUF
    SLICE_X37Y26         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    v/vga_sync_unit/CLK
    SLICE_X37Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.210ns (16.480%)  route 1.062ns (83.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          1.062     1.271    v/vga_sync_unit/btnC_IBUF
    SLICE_X36Y26         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    v/vga_sync_unit/CLK
    SLICE_X36Y26         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.210ns (15.777%)  route 1.118ns (84.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          1.118     1.328    v/vga_sync_unit/btnC_IBUF
    SLICE_X37Y27         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.819     1.946    v/vga_sync_unit/CLK
    SLICE_X37Y27         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.210ns (15.777%)  route 1.118ns (84.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          1.118     1.328    v/vga_sync_unit/btnC_IBUF
    SLICE_X37Y27         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.819     1.946    v/vga_sync_unit/CLK
    SLICE_X37Y27         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.210ns (15.777%)  route 1.118ns (84.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          1.118     1.328    v/vga_sync_unit/btnC_IBUF
    SLICE_X37Y27         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.819     1.946    v/vga_sync_unit/CLK
    SLICE_X37Y27         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.210ns (15.643%)  route 1.130ns (84.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          1.130     1.339    v/vga_sync_unit/btnC_IBUF
    SLICE_X39Y25         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    v/vga_sync_unit/CLK
    SLICE_X39Y25         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C





