{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578899268615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578899268619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 13 15:07:48 2020 " "Processing started: Mon Jan 13 15:07:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578899268619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578899268619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off apb_tx -c apb_tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off apb_tx -c apb_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578899268619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578899269421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578899269421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/aessentials/baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/aessentials/baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "../../aESSENTIALS/baud_counter.v" "" { Text "D:/Verilog/aESSENTIALS/baud_counter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578899276957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578899276957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/aessentials/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/aessentials/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578899276964 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578899276964 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578899276964 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578899276964 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578899276964 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578899276964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578899276964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file apb_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_tx " "Found entity 1: apb_tx" {  } { { "apb_tx.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578899276969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578899276969 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(56) " "Verilog HDL warning at apb_tx_cp.v(56): extended using \"x\" or \"z\"" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578899276976 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(77) " "Verilog HDL warning at apb_tx_cp.v(77): extended using \"x\" or \"z\"" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578899276977 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(84) " "Verilog HDL warning at apb_tx_cp.v(84): extended using \"x\" or \"z\"" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578899276977 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(91) " "Verilog HDL warning at apb_tx_cp.v(91): extended using \"x\" or \"z\"" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578899276977 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(98) " "Verilog HDL warning at apb_tx_cp.v(98): extended using \"x\" or \"z\"" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578899276977 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(104) " "Verilog HDL warning at apb_tx_cp.v(104): extended using \"x\" or \"z\"" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578899276977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_tx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file apb_tx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_tx_cp " "Found entity 1: apb_tx_cp" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578899276978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578899276978 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_dp.v(34) " "Verilog HDL warning at apb_tx_dp.v(34): extended using \"x\" or \"z\"" {  } { { "apb_tx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_dp.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578899276982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_dp.v(47) " "Verilog HDL warning at apb_tx_dp.v(47): extended using \"x\" or \"z\"" {  } { { "apb_tx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_dp.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578899276983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_dp.v(48) " "Verilog HDL warning at apb_tx_dp.v(48): extended using \"x\" or \"z\"" {  } { { "apb_tx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_dp.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578899276983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_tx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file apb_tx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_tx_dp " "Found entity 1: apb_tx_dp" {  } { { "apb_tx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_dp.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578899276984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578899276984 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apt_tx_tb.v(109) " "Verilog HDL warning at apt_tx_tb.v(109): extended using \"x\" or \"z\"" {  } { { "apt_tx_tb.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apt_tx_tb.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578899276988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apt_tx_tb.v(110) " "Verilog HDL warning at apt_tx_tb.v(110): extended using \"x\" or \"z\"" {  } { { "apt_tx_tb.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apt_tx_tb.v" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578899276989 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apt_tx_tb.v(132) " "Verilog HDL warning at apt_tx_tb.v(132): extended using \"x\" or \"z\"" {  } { { "apt_tx_tb.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apt_tx_tb.v" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578899276989 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apt_tx_tb.v(133) " "Verilog HDL warning at apt_tx_tb.v(133): extended using \"x\" or \"z\"" {  } { { "apt_tx_tb.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apt_tx_tb.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578899276989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apt_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file apt_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_tx_tb " "Found entity 1: apb_tx_tb" {  } { { "apt_tx_tb.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apt_tx_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578899276990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578899276990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "apb_tx " "Elaborating entity \"apb_tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578899277021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_tx_cp apb_tx_cp:tx_cp " "Elaborating entity \"apb_tx_cp\" for hierarchy \"apb_tx_cp:tx_cp\"" {  } { { "apb_tx.v" "tx_cp" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578899277024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 apb_tx_cp.v(39) " "Verilog HDL assignment warning at apb_tx_cp.v(39): truncated value with size 32 to match size of target (10)" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578899277025 "|apb_tx|apb_tx_cp:tx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_tx_dp apb_tx_dp:tx_dp " "Elaborating entity \"apb_tx_dp\" for hierarchy \"apb_tx_dp:tx_dp\"" {  } { { "apb_tx.v" "tx_dp" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578899277027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter baud_counter:baud_counter " "Elaborating entity \"baud_counter\" for hierarchy \"baud_counter:baud_counter\"" {  } { { "apb_tx.v" "baud_counter" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578899277029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg PipeReg:bit_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"PipeReg:bit_cnt\"" {  } { { "apb_tx.v" "bit_cnt" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578899277033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg PipeReg:baud_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"PipeReg:baud_cnt\"" {  } { { "apb_tx.v" "baud_cnt" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578899277036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1578899277611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/uart_apb/apb_tx/output_files/apb_tx.map.smsg " "Generated suppressed messages file D:/Verilog/uart_apb/apb_tx/output_files/apb_tx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578899277807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578899277889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578899277889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578899277920 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578899277920 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578899277920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578899277920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578899277933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 13 15:07:57 2020 " "Processing ended: Mon Jan 13 15:07:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578899277933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578899277933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578899277933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578899277933 ""}
