$date
	Wed Aug 20 22:10:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sr_ff $end
$var wire 1 ! q_out $end
$var wire 1 " q_comp $end
$var reg 1 # clk $end
$var reg 1 $ r_in $end
$var reg 1 % s_in $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 " q_comp $end
$var wire 1 $ r_in $end
$var wire 1 % s_in $end
$var reg 1 ! q_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
1$
0#
x"
x!
$end
#2000
1"
0!
1#
#4000
0#
#6000
1#
#8000
0#
#10000
1#
0%
0$
#12000
0#
#14000
1#
#16000
0#
#18000
1#
#20000
0#
1$
#22000
1#
#24000
0#
#26000
1#
#28000
0#
#30000
0"
1!
1#
1%
0$
#32000
0#
#34000
1#
#36000
0#
#38000
1#
#40000
0#
1$
#42000
1"
0!
1#
#44000
0#
#46000
1#
#48000
0#
#50000
1#
0%
0$
#52000
0#
#54000
1#
#56000
0#
#58000
1#
#60000
0#
1$
#62000
1#
#64000
0#
#66000
1#
#68000
0#
#70000
0"
1!
1#
1%
0$
#72000
0#
#74000
1#
#76000
0#
#78000
1#
#80000
0#
1$
#82000
1"
0!
1#
#84000
0#
#86000
1#
#88000
0#
#90000
1#
