{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 05 15:16:02 2008 " "Info: Processing started: Sat Jul 05 15:16:02 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controlador -c Controlador --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Controlador -c Controlador --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controlador.vhd 10 5 " "Info: Found 10 design units, including 5 entities, in source file Controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR-STRUC " "Info: Found design unit 1: CONTROLADOR-STRUC" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONTROL-BEH " "Info: Found design unit 2: CONTROL-BEH" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 CONT_8_H-BEHAVIOR " "Info: Found design unit 3: CONT_8_H-BEHAVIOR" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 232 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 FFDH-BEHAVIOR " "Info: Found design unit 4: FFDH-BEHAVIOR" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 263 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 MUX_2-STRUCTUR " "Info: Found design unit 5: MUX_2-STRUCTUR" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 284 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR " "Info: Found entity 1: CONTROLADOR" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 CONTROL " "Info: Found entity 2: CONTROL" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 CONT_8_H " "Info: Found entity 3: CONT_8_H" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 228 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 FFDH " "Info: Found entity 4: FFDH" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 259 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 MUX_2 " "Info: Found entity 5: MUX_2" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 280 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controlador " "Info: Elaborating entity \"Controlador\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:CONTROL0 " "Info: Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:CONTROL0\"" {  } { { "Controlador.vhd" "CONTROL0" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT_8_H CONT_8_H:CONTADOR_COL " "Info: Elaborating entity \"CONT_8_H\" for hierarchy \"CONT_8_H:CONTADOR_COL\"" {  } { { "Controlador.vhd" "CONTADOR_COL" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFDH CONT_8_H:CONTADOR_COL\|FFDH:\\CONT:0:FFD_I " "Info: Elaborating entity \"FFDH\" for hierarchy \"CONT_8_H:CONTADOR_COL\|FFDH:\\CONT:0:FFD_I\"" {  } { { "Controlador.vhd" "\\CONT:0:FFD_I" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 241 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H Controlador.vhd(270) " "Warning (10492): VHDL Process Statement warning at Controlador.vhd(270): signal \"H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:MUX_CLK " "Info: Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:MUX_CLK\"" {  } { { "Controlador.vhd" "MUX_CLK" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "CONTROL:CONTROL0\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"CONTROL:CONTROL0\|Add0\"" {  } { { "Controlador.vhd" "Add0" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 218 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "CONTROL:CONTROL0\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CONTROL:CONTROL0\|lpm_add_sub:Add0\"" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 218 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONTROL:CONTROL0\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"CONTROL:CONTROL0\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 218 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CONTROL:CONTROL0\|lpm_add_sub:Add0\|addcore:adder\[0\] CONTROL:CONTROL0\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CONTROL:CONTROL0\|lpm_add_sub:Add0\|addcore:adder\[0\]\", which is child of megafunction instantiation \"CONTROL:CONTROL0\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/archivos de programa/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 278 9 0 } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 218 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CONTROL:CONTROL0\|lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:oflow_node CONTROL:CONTROL0\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CONTROL:CONTROL0\|lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"CONTROL:CONTROL0\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/archivos de programa/altera/80/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 218 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CONTROL:CONTROL0\|lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node CONTROL:CONTROL0\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CONTROL:CONTROL0\|lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"CONTROL:CONTROL0\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/archivos de programa/altera/80/quartus/libraries/megafunctions/addcore.tdf" 189 5 0 } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 218 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CONTROL:CONTROL0\|lpm_add_sub:Add0\|look_add:look_ahead_unit CONTROL:CONTROL0\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CONTROL:CONTROL0\|lpm_add_sub:Add0\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"CONTROL:CONTROL0\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/archivos de programa/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 281 4 0 } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 218 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CONTROL:CONTROL0\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs CONTROL:CONTROL0\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CONTROL:CONTROL0\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"CONTROL:CONTROL0\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/archivos de programa/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 218 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CONTROL:CONTROL0\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs CONTROL:CONTROL0\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CONTROL:CONTROL0\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"CONTROL:CONTROL0\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/archivos de programa/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Controlador logico/Controlador/Controlador.vhd" 218 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 05 15:16:04 2008 " "Info: Processing ended: Sat Jul 05 15:16:04 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
